Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter xsthdpdir set to ./_cg/_dbg/GRAM_xsd


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> 
WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.
Reading design: ./_cg/_dbg/GRAM.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "./_cg/_dbg/GRAM.prj"
Input Format                       : VHDL

---- Target Parameters
Output Format                      : NGC
Output File Name                   : "./_cg/_dbg/GRAM.ngc"
Target Device                      : xc7vx485t-2ffg1157

---- Source Options
Work Library                       : work
Entity Name                        : GRAM
Architecture Name                  : virtex7
Top Module Name                    : GRAM
Use New Parser                     : yes

---- Target Options
Add IO Buffers                     : NO

---- General Options
Bus Delimiter                      : <>
Library Search Order               : "./_cg/_dbg/_default.lso"

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
The following parameters have been added:
Optimization Goal                  : SPEED

=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_v7_3_xst_comp.vhd" into library blk_mem_gen_v7_3
Parsing package <blk_mem_gen_v7_3_xst_comp>.
Parsing VHDL file "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_v7_3_defaults.vhd" into library blk_mem_gen_v7_3
Parsing package <blk_mem_gen_v7_3_defaults>.
Parsing VHDL file "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_v7_3_pkg.vhd" into library blk_mem_gen_v7_3
Parsing package <blk_mem_gen_pkg>.
Parsing package body <blk_mem_gen_pkg>.
Parsing VHDL file "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_getinit_pkg.vhd" into library blk_mem_gen_v7_3
Parsing package <blk_mem_gen_getinit_pkg>.
Parsing package body <blk_mem_gen_getinit_pkg>.
Parsing VHDL file "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_min_area_pkg.vhd" into library blk_mem_gen_v7_3
Parsing package <blk_mem_min_area_pkg>.
Parsing package body <blk_mem_min_area_pkg>.
Parsing VHDL file "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_bindec.vhd" into library blk_mem_gen_v7_3
Parsing entity <bindec>.
Parsing architecture <xilinx> of entity <bindec>.
Parsing VHDL file "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_mux.vhd" into library blk_mem_gen_v7_3
Parsing entity <blk_mem_gen_mux>.
Parsing architecture <xilinx> of entity <blk_mem_gen_mux>.
Parsing VHDL file "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_s6.vhd" into library blk_mem_gen_v7_3
Parsing entity <blk_mem_gen_prim_wrapper_s6>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_s6>.
Parsing VHDL file "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_s6_init.vhd" into library blk_mem_gen_v7_3
Parsing entity <blk_mem_gen_prim_wrapper_s6_init>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_s6_init>.
Parsing VHDL file "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_s3adsp.vhd" into library blk_mem_gen_v7_3
Parsing entity <blk_mem_gen_prim_wrapper_s3adsp>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_s3adsp>.
Parsing VHDL file "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_s3adsp_init.vhd" into library blk_mem_gen_v7_3
Parsing entity <blk_mem_gen_prim_wrapper_s3adsp_init>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_s3adsp_init>.
Parsing VHDL file "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_s3a.vhd" into library blk_mem_gen_v7_3
Parsing entity <blk_mem_gen_prim_wrapper_s3a>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_s3a>.
Parsing VHDL file "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_s3a_init.vhd" into library blk_mem_gen_v7_3
Parsing entity <blk_mem_gen_prim_wrapper_s3a_init>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_s3a_init>.
Parsing VHDL file "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd" into library blk_mem_gen_v7_3
Parsing entity <blk_mem_gen_prim_wrapper_v6>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_v6>.
Parsing VHDL file "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6_init.vhd" into library blk_mem_gen_v7_3
Parsing entity <blk_mem_gen_prim_wrapper_v6_init>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_v6_init>.
Parsing VHDL file "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v5.vhd" into library blk_mem_gen_v7_3
Parsing entity <blk_mem_gen_prim_wrapper_v5>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_v5>.
Parsing VHDL file "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v5_init.vhd" into library blk_mem_gen_v7_3
Parsing entity <blk_mem_gen_prim_wrapper_v5_init>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_v5_init>.
Parsing VHDL file "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v4.vhd" into library blk_mem_gen_v7_3
Parsing entity <blk_mem_gen_prim_wrapper_v4>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_v4>.
Parsing VHDL file "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v4_init.vhd" into library blk_mem_gen_v7_3
Parsing entity <blk_mem_gen_prim_wrapper_v4_init>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_v4_init>.
Parsing VHDL file "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_s3.vhd" into library blk_mem_gen_v7_3
Parsing entity <blk_mem_gen_prim_wrapper_s3>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_s3>.
Parsing VHDL file "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_s3_init.vhd" into library blk_mem_gen_v7_3
Parsing entity <blk_mem_gen_prim_wrapper_s3_init>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_s3_init>.
Parsing VHDL file "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd" into library blk_mem_gen_v7_3
Parsing entity <blk_mem_gen_prim_width>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_width>.
Parsing VHDL file "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" into library blk_mem_gen_v7_3
Parsing entity <blk_mem_gen_generic_cstr>.
Parsing architecture <xilinx> of entity <blk_mem_gen_generic_cstr>.
Parsing VHDL file "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_ecc_encoder.vhd" into library blk_mem_gen_v7_3
Parsing entity <blk_mem_gen_ecc_encoder>.
Parsing architecture <xilinx> of entity <blk_mem_gen_ecc_encoder>.
Parsing VHDL file "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_ecc_decoder.vhd" into library blk_mem_gen_v7_3
Parsing entity <blk_mem_gen_ecc_decoder>.
Parsing architecture <xilinx> of entity <blk_mem_gen_ecc_decoder>.
Parsing VHDL file "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_input_block.vhd" into library blk_mem_gen_v7_3
Parsing entity <blk_mem_input_block>.
Parsing architecture <xilinx> of entity <blk_mem_input_block>.
Parsing VHDL file "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_output_block.vhd" into library blk_mem_gen_v7_3
Parsing entity <blk_mem_output_block>.
Parsing architecture <xilinx> of entity <blk_mem_output_block>.
Parsing VHDL file "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_axi_read_fsm.vhd" into library blk_mem_gen_v7_3
Parsing entity <blk_mem_axi_read_fsm>.
Parsing architecture <blk_mem_axi_read_fsm_arch> of entity <blk_mem_axi_read_fsm>.
Parsing VHDL file "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_axi_read_wrapper.vhd" into library blk_mem_gen_v7_3
Parsing entity <blk_mem_axi_read_wrapper>.
Parsing architecture <blk_mem_axi_read_wrapper_arch> of entity <blk_mem_axi_read_wrapper>.
Parsing VHDL file "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_axi_write_fsm.vhd" into library blk_mem_gen_v7_3
Parsing entity <blk_mem_axi_write_fsm>.
Parsing architecture <axi_write_fsm_arch> of entity <blk_mem_axi_write_fsm>.
Parsing VHDL file "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_axi_write_wrapper.vhd" into library blk_mem_gen_v7_3
Parsing entity <blk_mem_axi_write_wrapper>.
Parsing architecture <axi_write_wrap_arch> of entity <blk_mem_axi_write_wrapper>.
Parsing VHDL file "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_axi_regs_fwd.vhd" into library blk_mem_gen_v7_3
Parsing entity <blk_mem_axi_regs_fwd>.
Parsing architecture <axi_regs_fwd_arch> of entity <blk_mem_axi_regs_fwd>.
Parsing VHDL file "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_top.vhd" into library blk_mem_gen_v7_3
Parsing entity <blk_mem_gen_top>.
Parsing architecture <xilinx> of entity <blk_mem_gen_top>.
Parsing VHDL file "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_v7_3_xst.vhd" into library blk_mem_gen_v7_3
Parsing entity <blk_mem_gen_v7_3_xst>.
Parsing architecture <xilinx> of entity <blk_mem_gen_v7_3_xst>.
Parsing VHDL file "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_v7_3.vhd" into library blk_mem_gen_v7_3
Parsing entity <blk_mem_gen_v7_3>.
Parsing architecture <xilinx> of entity <blk_mem_gen_v7_3>.
Parsing VHDL file "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/GRAM.vhd" into library work
Parsing entity <GRAM>.
Parsing architecture <virtex7> of entity <gram>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <GRAM> (architecture <virtex7>) from library <work>.

Elaborating entity <blk_mem_gen_v7_3> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_v7_3_xst> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_top> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.
library is /opt/Xilinx/14.7/ISE_DS/ISE/lib/lin64/libIp_Xst.so
WARNING:UtilitiesC:159 - Message file "usenglish/ip.msg" wasn't found.
INFO:ip - 0: (0,0) 	: 9x4096 	u:9
INFO:ip - 1: (0,4096) 	: 9x4096 	u:9
INFO:ip - 2: (0,8192) 	: 9x4096 	u:9
INFO:ip - 3: (0,12288) 	: 9x4096 	u:9
INFO:ip - 4: (0,16384) 	: 9x4096 	u:9
INFO:ip - 5: (0,20480) 	: 9x4096 	u:9
INFO:ip - 6: (0,24576) 	: 9x4096 	u:9
INFO:ip - 7: (0,28672) 	: 9x4096 	u:9
INFO:ip - 8: (0,32768) 	: 9x4096 	u:9
INFO:ip - 9: (0,36864) 	: 9x4096 	u:9
INFO:ip - 10: (0,40960) 	: 9x4096 	u:9
INFO:ip - 11: (0,45056) 	: 9x4096 	u:9
INFO:ip - 12: (0,49152) 	: 9x4096 	u:9
INFO:ip - 13: (0,53248) 	: 9x4096 	u:9
INFO:ip - 14: (0,57344) 	: 9x4096 	u:9
INFO:ip - 15: (0,61440) 	: 9x4096 	u:9
INFO:ip - 16: (0,65536) 	: 9x4096 	u:9
INFO:ip - 17: (0,69632) 	: 9x4096 	u:9
INFO:ip - 18: (0,73728) 	: 9x4096 	u:9
INFO:ip - 19: (0,77824) 	: 9x4096 	u:9
INFO:ip - 20: (0,81920) 	: 9x4096 	u:9
INFO:ip - 21: (0,86016) 	: 9x4096 	u:9
INFO:ip - 22: (0,90112) 	: 9x4096 	u:9
INFO:ip - 23: (0,94208) 	: 9x4096 	u:9
INFO:ip - 24: (0,98304) 	: 9x4096 	u:9
INFO:ip - 25: (0,102400) 	: 9x4096 	u:9
INFO:ip - 26: (0,106496) 	: 9x4096 	u:9
INFO:ip - 27: (0,110592) 	: 9x4096 	u:9
INFO:ip - 28: (0,114688) 	: 9x4096 	u:9
INFO:ip - 29: (0,118784) 	: 9x4096 	u:9
INFO:ip - 30: (0,122880) 	: 9x4096 	u:9
INFO:ip - 31: (0,126976) 	: 9x4096 	u:9
INFO:ip - 32: (0,131072) 	: 9x4096 	u:9
INFO:ip - 33: (0,135168) 	: 9x4096 	u:9
INFO:ip - 34: (0,139264) 	: 9x4096 	u:9
INFO:ip - 35: (0,143360) 	: 9x4096 	u:9
INFO:ip - 36: (0,147456) 	: 9x4096 	u:9
INFO:ip - 37: (0,151552) 	: 9x4096 	u:9
INFO:ip - 38: (0,155648) 	: 9x4096 	u:9
INFO:ip - 39: (0,159744) 	: 9x4096 	u:9
INFO:ip - 40: (0,163840) 	: 9x4096 	u:9
INFO:ip - 41: (0,167936) 	: 9x4096 	u:9
INFO:ip - 42: (0,172032) 	: 9x4096 	u:9
INFO:ip - 43: (0,176128) 	: 9x4096 	u:9
INFO:ip - 44: (0,180224) 	: 9x4096 	u:9
INFO:ip - 45: (0,184320) 	: 9x4096 	u:9
INFO:ip - 46: (0,188416) 	: 9x4096 	u:9
INFO:ip - 47: (0,192512) 	: 9x4096 	u:9
INFO:ip - 48: (0,196608) 	: 9x4096 	u:9
INFO:ip - 49: (0,200704) 	: 9x4096 	u:9
INFO:ip - 50: (0,204800) 	: 9x4096 	u:9
INFO:ip - 51: (0,208896) 	: 9x4096 	u:9
INFO:ip - 52: (0,212992) 	: 9x4096 	u:9
INFO:ip - 53: (0,217088) 	: 9x4096 	u:9
INFO:ip - 54: (0,221184) 	: 9x4096 	u:9
INFO:ip - 55: (0,225280) 	: 9x4096 	u:9
INFO:ip - 56: (0,229376) 	: 9x4096 	u:9
INFO:ip - 57: (0,233472) 	: 9x4096 	u:9
INFO:ip - 58: (0,237568) 	: 9x4096 	u:9
INFO:ip - 59: (0,241664) 	: 9x4096 	u:9
INFO:ip - 60: (0,245760) 	: 9x4096 	u:9
INFO:ip - 61: (0,249856) 	: 9x4096 	u:9
INFO:ip - 62: (0,253952) 	: 9x4096 	u:9
INFO:ip - 63: (0,258048) 	: 9x4096 	u:9
INFO:ip - 64: (0,262144) 	: 9x4096 	u:9
INFO:ip - 65: (0,266240) 	: 9x4096 	u:9
INFO:ip - 66: (0,270336) 	: 9x4096 	u:9
INFO:ip - 67: (0,274432) 	: 9x4096 	u:9
INFO:ip - 68: (0,278528) 	: 9x4096 	u:9
INFO:ip - 69: (0,282624) 	: 9x4096 	u:9
INFO:ip - 70: (0,286720) 	: 9x4096 	u:9
INFO:ip - 71: (0,290816) 	: 9x4096 	u:9
INFO:ip - 72: (0,294912) 	: 9x4096 	u:9
INFO:ip - 73: (0,299008) 	: 9x4096 	u:9
INFO:ip - 74: (0,303104) 	: 9x4096 	u:9
INFO:ip - 75: (0,307200) 	: 9x4096 	u:9
INFO:ip - 76: (0,311296) 	: 9x4096 	u:9
INFO:ip - 77: (0,315392) 	: 9x4096 	u:9
INFO:ip - 78: (0,319488) 	: 9x4096 	u:9
INFO:ip - 79: (0,323584) 	: 9x4096 	u:9
INFO:ip - 80: (0,327680) 	: 9x4096 	u:9
INFO:ip - 81: (0,331776) 	: 9x4096 	u:9
INFO:ip - 82: (0,335872) 	: 9x4096 	u:9
INFO:ip - 83: (0,339968) 	: 9x4096 	u:9
INFO:ip - 84: (0,344064) 	: 9x4096 	u:9
INFO:ip - 85: (0,348160) 	: 9x4096 	u:9
INFO:ip - 86: (0,352256) 	: 9x4096 	u:9
INFO:ip - 87: (0,356352) 	: 9x4096 	u:9
INFO:ip - 88: (0,360448) 	: 9x4096 	u:9
INFO:ip - 89: (0,364544) 	: 9x4096 	u:9
INFO:ip - 90: (0,368640) 	: 9x4096 	u:9
INFO:ip - 91: (0,372736) 	: 9x4096 	u:9
INFO:ip - 92: (0,376832) 	: 9x4096 	u:9
INFO:ip - 93: (0,380928) 	: 9x4096 	u:9
INFO:ip - 94: (0,385024) 	: 9x4096 	u:9
INFO:ip - 95: (0,389120) 	: 9x4096 	u:9
INFO:ip - 96: (0,393216) 	: 9x4096 	u:9
INFO:ip - 97: (0,397312) 	: 9x4096 	u:9
INFO:ip - 98: (0,401408) 	: 9x4096 	u:9
INFO:ip - 99: (0,405504) 	: 9x4096 	u:9
INFO:ip - 100: (0,409600) 	: 9x4096 	u:9
INFO:ip - 101: (0,413696) 	: 9x4096 	u:9
INFO:ip - 102: (0,417792) 	: 9x4096 	u:9
INFO:ip - 103: (0,421888) 	: 9x4096 	u:9
INFO:ip - 104: (0,425984) 	: 9x4096 	u:9
INFO:ip - 105: (0,430080) 	: 9x4096 	u:9
INFO:ip - 106: (0,434176) 	: 9x4096 	u:9
INFO:ip - 107: (0,438272) 	: 9x4096 	u:9
INFO:ip - 108: (0,442368) 	: 9x4096 	u:9
INFO:ip - 109: (0,446464) 	: 9x4096 	u:9
INFO:ip - 110: (0,450560) 	: 9x4096 	u:9
INFO:ip - 111: (0,454656) 	: 9x4096 	u:9
INFO:ip - 112: (0,458752) 	: 9x4096 	u:9
INFO:ip - 113: (0,462848) 	: 9x4096 	u:9
INFO:ip - 114: (0,466944) 	: 9x4096 	u:9
INFO:ip - 115: (0,471040) 	: 9x4096 	u:9
INFO:ip - 116: (0,475136) 	: 9x4096 	u:9
INFO:ip - 117: (0,479232) 	: 9x4096 	u:9
INFO:ip - 118: (0,483328) 	: 9x4096 	u:9
INFO:ip - 119: (0,487424) 	: 9x4096 	u:9
INFO:ip - 120: (0,491520) 	: 9x4096 	u:9
INFO:ip - 121: (0,495616) 	: 9x4096 	u:9
INFO:ip - 122: (0,499712) 	: 9x4096 	u:9
INFO:ip - 123: (0,503808) 	: 9x4096 	u:9
INFO:ip - 124: (0,507904) 	: 9x4096 	u:9
INFO:ip - 125: (0,512000) 	: 9x4096 	u:9
INFO:ip - 126: (0,516096) 	: 9x4096 	u:9
INFO:ip - 127: (0,520192) 	: 9x4096 	u:9
INFO:ip - 128: (0,524288) 	: 9x4096 	u:9
INFO:ip - 129: (0,528384) 	: 9x4096 	u:9
INFO:ip - 130: (0,532480) 	: 9x4096 	u:9
INFO:ip - 131: (0,536576) 	: 9x4096 	u:9
INFO:ip - 132: (0,540672) 	: 9x4096 	u:9
INFO:ip - 133: (0,544768) 	: 9x4096 	u:9
INFO:ip - 134: (0,548864) 	: 9x4096 	u:9
INFO:ip - 135: (0,552960) 	: 9x4096 	u:9
INFO:ip - 136: (0,557056) 	: 9x4096 	u:9
INFO:ip - 137: (0,561152) 	: 9x4096 	u:9
INFO:ip - 138: (0,565248) 	: 9x4096 	u:9
INFO:ip - 139: (0,569344) 	: 9x4096 	u:9
INFO:ip - 140: (0,573440) 	: 9x4096 	u:9
INFO:ip - 141: (0,577536) 	: 9x4096 	u:9
INFO:ip - 142: (0,581632) 	: 9x4096 	u:9
INFO:ip - 143: (0,585728) 	: 9x4096 	u:9
INFO:ip - 144: (0,589824) 	: 9x4096 	u:9
INFO:ip - 145: (0,593920) 	: 9x4096 	u:9
INFO:ip - 146: (0,598016) 	: 9x4096 	u:9
INFO:ip - 147: (0,602112) 	: 9x4096 	u:9
INFO:ip - 148: (0,606208) 	: 9x4096 	u:9
INFO:ip - 149: (0,610304) 	: 9x4096 	u:9
INFO:ip - 150: (0,614400) 	: 9x4096 	u:9
INFO:ip - 151: (0,618496) 	: 9x4096 	u:9
INFO:ip - 152: (0,622592) 	: 9x4096 	u:9
INFO:ip - 153: (0,626688) 	: 9x4096 	u:9
INFO:ip - 154: (0,630784) 	: 9x4096 	u:9
INFO:ip - 155: (0,634880) 	: 9x4096 	u:9
INFO:ip - 156: (0,638976) 	: 9x4096 	u:9
INFO:ip - 157: (0,643072) 	: 9x4096 	u:9
INFO:ip - 158: (0,647168) 	: 9x4096 	u:9
INFO:ip - 159: (0,651264) 	: 9x4096 	u:9
INFO:ip - 160: (0,655360) 	: 9x4096 	u:9
INFO:ip - 161: (0,659456) 	: 9x4096 	u:9
INFO:ip - 162: (0,663552) 	: 9x4096 	u:9
INFO:ip - 163: (0,667648) 	: 9x4096 	u:9
INFO:ip - 164: (0,671744) 	: 9x4096 	u:9
INFO:ip - 165: (0,675840) 	: 9x4096 	u:9
INFO:ip - 166: (0,679936) 	: 9x4096 	u:9
INFO:ip - 167: (0,684032) 	: 9x4096 	u:9
INFO:ip - 168: (0,688128) 	: 9x4096 	u:9
INFO:ip - 169: (0,692224) 	: 9x4096 	u:9
INFO:ip - 170: (0,696320) 	: 9x4096 	u:9
INFO:ip - 171: (0,700416) 	: 9x4096 	u:9
INFO:ip - 172: (0,704512) 	: 9x4096 	u:9
INFO:ip - 173: (0,708608) 	: 9x4096 	u:9
INFO:ip - 174: (0,712704) 	: 9x4096 	u:9
INFO:ip - 175: (0,716800) 	: 9x4096 	u:9
INFO:ip - 176: (0,720896) 	: 9x4096 	u:9
INFO:ip - 177: (0,724992) 	: 9x4096 	u:9
INFO:ip - 178: (0,729088) 	: 9x4096 	u:9
INFO:ip - 179: (0,733184) 	: 9x4096 	u:9
INFO:ip - 180: (0,737280) 	: 9x4096 	u:9
INFO:ip - 181: (0,741376) 	: 9x4096 	u:9
INFO:ip - 182: (0,745472) 	: 9x4096 	u:9
INFO:ip - 183: (0,749568) 	: 9x4096 	u:9
INFO:ip - 184: (0,753664) 	: 9x4096 	u:9
INFO:ip - 185: (0,757760) 	: 9x4096 	u:9
INFO:ip - 186: (0,761856) 	: 9x4096 	u:9
INFO:ip - 187: (0,765952) 	: 9x4096 	u:9
INFO:ip - 188: (0,770048) 	: 9x4096 	u:9
INFO:ip - 189: (0,774144) 	: 9x4096 	u:9
INFO:ip - 190: (0,778240) 	: 9x4096 	u:9
INFO:ip - 191: (0,782336) 	: 9x4096 	u:9
INFO:ip - 192: (0,786432) 	: 9x4096 	u:9
INFO:ip - 193: (0,790528) 	: 9x4096 	u:9
INFO:ip - 194: (0,794624) 	: 9x4096 	u:9
INFO:ip - 195: (0,798720) 	: 9x4096 	u:9
INFO:ip - 196: (0,802816) 	: 9x4096 	u:9
INFO:ip - 197: (0,806912) 	: 9x4096 	u:9
INFO:ip - 198: (0,811008) 	: 9x4096 	u:9
INFO:ip - 199: (0,815104) 	: 9x4096 	u:9
INFO:ip - 200: (0,819200) 	: 9x4096 	u:9
INFO:ip - 201: (0,823296) 	: 9x4096 	u:9
INFO:ip - 202: (0,827392) 	: 9x4096 	u:9
INFO:ip - 203: (0,831488) 	: 9x4096 	u:9
INFO:ip - 204: (0,835584) 	: 9x4096 	u:9
INFO:ip - 205: (0,839680) 	: 9x4096 	u:9
INFO:ip - 206: (0,843776) 	: 9x4096 	u:9
INFO:ip - 207: (0,847872) 	: 9x4096 	u:9
INFO:ip - 208: (0,851968) 	: 9x4096 	u:9
INFO:ip - 209: (0,856064) 	: 9x4096 	u:9
INFO:ip - 210: (0,860160) 	: 9x4096 	u:9
INFO:ip - 211: (0,864256) 	: 9x4096 	u:9
INFO:ip - 212: (0,868352) 	: 9x4096 	u:9
INFO:ip - 213: (0,872448) 	: 9x4096 	u:9
INFO:ip - 214: (0,876544) 	: 9x4096 	u:9
INFO:ip - 215: (0,880640) 	: 9x4096 	u:9
INFO:ip - 216: (0,884736) 	: 9x4096 	u:9
INFO:ip - 217: (0,888832) 	: 9x4096 	u:9
INFO:ip - 218: (0,892928) 	: 9x4096 	u:9
INFO:ip - 219: (0,897024) 	: 9x4096 	u:9
INFO:ip - 220: (0,901120) 	: 9x4096 	u:9
INFO:ip - 221: (0,905216) 	: 9x4096 	u:9
INFO:ip - 222: (0,909312) 	: 9x4096 	u:9
INFO:ip - 223: (0,913408) 	: 9x4096 	u:9
INFO:ip - 224: (0,917504) 	: 9x4096 	u:9
INFO:ip - 225: (0,921600) 	: 9x4096 	u:9
INFO:ip - 226: (0,925696) 	: 9x4096 	u:9
INFO:ip - 227: (0,929792) 	: 9x4096 	u:9
INFO:ip - 228: (0,933888) 	: 9x4096 	u:9
INFO:ip - 229: (0,937984) 	: 9x4096 	u:9
INFO:ip - 230: (0,942080) 	: 9x4096 	u:9
INFO:ip - 231: (0,946176) 	: 9x4096 	u:9
INFO:ip - 232: (0,950272) 	: 9x4096 	u:9
INFO:ip - 233: (0,954368) 	: 9x4096 	u:9
INFO:ip - 234: (0,958464) 	: 9x4096 	u:9
INFO:ip - 235: (0,962560) 	: 9x4096 	u:9
INFO:ip - 236: (0,966656) 	: 9x4096 	u:9
INFO:ip - 237: (0,970752) 	: 9x4096 	u:9
INFO:ip - 238: (0,974848) 	: 9x4096 	u:9
INFO:ip - 239: (0,978944) 	: 9x4096 	u:9
INFO:ip - 240: (0,983040) 	: 9x4096 	u:9
INFO:ip - 241: (0,987136) 	: 9x4096 	u:9
INFO:ip - 242: (0,991232) 	: 9x4096 	u:9
INFO:ip - 243: (0,995328) 	: 9x4096 	u:9
INFO:ip - 244: (0,999424) 	: 9x4096 	u:9
INFO:ip - 245: (0,1003520) 	: 9x4096 	u:9
INFO:ip - 246: (0,1007616) 	: 9x4096 	u:9
INFO:ip - 247: (0,1011712) 	: 9x4096 	u:9
INFO:ip - 248: (0,1015808) 	: 9x4096 	u:9
INFO:ip - 249: (0,1019904) 	: 9x4096 	u:9
INFO:ip - 250: (0,1024000) 	: 9x4096 	u:9
INFO:ip - 251: (0,1028096) 	: 9x4096 	u:9
INFO:ip - 252: (0,1032192) 	: 9x4096 	u:9
INFO:ip - 253: (0,1036288) 	: 9x4096 	u:9
INFO:ip - 254: (0,1040384) 	: 9x4096 	u:9
INFO:ip - 255: (0,1044480) 	: 9x4096 	u:9
INFO:ip - 256: (9,0) 	: 9x4096 	u:9
INFO:ip - 257: (9,4096) 	: 9x4096 	u:9
INFO:ip - 258: (9,8192) 	: 9x4096 	u:9
INFO:ip - 259: (9,12288) 	: 9x4096 	u:9
INFO:ip - 260: (9,16384) 	: 9x4096 	u:9
INFO:ip - 261: (9,20480) 	: 9x4096 	u:9
INFO:ip - 262: (9,24576) 	: 9x4096 	u:9
INFO:ip - 263: (9,28672) 	: 9x4096 	u:9
INFO:ip - 264: (9,32768) 	: 9x4096 	u:9
INFO:ip - 265: (9,36864) 	: 9x4096 	u:9
INFO:ip - 266: (9,40960) 	: 9x4096 	u:9
INFO:ip - 267: (9,45056) 	: 9x4096 	u:9
INFO:ip - 268: (9,49152) 	: 9x4096 	u:9
INFO:ip - 269: (9,53248) 	: 9x4096 	u:9
INFO:ip - 270: (9,57344) 	: 9x4096 	u:9
INFO:ip - 271: (9,61440) 	: 9x4096 	u:9
INFO:ip - 272: (9,65536) 	: 9x4096 	u:9
INFO:ip - 273: (9,69632) 	: 9x4096 	u:9
INFO:ip - 274: (9,73728) 	: 9x4096 	u:9
INFO:ip - 275: (9,77824) 	: 9x4096 	u:9
INFO:ip - 276: (9,81920) 	: 9x4096 	u:9
INFO:ip - 277: (9,86016) 	: 9x4096 	u:9
INFO:ip - 278: (9,90112) 	: 9x4096 	u:9
INFO:ip - 279: (9,94208) 	: 9x4096 	u:9
INFO:ip - 280: (9,98304) 	: 9x4096 	u:9
INFO:ip - 281: (9,102400) 	: 9x4096 	u:9
INFO:ip - 282: (9,106496) 	: 9x4096 	u:9
INFO:ip - 283: (9,110592) 	: 9x4096 	u:9
INFO:ip - 284: (9,114688) 	: 9x4096 	u:9
INFO:ip - 285: (9,118784) 	: 9x4096 	u:9
INFO:ip - 286: (9,122880) 	: 9x4096 	u:9
INFO:ip - 287: (9,126976) 	: 9x4096 	u:9
INFO:ip - 288: (9,131072) 	: 9x4096 	u:9
INFO:ip - 289: (9,135168) 	: 9x4096 	u:9
INFO:ip - 290: (9,139264) 	: 9x4096 	u:9
INFO:ip - 291: (9,143360) 	: 9x4096 	u:9
INFO:ip - 292: (9,147456) 	: 9x4096 	u:9
INFO:ip - 293: (9,151552) 	: 9x4096 	u:9
INFO:ip - 294: (9,155648) 	: 9x4096 	u:9
INFO:ip - 295: (9,159744) 	: 9x4096 	u:9
INFO:ip - 296: (9,163840) 	: 9x4096 	u:9
INFO:ip - 297: (9,167936) 	: 9x4096 	u:9
INFO:ip - 298: (9,172032) 	: 9x4096 	u:9
INFO:ip - 299: (9,176128) 	: 9x4096 	u:9
INFO:ip - 300: (9,180224) 	: 9x4096 	u:9
INFO:ip - 301: (9,184320) 	: 9x4096 	u:9
INFO:ip - 302: (9,188416) 	: 9x4096 	u:9
INFO:ip - 303: (9,192512) 	: 9x4096 	u:9
INFO:ip - 304: (9,196608) 	: 9x4096 	u:9
INFO:ip - 305: (9,200704) 	: 9x4096 	u:9
INFO:ip - 306: (9,204800) 	: 9x4096 	u:9
INFO:ip - 307: (9,208896) 	: 9x4096 	u:9
INFO:ip - 308: (9,212992) 	: 9x4096 	u:9
INFO:ip - 309: (9,217088) 	: 9x4096 	u:9
INFO:ip - 310: (9,221184) 	: 9x4096 	u:9
INFO:ip - 311: (9,225280) 	: 9x4096 	u:9
INFO:ip - 312: (9,229376) 	: 9x4096 	u:9
INFO:ip - 313: (9,233472) 	: 9x4096 	u:9
INFO:ip - 314: (9,237568) 	: 9x4096 	u:9
INFO:ip - 315: (9,241664) 	: 9x4096 	u:9
INFO:ip - 316: (9,245760) 	: 9x4096 	u:9
INFO:ip - 317: (9,249856) 	: 9x4096 	u:9
INFO:ip - 318: (9,253952) 	: 9x4096 	u:9
INFO:ip - 319: (9,258048) 	: 9x4096 	u:9
INFO:ip - 320: (9,262144) 	: 9x4096 	u:9
INFO:ip - 321: (9,266240) 	: 9x4096 	u:9
INFO:ip - 322: (9,270336) 	: 9x4096 	u:9
INFO:ip - 323: (9,274432) 	: 9x4096 	u:9
INFO:ip - 324: (9,278528) 	: 9x4096 	u:9
INFO:ip - 325: (9,282624) 	: 9x4096 	u:9
INFO:ip - 326: (9,286720) 	: 9x4096 	u:9
INFO:ip - 327: (9,290816) 	: 9x4096 	u:9
INFO:ip - 328: (9,294912) 	: 9x4096 	u:9
INFO:ip - 329: (9,299008) 	: 9x4096 	u:9
INFO:ip - 330: (9,303104) 	: 9x4096 	u:9
INFO:ip - 331: (9,307200) 	: 9x4096 	u:9
INFO:ip - 332: (9,311296) 	: 9x4096 	u:9
INFO:ip - 333: (9,315392) 	: 9x4096 	u:9
INFO:ip - 334: (9,319488) 	: 9x4096 	u:9
INFO:ip - 335: (9,323584) 	: 9x4096 	u:9
INFO:ip - 336: (9,327680) 	: 9x4096 	u:9
INFO:ip - 337: (9,331776) 	: 9x4096 	u:9
INFO:ip - 338: (9,335872) 	: 9x4096 	u:9
INFO:ip - 339: (9,339968) 	: 9x4096 	u:9
INFO:ip - 340: (9,344064) 	: 9x4096 	u:9
INFO:ip - 341: (9,348160) 	: 9x4096 	u:9
INFO:ip - 342: (9,352256) 	: 9x4096 	u:9
INFO:ip - 343: (9,356352) 	: 9x4096 	u:9
INFO:ip - 344: (9,360448) 	: 9x4096 	u:9
INFO:ip - 345: (9,364544) 	: 9x4096 	u:9
INFO:ip - 346: (9,368640) 	: 9x4096 	u:9
INFO:ip - 347: (9,372736) 	: 9x4096 	u:9
INFO:ip - 348: (9,376832) 	: 9x4096 	u:9
INFO:ip - 349: (9,380928) 	: 9x4096 	u:9
INFO:ip - 350: (9,385024) 	: 9x4096 	u:9
INFO:ip - 351: (9,389120) 	: 9x4096 	u:9
INFO:ip - 352: (9,393216) 	: 9x4096 	u:9
INFO:ip - 353: (9,397312) 	: 9x4096 	u:9
INFO:ip - 354: (9,401408) 	: 9x4096 	u:9
INFO:ip - 355: (9,405504) 	: 9x4096 	u:9
INFO:ip - 356: (9,409600) 	: 9x4096 	u:9
INFO:ip - 357: (9,413696) 	: 9x4096 	u:9
INFO:ip - 358: (9,417792) 	: 9x4096 	u:9
INFO:ip - 359: (9,421888) 	: 9x4096 	u:9
INFO:ip - 360: (9,425984) 	: 9x4096 	u:9
INFO:ip - 361: (9,430080) 	: 9x4096 	u:9
INFO:ip - 362: (9,434176) 	: 9x4096 	u:9
INFO:ip - 363: (9,438272) 	: 9x4096 	u:9
INFO:ip - 364: (9,442368) 	: 9x4096 	u:9
INFO:ip - 365: (9,446464) 	: 9x4096 	u:9
INFO:ip - 366: (9,450560) 	: 9x4096 	u:9
INFO:ip - 367: (9,454656) 	: 9x4096 	u:9
INFO:ip - 368: (9,458752) 	: 9x4096 	u:9
INFO:ip - 369: (9,462848) 	: 9x4096 	u:9
INFO:ip - 370: (9,466944) 	: 9x4096 	u:9
INFO:ip - 371: (9,471040) 	: 9x4096 	u:9
INFO:ip - 372: (9,475136) 	: 9x4096 	u:9
INFO:ip - 373: (9,479232) 	: 9x4096 	u:9
INFO:ip - 374: (9,483328) 	: 9x4096 	u:9
INFO:ip - 375: (9,487424) 	: 9x4096 	u:9
INFO:ip - 376: (9,491520) 	: 9x4096 	u:9
INFO:ip - 377: (9,495616) 	: 9x4096 	u:9
INFO:ip - 378: (9,499712) 	: 9x4096 	u:9
INFO:ip - 379: (9,503808) 	: 9x4096 	u:9
INFO:ip - 380: (9,507904) 	: 9x4096 	u:9
INFO:ip - 381: (9,512000) 	: 9x4096 	u:9
INFO:ip - 382: (9,516096) 	: 9x4096 	u:9
INFO:ip - 383: (9,520192) 	: 9x4096 	u:9
INFO:ip - 384: (9,524288) 	: 9x4096 	u:9
INFO:ip - 385: (9,528384) 	: 9x4096 	u:9
INFO:ip - 386: (9,532480) 	: 9x4096 	u:9
INFO:ip - 387: (9,536576) 	: 9x4096 	u:9
INFO:ip - 388: (9,540672) 	: 9x4096 	u:9
INFO:ip - 389: (9,544768) 	: 9x4096 	u:9
INFO:ip - 390: (9,548864) 	: 9x4096 	u:9
INFO:ip - 391: (9,552960) 	: 9x4096 	u:9
INFO:ip - 392: (9,557056) 	: 9x4096 	u:9
INFO:ip - 393: (9,561152) 	: 9x4096 	u:9
INFO:ip - 394: (9,565248) 	: 9x4096 	u:9
INFO:ip - 395: (9,569344) 	: 9x4096 	u:9
INFO:ip - 396: (9,573440) 	: 9x4096 	u:9
INFO:ip - 397: (9,577536) 	: 9x4096 	u:9
INFO:ip - 398: (9,581632) 	: 9x4096 	u:9
INFO:ip - 399: (9,585728) 	: 9x4096 	u:9
INFO:ip - 400: (9,589824) 	: 9x4096 	u:9
INFO:ip - 401: (9,593920) 	: 9x4096 	u:9
INFO:ip - 402: (9,598016) 	: 9x4096 	u:9
INFO:ip - 403: (9,602112) 	: 9x4096 	u:9
INFO:ip - 404: (9,606208) 	: 9x4096 	u:9
INFO:ip - 405: (9,610304) 	: 9x4096 	u:9
INFO:ip - 406: (9,614400) 	: 9x4096 	u:9
INFO:ip - 407: (9,618496) 	: 9x4096 	u:9
INFO:ip - 408: (9,622592) 	: 9x4096 	u:9
INFO:ip - 409: (9,626688) 	: 9x4096 	u:9
INFO:ip - 410: (9,630784) 	: 9x4096 	u:9
INFO:ip - 411: (9,634880) 	: 9x4096 	u:9
INFO:ip - 412: (9,638976) 	: 9x4096 	u:9
INFO:ip - 413: (9,643072) 	: 9x4096 	u:9
INFO:ip - 414: (9,647168) 	: 9x4096 	u:9
INFO:ip - 415: (9,651264) 	: 9x4096 	u:9
INFO:ip - 416: (9,655360) 	: 9x4096 	u:9
INFO:ip - 417: (9,659456) 	: 9x4096 	u:9
INFO:ip - 418: (9,663552) 	: 9x4096 	u:9
INFO:ip - 419: (9,667648) 	: 9x4096 	u:9
INFO:ip - 420: (9,671744) 	: 9x4096 	u:9
INFO:ip - 421: (9,675840) 	: 9x4096 	u:9
INFO:ip - 422: (9,679936) 	: 9x4096 	u:9
INFO:ip - 423: (9,684032) 	: 9x4096 	u:9
INFO:ip - 424: (9,688128) 	: 9x4096 	u:9
INFO:ip - 425: (9,692224) 	: 9x4096 	u:9
INFO:ip - 426: (9,696320) 	: 9x4096 	u:9
INFO:ip - 427: (9,700416) 	: 9x4096 	u:9
INFO:ip - 428: (9,704512) 	: 9x4096 	u:9
INFO:ip - 429: (9,708608) 	: 9x4096 	u:9
INFO:ip - 430: (9,712704) 	: 9x4096 	u:9
INFO:ip - 431: (9,716800) 	: 9x4096 	u:9
INFO:ip - 432: (9,720896) 	: 9x4096 	u:9
INFO:ip - 433: (9,724992) 	: 9x4096 	u:9
INFO:ip - 434: (9,729088) 	: 9x4096 	u:9
INFO:ip - 435: (9,733184) 	: 9x4096 	u:9
INFO:ip - 436: (9,737280) 	: 9x4096 	u:9
INFO:ip - 437: (9,741376) 	: 9x4096 	u:9
INFO:ip - 438: (9,745472) 	: 9x4096 	u:9
INFO:ip - 439: (9,749568) 	: 9x4096 	u:9
INFO:ip - 440: (9,753664) 	: 9x4096 	u:9
INFO:ip - 441: (9,757760) 	: 9x4096 	u:9
INFO:ip - 442: (9,761856) 	: 9x4096 	u:9
INFO:ip - 443: (9,765952) 	: 9x4096 	u:9
INFO:ip - 444: (9,770048) 	: 9x4096 	u:9
INFO:ip - 445: (9,774144) 	: 9x4096 	u:9
INFO:ip - 446: (9,778240) 	: 9x4096 	u:9
INFO:ip - 447: (9,782336) 	: 9x4096 	u:9
INFO:ip - 448: (9,786432) 	: 9x4096 	u:9
INFO:ip - 449: (9,790528) 	: 9x4096 	u:9
INFO:ip - 450: (9,794624) 	: 9x4096 	u:9
INFO:ip - 451: (9,798720) 	: 9x4096 	u:9
INFO:ip - 452: (9,802816) 	: 9x4096 	u:9
INFO:ip - 453: (9,806912) 	: 9x4096 	u:9
INFO:ip - 454: (9,811008) 	: 9x4096 	u:9
INFO:ip - 455: (9,815104) 	: 9x4096 	u:9
INFO:ip - 456: (9,819200) 	: 9x4096 	u:9
INFO:ip - 457: (9,823296) 	: 9x4096 	u:9
INFO:ip - 458: (9,827392) 	: 9x4096 	u:9
INFO:ip - 459: (9,831488) 	: 9x4096 	u:9
INFO:ip - 460: (9,835584) 	: 9x4096 	u:9
INFO:ip - 461: (9,839680) 	: 9x4096 	u:9
INFO:ip - 462: (9,843776) 	: 9x4096 	u:9
INFO:ip - 463: (9,847872) 	: 9x4096 	u:9
INFO:ip - 464: (9,851968) 	: 9x4096 	u:9
INFO:ip - 465: (9,856064) 	: 9x4096 	u:9
INFO:ip - 466: (9,860160) 	: 9x4096 	u:9
INFO:ip - 467: (9,864256) 	: 9x4096 	u:9
INFO:ip - 468: (9,868352) 	: 9x4096 	u:9
INFO:ip - 469: (9,872448) 	: 9x4096 	u:9
INFO:ip - 470: (9,876544) 	: 9x4096 	u:9
INFO:ip - 471: (9,880640) 	: 9x4096 	u:9
INFO:ip - 472: (9,884736) 	: 9x4096 	u:9
INFO:ip - 473: (9,888832) 	: 9x4096 	u:9
INFO:ip - 474: (9,892928) 	: 9x4096 	u:9
INFO:ip - 475: (9,897024) 	: 9x4096 	u:9
INFO:ip - 476: (9,901120) 	: 9x4096 	u:9
INFO:ip - 477: (9,905216) 	: 9x4096 	u:9
INFO:ip - 478: (9,909312) 	: 9x4096 	u:9
INFO:ip - 479: (9,913408) 	: 9x4096 	u:9
INFO:ip - 480: (9,917504) 	: 9x4096 	u:9
INFO:ip - 481: (9,921600) 	: 9x4096 	u:9
INFO:ip - 482: (9,925696) 	: 9x4096 	u:9
INFO:ip - 483: (9,929792) 	: 9x4096 	u:9
INFO:ip - 484: (9,933888) 	: 9x4096 	u:9
INFO:ip - 485: (9,937984) 	: 9x4096 	u:9
INFO:ip - 486: (9,942080) 	: 9x4096 	u:9
INFO:ip - 487: (9,946176) 	: 9x4096 	u:9
INFO:ip - 488: (9,950272) 	: 9x4096 	u:9
INFO:ip - 489: (9,954368) 	: 9x4096 	u:9
INFO:ip - 490: (9,958464) 	: 9x4096 	u:9
INFO:ip - 491: (9,962560) 	: 9x4096 	u:9
INFO:ip - 492: (9,966656) 	: 9x4096 	u:9
INFO:ip - 493: (9,970752) 	: 9x4096 	u:9
INFO:ip - 494: (9,974848) 	: 9x4096 	u:9
INFO:ip - 495: (9,978944) 	: 9x4096 	u:9
INFO:ip - 496: (9,983040) 	: 9x4096 	u:9
INFO:ip - 497: (9,987136) 	: 9x4096 	u:9
INFO:ip - 498: (9,991232) 	: 9x4096 	u:9
INFO:ip - 499: (9,995328) 	: 9x4096 	u:9
INFO:ip - 500: (9,999424) 	: 9x4096 	u:9
INFO:ip - 501: (9,1003520) 	: 9x4096 	u:9
INFO:ip - 502: (9,1007616) 	: 9x4096 	u:9
INFO:ip - 503: (9,1011712) 	: 9x4096 	u:9
INFO:ip - 504: (9,1015808) 	: 9x4096 	u:9
INFO:ip - 505: (9,1019904) 	: 9x4096 	u:9
INFO:ip - 506: (9,1024000) 	: 9x4096 	u:9
INFO:ip - 507: (9,1028096) 	: 9x4096 	u:9
INFO:ip - 508: (9,1032192) 	: 9x4096 	u:9
INFO:ip - 509: (9,1036288) 	: 9x4096 	u:9
INFO:ip - 510: (9,1040384) 	: 9x4096 	u:9
INFO:ip - 511: (9,1044480) 	: 9x4096 	u:9
library is /opt/Xilinx/14.7/ISE_DS/ISE/lib/lin64/libIp_Xst.so
INFO:ip - 0: (0,0) 	: 9x4096 	u:9
INFO:ip - 1: (0,4096) 	: 9x4096 	u:9
INFO:ip - 2: (0,8192) 	: 9x4096 	u:9
INFO:ip - 3: (0,12288) 	: 9x4096 	u:9
INFO:ip - 4: (0,16384) 	: 9x4096 	u:9
INFO:ip - 5: (0,20480) 	: 9x4096 	u:9
INFO:ip - 6: (0,24576) 	: 9x4096 	u:9
INFO:ip - 7: (0,28672) 	: 9x4096 	u:9
INFO:ip - 8: (0,32768) 	: 9x4096 	u:9
INFO:ip - 9: (0,36864) 	: 9x4096 	u:9
INFO:ip - 10: (0,40960) 	: 9x4096 	u:9
INFO:ip - 11: (0,45056) 	: 9x4096 	u:9
INFO:ip - 12: (0,49152) 	: 9x4096 	u:9
INFO:ip - 13: (0,53248) 	: 9x4096 	u:9
INFO:ip - 14: (0,57344) 	: 9x4096 	u:9
INFO:ip - 15: (0,61440) 	: 9x4096 	u:9
INFO:ip - 16: (0,65536) 	: 9x4096 	u:9
INFO:ip - 17: (0,69632) 	: 9x4096 	u:9
INFO:ip - 18: (0,73728) 	: 9x4096 	u:9
INFO:ip - 19: (0,77824) 	: 9x4096 	u:9
INFO:ip - 20: (0,81920) 	: 9x4096 	u:9
INFO:ip - 21: (0,86016) 	: 9x4096 	u:9
INFO:ip - 22: (0,90112) 	: 9x4096 	u:9
INFO:ip - 23: (0,94208) 	: 9x4096 	u:9
INFO:ip - 24: (0,98304) 	: 9x4096 	u:9
INFO:ip - 25: (0,102400) 	: 9x4096 	u:9
INFO:ip - 26: (0,106496) 	: 9x4096 	u:9
INFO:ip - 27: (0,110592) 	: 9x4096 	u:9
INFO:ip - 28: (0,114688) 	: 9x4096 	u:9
INFO:ip - 29: (0,118784) 	: 9x4096 	u:9
INFO:ip - 30: (0,122880) 	: 9x4096 	u:9
INFO:ip - 31: (0,126976) 	: 9x4096 	u:9
INFO:ip - 32: (0,131072) 	: 9x4096 	u:9
INFO:ip - 33: (0,135168) 	: 9x4096 	u:9
INFO:ip - 34: (0,139264) 	: 9x4096 	u:9
INFO:ip - 35: (0,143360) 	: 9x4096 	u:9
INFO:ip - 36: (0,147456) 	: 9x4096 	u:9
INFO:ip - 37: (0,151552) 	: 9x4096 	u:9
INFO:ip - 38: (0,155648) 	: 9x4096 	u:9
INFO:ip - 39: (0,159744) 	: 9x4096 	u:9
INFO:ip - 40: (0,163840) 	: 9x4096 	u:9
INFO:ip - 41: (0,167936) 	: 9x4096 	u:9
INFO:ip - 42: (0,172032) 	: 9x4096 	u:9
INFO:ip - 43: (0,176128) 	: 9x4096 	u:9
INFO:ip - 44: (0,180224) 	: 9x4096 	u:9
INFO:ip - 45: (0,184320) 	: 9x4096 	u:9
INFO:ip - 46: (0,188416) 	: 9x4096 	u:9
INFO:ip - 47: (0,192512) 	: 9x4096 	u:9
INFO:ip - 48: (0,196608) 	: 9x4096 	u:9
INFO:ip - 49: (0,200704) 	: 9x4096 	u:9
INFO:ip - 50: (0,204800) 	: 9x4096 	u:9
INFO:ip - 51: (0,208896) 	: 9x4096 	u:9
INFO:ip - 52: (0,212992) 	: 9x4096 	u:9
INFO:ip - 53: (0,217088) 	: 9x4096 	u:9
INFO:ip - 54: (0,221184) 	: 9x4096 	u:9
INFO:ip - 55: (0,225280) 	: 9x4096 	u:9
INFO:ip - 56: (0,229376) 	: 9x4096 	u:9
INFO:ip - 57: (0,233472) 	: 9x4096 	u:9
INFO:ip - 58: (0,237568) 	: 9x4096 	u:9
INFO:ip - 59: (0,241664) 	: 9x4096 	u:9
INFO:ip - 60: (0,245760) 	: 9x4096 	u:9
INFO:ip - 61: (0,249856) 	: 9x4096 	u:9
INFO:ip - 62: (0,253952) 	: 9x4096 	u:9
INFO:ip - 63: (0,258048) 	: 9x4096 	u:9
INFO:ip - 64: (0,262144) 	: 9x4096 	u:9
INFO:ip - 65: (0,266240) 	: 9x4096 	u:9
INFO:ip - 66: (0,270336) 	: 9x4096 	u:9
INFO:ip - 67: (0,274432) 	: 9x4096 	u:9
INFO:ip - 68: (0,278528) 	: 9x4096 	u:9
INFO:ip - 69: (0,282624) 	: 9x4096 	u:9
INFO:ip - 70: (0,286720) 	: 9x4096 	u:9
INFO:ip - 71: (0,290816) 	: 9x4096 	u:9
INFO:ip - 72: (0,294912) 	: 9x4096 	u:9
INFO:ip - 73: (0,299008) 	: 9x4096 	u:9
INFO:ip - 74: (0,303104) 	: 9x4096 	u:9
INFO:ip - 75: (0,307200) 	: 9x4096 	u:9
INFO:ip - 76: (0,311296) 	: 9x4096 	u:9
INFO:ip - 77: (0,315392) 	: 9x4096 	u:9
INFO:ip - 78: (0,319488) 	: 9x4096 	u:9
INFO:ip - 79: (0,323584) 	: 9x4096 	u:9
INFO:ip - 80: (0,327680) 	: 9x4096 	u:9
INFO:ip - 81: (0,331776) 	: 9x4096 	u:9
INFO:ip - 82: (0,335872) 	: 9x4096 	u:9
INFO:ip - 83: (0,339968) 	: 9x4096 	u:9
INFO:ip - 84: (0,344064) 	: 9x4096 	u:9
INFO:ip - 85: (0,348160) 	: 9x4096 	u:9
INFO:ip - 86: (0,352256) 	: 9x4096 	u:9
INFO:ip - 87: (0,356352) 	: 9x4096 	u:9
INFO:ip - 88: (0,360448) 	: 9x4096 	u:9
INFO:ip - 89: (0,364544) 	: 9x4096 	u:9
INFO:ip - 90: (0,368640) 	: 9x4096 	u:9
INFO:ip - 91: (0,372736) 	: 9x4096 	u:9
INFO:ip - 92: (0,376832) 	: 9x4096 	u:9
INFO:ip - 93: (0,380928) 	: 9x4096 	u:9
INFO:ip - 94: (0,385024) 	: 9x4096 	u:9
INFO:ip - 95: (0,389120) 	: 9x4096 	u:9
INFO:ip - 96: (0,393216) 	: 9x4096 	u:9
INFO:ip - 97: (0,397312) 	: 9x4096 	u:9
INFO:ip - 98: (0,401408) 	: 9x4096 	u:9
INFO:ip - 99: (0,405504) 	: 9x4096 	u:9
INFO:ip - 100: (0,409600) 	: 9x4096 	u:9
INFO:ip - 101: (0,413696) 	: 9x4096 	u:9
INFO:ip - 102: (0,417792) 	: 9x4096 	u:9
INFO:ip - 103: (0,421888) 	: 9x4096 	u:9
INFO:ip - 104: (0,425984) 	: 9x4096 	u:9
INFO:ip - 105: (0,430080) 	: 9x4096 	u:9
INFO:ip - 106: (0,434176) 	: 9x4096 	u:9
INFO:ip - 107: (0,438272) 	: 9x4096 	u:9
INFO:ip - 108: (0,442368) 	: 9x4096 	u:9
INFO:ip - 109: (0,446464) 	: 9x4096 	u:9
INFO:ip - 110: (0,450560) 	: 9x4096 	u:9
INFO:ip - 111: (0,454656) 	: 9x4096 	u:9
INFO:ip - 112: (0,458752) 	: 9x4096 	u:9
INFO:ip - 113: (0,462848) 	: 9x4096 	u:9
INFO:ip - 114: (0,466944) 	: 9x4096 	u:9
INFO:ip - 115: (0,471040) 	: 9x4096 	u:9
INFO:ip - 116: (0,475136) 	: 9x4096 	u:9
INFO:ip - 117: (0,479232) 	: 9x4096 	u:9
INFO:ip - 118: (0,483328) 	: 9x4096 	u:9
INFO:ip - 119: (0,487424) 	: 9x4096 	u:9
INFO:ip - 120: (0,491520) 	: 9x4096 	u:9
INFO:ip - 121: (0,495616) 	: 9x4096 	u:9
INFO:ip - 122: (0,499712) 	: 9x4096 	u:9
INFO:ip - 123: (0,503808) 	: 9x4096 	u:9
INFO:ip - 124: (0,507904) 	: 9x4096 	u:9
INFO:ip - 125: (0,512000) 	: 9x4096 	u:9
INFO:ip - 126: (0,516096) 	: 9x4096 	u:9
INFO:ip - 127: (0,520192) 	: 9x4096 	u:9
INFO:ip - 128: (0,524288) 	: 9x4096 	u:9
INFO:ip - 129: (0,528384) 	: 9x4096 	u:9
INFO:ip - 130: (0,532480) 	: 9x4096 	u:9
INFO:ip - 131: (0,536576) 	: 9x4096 	u:9
INFO:ip - 132: (0,540672) 	: 9x4096 	u:9
INFO:ip - 133: (0,544768) 	: 9x4096 	u:9
INFO:ip - 134: (0,548864) 	: 9x4096 	u:9
INFO:ip - 135: (0,552960) 	: 9x4096 	u:9
INFO:ip - 136: (0,557056) 	: 9x4096 	u:9
INFO:ip - 137: (0,561152) 	: 9x4096 	u:9
INFO:ip - 138: (0,565248) 	: 9x4096 	u:9
INFO:ip - 139: (0,569344) 	: 9x4096 	u:9
INFO:ip - 140: (0,573440) 	: 9x4096 	u:9
INFO:ip - 141: (0,577536) 	: 9x4096 	u:9
INFO:ip - 142: (0,581632) 	: 9x4096 	u:9
INFO:ip - 143: (0,585728) 	: 9x4096 	u:9
INFO:ip - 144: (0,589824) 	: 9x4096 	u:9
INFO:ip - 145: (0,593920) 	: 9x4096 	u:9
INFO:ip - 146: (0,598016) 	: 9x4096 	u:9
INFO:ip - 147: (0,602112) 	: 9x4096 	u:9
INFO:ip - 148: (0,606208) 	: 9x4096 	u:9
INFO:ip - 149: (0,610304) 	: 9x4096 	u:9
INFO:ip - 150: (0,614400) 	: 9x4096 	u:9
INFO:ip - 151: (0,618496) 	: 9x4096 	u:9
INFO:ip - 152: (0,622592) 	: 9x4096 	u:9
INFO:ip - 153: (0,626688) 	: 9x4096 	u:9
INFO:ip - 154: (0,630784) 	: 9x4096 	u:9
INFO:ip - 155: (0,634880) 	: 9x4096 	u:9
INFO:ip - 156: (0,638976) 	: 9x4096 	u:9
INFO:ip - 157: (0,643072) 	: 9x4096 	u:9
INFO:ip - 158: (0,647168) 	: 9x4096 	u:9
INFO:ip - 159: (0,651264) 	: 9x4096 	u:9
INFO:ip - 160: (0,655360) 	: 9x4096 	u:9
INFO:ip - 161: (0,659456) 	: 9x4096 	u:9
INFO:ip - 162: (0,663552) 	: 9x4096 	u:9
INFO:ip - 163: (0,667648) 	: 9x4096 	u:9
INFO:ip - 164: (0,671744) 	: 9x4096 	u:9
INFO:ip - 165: (0,675840) 	: 9x4096 	u:9
INFO:ip - 166: (0,679936) 	: 9x4096 	u:9
INFO:ip - 167: (0,684032) 	: 9x4096 	u:9
INFO:ip - 168: (0,688128) 	: 9x4096 	u:9
INFO:ip - 169: (0,692224) 	: 9x4096 	u:9
INFO:ip - 170: (0,696320) 	: 9x4096 	u:9
INFO:ip - 171: (0,700416) 	: 9x4096 	u:9
INFO:ip - 172: (0,704512) 	: 9x4096 	u:9
INFO:ip - 173: (0,708608) 	: 9x4096 	u:9
INFO:ip - 174: (0,712704) 	: 9x4096 	u:9
INFO:ip - 175: (0,716800) 	: 9x4096 	u:9
INFO:ip - 176: (0,720896) 	: 9x4096 	u:9
INFO:ip - 177: (0,724992) 	: 9x4096 	u:9
INFO:ip - 178: (0,729088) 	: 9x4096 	u:9
INFO:ip - 179: (0,733184) 	: 9x4096 	u:9
INFO:ip - 180: (0,737280) 	: 9x4096 	u:9
INFO:ip - 181: (0,741376) 	: 9x4096 	u:9
INFO:ip - 182: (0,745472) 	: 9x4096 	u:9
INFO:ip - 183: (0,749568) 	: 9x4096 	u:9
INFO:ip - 184: (0,753664) 	: 9x4096 	u:9
INFO:ip - 185: (0,757760) 	: 9x4096 	u:9
INFO:ip - 186: (0,761856) 	: 9x4096 	u:9
INFO:ip - 187: (0,765952) 	: 9x4096 	u:9
INFO:ip - 188: (0,770048) 	: 9x4096 	u:9
INFO:ip - 189: (0,774144) 	: 9x4096 	u:9
INFO:ip - 190: (0,778240) 	: 9x4096 	u:9
INFO:ip - 191: (0,782336) 	: 9x4096 	u:9
INFO:ip - 192: (0,786432) 	: 9x4096 	u:9
INFO:ip - 193: (0,790528) 	: 9x4096 	u:9
INFO:ip - 194: (0,794624) 	: 9x4096 	u:9
INFO:ip - 195: (0,798720) 	: 9x4096 	u:9
INFO:ip - 196: (0,802816) 	: 9x4096 	u:9
INFO:ip - 197: (0,806912) 	: 9x4096 	u:9
INFO:ip - 198: (0,811008) 	: 9x4096 	u:9
INFO:ip - 199: (0,815104) 	: 9x4096 	u:9
INFO:ip - 200: (0,819200) 	: 9x4096 	u:9
INFO:ip - 201: (0,823296) 	: 9x4096 	u:9
INFO:ip - 202: (0,827392) 	: 9x4096 	u:9
INFO:ip - 203: (0,831488) 	: 9x4096 	u:9
INFO:ip - 204: (0,835584) 	: 9x4096 	u:9
INFO:ip - 205: (0,839680) 	: 9x4096 	u:9
INFO:ip - 206: (0,843776) 	: 9x4096 	u:9
INFO:ip - 207: (0,847872) 	: 9x4096 	u:9
INFO:ip - 208: (0,851968) 	: 9x4096 	u:9
INFO:ip - 209: (0,856064) 	: 9x4096 	u:9
INFO:ip - 210: (0,860160) 	: 9x4096 	u:9
INFO:ip - 211: (0,864256) 	: 9x4096 	u:9
INFO:ip - 212: (0,868352) 	: 9x4096 	u:9
INFO:ip - 213: (0,872448) 	: 9x4096 	u:9
INFO:ip - 214: (0,876544) 	: 9x4096 	u:9
INFO:ip - 215: (0,880640) 	: 9x4096 	u:9
INFO:ip - 216: (0,884736) 	: 9x4096 	u:9
INFO:ip - 217: (0,888832) 	: 9x4096 	u:9
INFO:ip - 218: (0,892928) 	: 9x4096 	u:9
INFO:ip - 219: (0,897024) 	: 9x4096 	u:9
INFO:ip - 220: (0,901120) 	: 9x4096 	u:9
INFO:ip - 221: (0,905216) 	: 9x4096 	u:9
INFO:ip - 222: (0,909312) 	: 9x4096 	u:9
INFO:ip - 223: (0,913408) 	: 9x4096 	u:9
INFO:ip - 224: (0,917504) 	: 9x4096 	u:9
INFO:ip - 225: (0,921600) 	: 9x4096 	u:9
INFO:ip - 226: (0,925696) 	: 9x4096 	u:9
INFO:ip - 227: (0,929792) 	: 9x4096 	u:9
INFO:ip - 228: (0,933888) 	: 9x4096 	u:9
INFO:ip - 229: (0,937984) 	: 9x4096 	u:9
INFO:ip - 230: (0,942080) 	: 9x4096 	u:9
INFO:ip - 231: (0,946176) 	: 9x4096 	u:9
INFO:ip - 232: (0,950272) 	: 9x4096 	u:9
INFO:ip - 233: (0,954368) 	: 9x4096 	u:9
INFO:ip - 234: (0,958464) 	: 9x4096 	u:9
INFO:ip - 235: (0,962560) 	: 9x4096 	u:9
INFO:ip - 236: (0,966656) 	: 9x4096 	u:9
INFO:ip - 237: (0,970752) 	: 9x4096 	u:9
INFO:ip - 238: (0,974848) 	: 9x4096 	u:9
INFO:ip - 239: (0,978944) 	: 9x4096 	u:9
INFO:ip - 240: (0,983040) 	: 9x4096 	u:9
INFO:ip - 241: (0,987136) 	: 9x4096 	u:9
INFO:ip - 242: (0,991232) 	: 9x4096 	u:9
INFO:ip - 243: (0,995328) 	: 9x4096 	u:9
INFO:ip - 244: (0,999424) 	: 9x4096 	u:9
INFO:ip - 245: (0,1003520) 	: 9x4096 	u:9
INFO:ip - 246: (0,1007616) 	: 9x4096 	u:9
INFO:ip - 247: (0,1011712) 	: 9x4096 	u:9
INFO:ip - 248: (0,1015808) 	: 9x4096 	u:9
INFO:ip - 249: (0,1019904) 	: 9x4096 	u:9
INFO:ip - 250: (0,1024000) 	: 9x4096 	u:9
INFO:ip - 251: (0,1028096) 	: 9x4096 	u:9
INFO:ip - 252: (0,1032192) 	: 9x4096 	u:9
INFO:ip - 253: (0,1036288) 	: 9x4096 	u:9
INFO:ip - 254: (0,1040384) 	: 9x4096 	u:9
INFO:ip - 255: (0,1044480) 	: 9x4096 	u:9
INFO:ip - 256: (9,0) 	: 9x4096 	u:9
INFO:ip - 257: (9,4096) 	: 9x4096 	u:9
INFO:ip - 258: (9,8192) 	: 9x4096 	u:9
INFO:ip - 259: (9,12288) 	: 9x4096 	u:9
INFO:ip - 260: (9,16384) 	: 9x4096 	u:9
INFO:ip - 261: (9,20480) 	: 9x4096 	u:9
INFO:ip - 262: (9,24576) 	: 9x4096 	u:9
INFO:ip - 263: (9,28672) 	: 9x4096 	u:9
INFO:ip - 264: (9,32768) 	: 9x4096 	u:9
INFO:ip - 265: (9,36864) 	: 9x4096 	u:9
INFO:ip - 266: (9,40960) 	: 9x4096 	u:9
INFO:ip - 267: (9,45056) 	: 9x4096 	u:9
INFO:ip - 268: (9,49152) 	: 9x4096 	u:9
INFO:ip - 269: (9,53248) 	: 9x4096 	u:9
INFO:ip - 270: (9,57344) 	: 9x4096 	u:9
INFO:ip - 271: (9,61440) 	: 9x4096 	u:9
INFO:ip - 272: (9,65536) 	: 9x4096 	u:9
INFO:ip - 273: (9,69632) 	: 9x4096 	u:9
INFO:ip - 274: (9,73728) 	: 9x4096 	u:9
INFO:ip - 275: (9,77824) 	: 9x4096 	u:9
INFO:ip - 276: (9,81920) 	: 9x4096 	u:9
INFO:ip - 277: (9,86016) 	: 9x4096 	u:9
INFO:ip - 278: (9,90112) 	: 9x4096 	u:9
INFO:ip - 279: (9,94208) 	: 9x4096 	u:9
INFO:ip - 280: (9,98304) 	: 9x4096 	u:9
INFO:ip - 281: (9,102400) 	: 9x4096 	u:9
INFO:ip - 282: (9,106496) 	: 9x4096 	u:9
INFO:ip - 283: (9,110592) 	: 9x4096 	u:9
INFO:ip - 284: (9,114688) 	: 9x4096 	u:9
INFO:ip - 285: (9,118784) 	: 9x4096 	u:9
INFO:ip - 286: (9,122880) 	: 9x4096 	u:9
INFO:ip - 287: (9,126976) 	: 9x4096 	u:9
INFO:ip - 288: (9,131072) 	: 9x4096 	u:9
INFO:ip - 289: (9,135168) 	: 9x4096 	u:9
INFO:ip - 290: (9,139264) 	: 9x4096 	u:9
INFO:ip - 291: (9,143360) 	: 9x4096 	u:9
INFO:ip - 292: (9,147456) 	: 9x4096 	u:9
INFO:ip - 293: (9,151552) 	: 9x4096 	u:9
INFO:ip - 294: (9,155648) 	: 9x4096 	u:9
INFO:ip - 295: (9,159744) 	: 9x4096 	u:9
INFO:ip - 296: (9,163840) 	: 9x4096 	u:9
INFO:ip - 297: (9,167936) 	: 9x4096 	u:9
INFO:ip - 298: (9,172032) 	: 9x4096 	u:9
INFO:ip - 299: (9,176128) 	: 9x4096 	u:9
INFO:ip - 300: (9,180224) 	: 9x4096 	u:9
INFO:ip - 301: (9,184320) 	: 9x4096 	u:9
INFO:ip - 302: (9,188416) 	: 9x4096 	u:9
INFO:ip - 303: (9,192512) 	: 9x4096 	u:9
INFO:ip - 304: (9,196608) 	: 9x4096 	u:9
INFO:ip - 305: (9,200704) 	: 9x4096 	u:9
INFO:ip - 306: (9,204800) 	: 9x4096 	u:9
INFO:ip - 307: (9,208896) 	: 9x4096 	u:9
INFO:ip - 308: (9,212992) 	: 9x4096 	u:9
INFO:ip - 309: (9,217088) 	: 9x4096 	u:9
INFO:ip - 310: (9,221184) 	: 9x4096 	u:9
INFO:ip - 311: (9,225280) 	: 9x4096 	u:9
INFO:ip - 312: (9,229376) 	: 9x4096 	u:9
INFO:ip - 313: (9,233472) 	: 9x4096 	u:9
INFO:ip - 314: (9,237568) 	: 9x4096 	u:9
INFO:ip - 315: (9,241664) 	: 9x4096 	u:9
INFO:ip - 316: (9,245760) 	: 9x4096 	u:9
INFO:ip - 317: (9,249856) 	: 9x4096 	u:9
INFO:ip - 318: (9,253952) 	: 9x4096 	u:9
INFO:ip - 319: (9,258048) 	: 9x4096 	u:9
INFO:ip - 320: (9,262144) 	: 9x4096 	u:9
INFO:ip - 321: (9,266240) 	: 9x4096 	u:9
INFO:ip - 322: (9,270336) 	: 9x4096 	u:9
INFO:ip - 323: (9,274432) 	: 9x4096 	u:9
INFO:ip - 324: (9,278528) 	: 9x4096 	u:9
INFO:ip - 325: (9,282624) 	: 9x4096 	u:9
INFO:ip - 326: (9,286720) 	: 9x4096 	u:9
INFO:ip - 327: (9,290816) 	: 9x4096 	u:9
INFO:ip - 328: (9,294912) 	: 9x4096 	u:9
INFO:ip - 329: (9,299008) 	: 9x4096 	u:9
INFO:ip - 330: (9,303104) 	: 9x4096 	u:9
INFO:ip - 331: (9,307200) 	: 9x4096 	u:9
INFO:ip - 332: (9,311296) 	: 9x4096 	u:9
INFO:ip - 333: (9,315392) 	: 9x4096 	u:9
INFO:ip - 334: (9,319488) 	: 9x4096 	u:9
INFO:ip - 335: (9,323584) 	: 9x4096 	u:9
INFO:ip - 336: (9,327680) 	: 9x4096 	u:9
INFO:ip - 337: (9,331776) 	: 9x4096 	u:9
INFO:ip - 338: (9,335872) 	: 9x4096 	u:9
INFO:ip - 339: (9,339968) 	: 9x4096 	u:9
INFO:ip - 340: (9,344064) 	: 9x4096 	u:9
INFO:ip - 341: (9,348160) 	: 9x4096 	u:9
INFO:ip - 342: (9,352256) 	: 9x4096 	u:9
INFO:ip - 343: (9,356352) 	: 9x4096 	u:9
INFO:ip - 344: (9,360448) 	: 9x4096 	u:9
INFO:ip - 345: (9,364544) 	: 9x4096 	u:9
INFO:ip - 346: (9,368640) 	: 9x4096 	u:9
INFO:ip - 347: (9,372736) 	: 9x4096 	u:9
INFO:ip - 348: (9,376832) 	: 9x4096 	u:9
INFO:ip - 349: (9,380928) 	: 9x4096 	u:9
INFO:ip - 350: (9,385024) 	: 9x4096 	u:9
INFO:ip - 351: (9,389120) 	: 9x4096 	u:9
INFO:ip - 352: (9,393216) 	: 9x4096 	u:9
INFO:ip - 353: (9,397312) 	: 9x4096 	u:9
INFO:ip - 354: (9,401408) 	: 9x4096 	u:9
INFO:ip - 355: (9,405504) 	: 9x4096 	u:9
INFO:ip - 356: (9,409600) 	: 9x4096 	u:9
INFO:ip - 357: (9,413696) 	: 9x4096 	u:9
INFO:ip - 358: (9,417792) 	: 9x4096 	u:9
INFO:ip - 359: (9,421888) 	: 9x4096 	u:9
INFO:ip - 360: (9,425984) 	: 9x4096 	u:9
INFO:ip - 361: (9,430080) 	: 9x4096 	u:9
INFO:ip - 362: (9,434176) 	: 9x4096 	u:9
INFO:ip - 363: (9,438272) 	: 9x4096 	u:9
INFO:ip - 364: (9,442368) 	: 9x4096 	u:9
INFO:ip - 365: (9,446464) 	: 9x4096 	u:9
INFO:ip - 366: (9,450560) 	: 9x4096 	u:9
INFO:ip - 367: (9,454656) 	: 9x4096 	u:9
INFO:ip - 368: (9,458752) 	: 9x4096 	u:9
INFO:ip - 369: (9,462848) 	: 9x4096 	u:9
INFO:ip - 370: (9,466944) 	: 9x4096 	u:9
INFO:ip - 371: (9,471040) 	: 9x4096 	u:9
INFO:ip - 372: (9,475136) 	: 9x4096 	u:9
INFO:ip - 373: (9,479232) 	: 9x4096 	u:9
INFO:ip - 374: (9,483328) 	: 9x4096 	u:9
INFO:ip - 375: (9,487424) 	: 9x4096 	u:9
INFO:ip - 376: (9,491520) 	: 9x4096 	u:9
INFO:ip - 377: (9,495616) 	: 9x4096 	u:9
INFO:ip - 378: (9,499712) 	: 9x4096 	u:9
INFO:ip - 379: (9,503808) 	: 9x4096 	u:9
INFO:ip - 380: (9,507904) 	: 9x4096 	u:9
INFO:ip - 381: (9,512000) 	: 9x4096 	u:9
INFO:ip - 382: (9,516096) 	: 9x4096 	u:9
INFO:ip - 383: (9,520192) 	: 9x4096 	u:9
INFO:ip - 384: (9,524288) 	: 9x4096 	u:9
INFO:ip - 385: (9,528384) 	: 9x4096 	u:9
INFO:ip - 386: (9,532480) 	: 9x4096 	u:9
INFO:ip - 387: (9,536576) 	: 9x4096 	u:9
INFO:ip - 388: (9,540672) 	: 9x4096 	u:9
INFO:ip - 389: (9,544768) 	: 9x4096 	u:9
INFO:ip - 390: (9,548864) 	: 9x4096 	u:9
INFO:ip - 391: (9,552960) 	: 9x4096 	u:9
INFO:ip - 392: (9,557056) 	: 9x4096 	u:9
INFO:ip - 393: (9,561152) 	: 9x4096 	u:9
INFO:ip - 394: (9,565248) 	: 9x4096 	u:9
INFO:ip - 395: (9,569344) 	: 9x4096 	u:9
INFO:ip - 396: (9,573440) 	: 9x4096 	u:9
INFO:ip - 397: (9,577536) 	: 9x4096 	u:9
INFO:ip - 398: (9,581632) 	: 9x4096 	u:9
INFO:ip - 399: (9,585728) 	: 9x4096 	u:9
INFO:ip - 400: (9,589824) 	: 9x4096 	u:9
INFO:ip - 401: (9,593920) 	: 9x4096 	u:9
INFO:ip - 402: (9,598016) 	: 9x4096 	u:9
INFO:ip - 403: (9,602112) 	: 9x4096 	u:9
INFO:ip - 404: (9,606208) 	: 9x4096 	u:9
INFO:ip - 405: (9,610304) 	: 9x4096 	u:9
INFO:ip - 406: (9,614400) 	: 9x4096 	u:9
INFO:ip - 407: (9,618496) 	: 9x4096 	u:9
INFO:ip - 408: (9,622592) 	: 9x4096 	u:9
INFO:ip - 409: (9,626688) 	: 9x4096 	u:9
INFO:ip - 410: (9,630784) 	: 9x4096 	u:9
INFO:ip - 411: (9,634880) 	: 9x4096 	u:9
INFO:ip - 412: (9,638976) 	: 9x4096 	u:9
INFO:ip - 413: (9,643072) 	: 9x4096 	u:9
INFO:ip - 414: (9,647168) 	: 9x4096 	u:9
INFO:ip - 415: (9,651264) 	: 9x4096 	u:9
INFO:ip - 416: (9,655360) 	: 9x4096 	u:9
INFO:ip - 417: (9,659456) 	: 9x4096 	u:9
INFO:ip - 418: (9,663552) 	: 9x4096 	u:9
INFO:ip - 419: (9,667648) 	: 9x4096 	u:9
INFO:ip - 420: (9,671744) 	: 9x4096 	u:9
INFO:ip - 421: (9,675840) 	: 9x4096 	u:9
INFO:ip - 422: (9,679936) 	: 9x4096 	u:9
INFO:ip - 423: (9,684032) 	: 9x4096 	u:9
INFO:ip - 424: (9,688128) 	: 9x4096 	u:9
INFO:ip - 425: (9,692224) 	: 9x4096 	u:9
INFO:ip - 426: (9,696320) 	: 9x4096 	u:9
INFO:ip - 427: (9,700416) 	: 9x4096 	u:9
INFO:ip - 428: (9,704512) 	: 9x4096 	u:9
INFO:ip - 429: (9,708608) 	: 9x4096 	u:9
INFO:ip - 430: (9,712704) 	: 9x4096 	u:9
INFO:ip - 431: (9,716800) 	: 9x4096 	u:9
INFO:ip - 432: (9,720896) 	: 9x4096 	u:9
INFO:ip - 433: (9,724992) 	: 9x4096 	u:9
INFO:ip - 434: (9,729088) 	: 9x4096 	u:9
INFO:ip - 435: (9,733184) 	: 9x4096 	u:9
INFO:ip - 436: (9,737280) 	: 9x4096 	u:9
INFO:ip - 437: (9,741376) 	: 9x4096 	u:9
INFO:ip - 438: (9,745472) 	: 9x4096 	u:9
INFO:ip - 439: (9,749568) 	: 9x4096 	u:9
INFO:ip - 440: (9,753664) 	: 9x4096 	u:9
INFO:ip - 441: (9,757760) 	: 9x4096 	u:9
INFO:ip - 442: (9,761856) 	: 9x4096 	u:9
INFO:ip - 443: (9,765952) 	: 9x4096 	u:9
INFO:ip - 444: (9,770048) 	: 9x4096 	u:9
INFO:ip - 445: (9,774144) 	: 9x4096 	u:9
INFO:ip - 446: (9,778240) 	: 9x4096 	u:9
INFO:ip - 447: (9,782336) 	: 9x4096 	u:9
INFO:ip - 448: (9,786432) 	: 9x4096 	u:9
INFO:ip - 449: (9,790528) 	: 9x4096 	u:9
INFO:ip - 450: (9,794624) 	: 9x4096 	u:9
INFO:ip - 451: (9,798720) 	: 9x4096 	u:9
INFO:ip - 452: (9,802816) 	: 9x4096 	u:9
INFO:ip - 453: (9,806912) 	: 9x4096 	u:9
INFO:ip - 454: (9,811008) 	: 9x4096 	u:9
INFO:ip - 455: (9,815104) 	: 9x4096 	u:9
INFO:ip - 456: (9,819200) 	: 9x4096 	u:9
INFO:ip - 457: (9,823296) 	: 9x4096 	u:9
INFO:ip - 458: (9,827392) 	: 9x4096 	u:9
INFO:ip - 459: (9,831488) 	: 9x4096 	u:9
INFO:ip - 460: (9,835584) 	: 9x4096 	u:9
INFO:ip - 461: (9,839680) 	: 9x4096 	u:9
INFO:ip - 462: (9,843776) 	: 9x4096 	u:9
INFO:ip - 463: (9,847872) 	: 9x4096 	u:9
INFO:ip - 464: (9,851968) 	: 9x4096 	u:9
INFO:ip - 465: (9,856064) 	: 9x4096 	u:9
INFO:ip - 466: (9,860160) 	: 9x4096 	u:9
INFO:ip - 467: (9,864256) 	: 9x4096 	u:9
INFO:ip - 468: (9,868352) 	: 9x4096 	u:9
INFO:ip - 469: (9,872448) 	: 9x4096 	u:9
INFO:ip - 470: (9,876544) 	: 9x4096 	u:9
INFO:ip - 471: (9,880640) 	: 9x4096 	u:9
INFO:ip - 472: (9,884736) 	: 9x4096 	u:9
INFO:ip - 473: (9,888832) 	: 9x4096 	u:9
INFO:ip - 474: (9,892928) 	: 9x4096 	u:9
INFO:ip - 475: (9,897024) 	: 9x4096 	u:9
INFO:ip - 476: (9,901120) 	: 9x4096 	u:9
INFO:ip - 477: (9,905216) 	: 9x4096 	u:9
INFO:ip - 478: (9,909312) 	: 9x4096 	u:9
INFO:ip - 479: (9,913408) 	: 9x4096 	u:9
INFO:ip - 480: (9,917504) 	: 9x4096 	u:9
INFO:ip - 481: (9,921600) 	: 9x4096 	u:9
INFO:ip - 482: (9,925696) 	: 9x4096 	u:9
INFO:ip - 483: (9,929792) 	: 9x4096 	u:9
INFO:ip - 484: (9,933888) 	: 9x4096 	u:9
INFO:ip - 485: (9,937984) 	: 9x4096 	u:9
INFO:ip - 486: (9,942080) 	: 9x4096 	u:9
INFO:ip - 487: (9,946176) 	: 9x4096 	u:9
INFO:ip - 488: (9,950272) 	: 9x4096 	u:9
INFO:ip - 489: (9,954368) 	: 9x4096 	u:9
INFO:ip - 490: (9,958464) 	: 9x4096 	u:9
INFO:ip - 491: (9,962560) 	: 9x4096 	u:9
INFO:ip - 492: (9,966656) 	: 9x4096 	u:9
INFO:ip - 493: (9,970752) 	: 9x4096 	u:9
INFO:ip - 494: (9,974848) 	: 9x4096 	u:9
INFO:ip - 495: (9,978944) 	: 9x4096 	u:9
INFO:ip - 496: (9,983040) 	: 9x4096 	u:9
INFO:ip - 497: (9,987136) 	: 9x4096 	u:9
INFO:ip - 498: (9,991232) 	: 9x4096 	u:9
INFO:ip - 499: (9,995328) 	: 9x4096 	u:9
INFO:ip - 500: (9,999424) 	: 9x4096 	u:9
INFO:ip - 501: (9,1003520) 	: 9x4096 	u:9
INFO:ip - 502: (9,1007616) 	: 9x4096 	u:9
INFO:ip - 503: (9,1011712) 	: 9x4096 	u:9
INFO:ip - 504: (9,1015808) 	: 9x4096 	u:9
INFO:ip - 505: (9,1019904) 	: 9x4096 	u:9
INFO:ip - 506: (9,1024000) 	: 9x4096 	u:9
INFO:ip - 507: (9,1028096) 	: 9x4096 	u:9
INFO:ip - 508: (9,1032192) 	: 9x4096 	u:9
INFO:ip - 509: (9,1036288) 	: 9x4096 	u:9
INFO:ip - 510: (9,1040384) 	: 9x4096 	u:9
INFO:ip - 511: (9,1044480) 	: 9x4096 	u:9

Elaborating entity <blk_mem_input_block> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_generic_cstr> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <bindec> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.
WARNING:HDLCompiler:746 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd" Line 978: Range is empty (null range)
WARNING:HDLCompiler:220 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd" Line 978: Assignment ignored
WARNING:HDLCompiler:746 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd" Line 979: Range is empty (null range)
WARNING:HDLCompiler:220 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd" Line 979: Assignment ignored

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.
WARNING:HDLCompiler:634 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd" Line 513: Net <doutb_i[8]> does not have a driver.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

Elaborating entity <blk_mem_gen_mux> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.
WARNING:HDLCompiler:321 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_mux.vhd" Line 428: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_mux.vhd" Line 459: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_mux.vhd" Line 470: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:634 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" Line 447: Net <sbiterr_array[511]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" Line 448: Net <dbiterr_array[511]> does not have a driver.

Elaborating entity <blk_mem_output_block> (architecture <xilinx>) with generics from library <blk_mem_gen_v7_3>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <GRAM>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/GRAM.vhd".
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/GRAM.vhd" line 153: Output port <doutb> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/GRAM.vhd" line 153: Output port <rdaddrecc> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/GRAM.vhd" line 153: Output port <s_axi_bid> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/GRAM.vhd" line 153: Output port <s_axi_bresp> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/GRAM.vhd" line 153: Output port <s_axi_rid> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/GRAM.vhd" line 153: Output port <s_axi_rdata> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/GRAM.vhd" line 153: Output port <s_axi_rresp> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/GRAM.vhd" line 153: Output port <s_axi_rdaddrecc> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/GRAM.vhd" line 153: Output port <sbiterr> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/GRAM.vhd" line 153: Output port <dbiterr> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/GRAM.vhd" line 153: Output port <s_axi_awready> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/GRAM.vhd" line 153: Output port <s_axi_wready> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/GRAM.vhd" line 153: Output port <s_axi_bvalid> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/GRAM.vhd" line 153: Output port <s_axi_arready> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/GRAM.vhd" line 153: Output port <s_axi_rlast> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/GRAM.vhd" line 153: Output port <s_axi_rvalid> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/GRAM.vhd" line 153: Output port <s_axi_sbiterr> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/GRAM.vhd" line 153: Output port <s_axi_dbiterr> of the instance <U0> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <GRAM> synthesized.

Synthesizing Unit <blk_mem_gen_v7_3>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_v7_3.vhd".
        c_family = "virtex7"
        c_xdevicefamily = "virtex7"
        c_elaboration_dir = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        c_interface_type = 0
        c_axi_type = 1
        c_axi_slave_type = 0
        c_use_bram_block = 0
        c_enable_32bit_address = 0
        c_has_axi_id = 0
        c_axi_id_width = 4
        c_mem_type = 0
        c_byte_size = 9
        c_algorithm = 1
        c_prim_type = 1
        c_load_init_file = 0
        c_init_file_name = "no_coe_file_loaded"
        c_init_file = "BlankString"
        c_use_default_data = 0
        c_default_data = "0"
        c_rst_type = "SYNC"
        c_has_rsta = 0
        c_rst_priority_a = "CE"
        c_rstram_a = 0
        c_inita_val = "0"
        c_has_ena = 1
        c_has_regcea = 0
        c_use_byte_wea = 0
        c_wea_width = 1
        c_write_mode_a = "WRITE_FIRST"
        c_write_width_a = 18
        c_read_width_a = 18
        c_write_depth_a = 1048576
        c_read_depth_a = 1048576
        c_addra_width = 20
        c_has_rstb = 0
        c_rst_priority_b = "CE"
        c_rstram_b = 0
        c_initb_val = "0"
        c_has_enb = 0
        c_has_regceb = 0
        c_use_byte_web = 0
        c_web_width = 1
        c_write_mode_b = "WRITE_FIRST"
        c_write_width_b = 18
        c_read_width_b = 18
        c_write_depth_b = 1048576
        c_read_depth_b = 1048576
        c_addrb_width = 20
        c_has_mem_output_regs_a = 0
        c_has_mem_output_regs_b = 0
        c_has_mux_output_regs_a = 0
        c_has_mux_output_regs_b = 0
        c_mux_pipeline_stages = 0
        c_has_softecc_input_regs_a = 0
        c_has_softecc_output_regs_b = 0
        c_use_softecc = 0
        c_use_ecc = 0
        c_has_injecterr = 0
        c_sim_collision_check = "ALL"
        c_common_clk = 0
        c_disable_warn_bhv_coll = 0
        c_disable_warn_bhv_range = 0
    Summary:
	no macro.
Unit <blk_mem_gen_v7_3> synthesized.

Synthesizing Unit <blk_mem_gen_v7_3_xst>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_v7_3_xst.vhd".
        C_FAMILY = "virtex7"
        C_XDEVICEFAMILY = "virtex7"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_INTERFACE_TYPE = 0
        C_AXI_TYPE = 1
        C_AXI_SLAVE_TYPE = 0
        C_HAS_AXI_ID = 0
        C_AXI_ID_WIDTH = 4
        C_USE_BRAM_BLOCK = 0
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_ALGORITHM = 1
        C_PRIM_TYPE = 1
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_INIT_FILE = "BlankString"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "0"
        C_HAS_ENA = 1
        C_HAS_REGCEA = 0
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 18
        C_READ_WIDTH_A = 18
        C_WRITE_DEPTH_A = 1048576
        C_READ_DEPTH_A = 1048576
        C_ADDRA_WIDTH = 20
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "0"
        C_HAS_ENB = 0
        C_HAS_REGCEB = 0
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 18
        C_READ_WIDTH_B = 18
        C_WRITE_DEPTH_B = 1048576
        C_READ_DEPTH_B = 1048576
        C_ADDRB_WIDTH = 20
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_MUX_PIPELINE_STAGES = 0
        C_HAS_SOFTECC_INPUT_REGS_A = 0
        C_HAS_SOFTECC_OUTPUT_REGS_B = 0
        C_USE_ECC = 0
        C_USE_SOFTECC = 0
        C_HAS_INJECTERR = 0
        C_SIM_COLLISION_CHECK = "ALL"
        C_COMMON_CLK = 0
        C_DISABLE_WARN_BHV_COLL = 0
        C_DISABLE_WARN_BHV_RANGE = 0
WARNING:Xst:647 - Input <S_AXI_AWID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWADDR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWLEN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWSIZE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWBURST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WSTRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARADDR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARLEN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARSIZE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARBURST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AClk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_ARESETN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_BREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_RREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'S_AXI_BID', unconnected in block 'blk_mem_gen_v7_3_xst', is tied to its initial value (0000).
WARNING:Xst:653 - Signal <S_AXI_BRESP> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:2935 - Signal 'S_AXI_RID', unconnected in block 'blk_mem_gen_v7_3_xst', is tied to its initial value (0000).
WARNING:Xst:653 - Signal <S_AXI_RDATA> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <S_AXI_RRESP> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <S_AXI_RDADDRECC> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <S_AXI_AWREADY> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <S_AXI_WREADY> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <S_AXI_BVALID> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <S_AXI_ARREADY> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <S_AXI_RLAST> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <S_AXI_RVALID> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <S_AXI_SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <S_AXI_DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_v7_3_xst> synthesized.

Synthesizing Unit <blk_mem_gen_top>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_top.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_ALGORITHM = 1
        C_PRIM_TYPE = 1
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "0"
        C_HAS_ENA = 1
        C_HAS_REGCEA = 0
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 18
        C_READ_WIDTH_A = 18
        C_WRITE_DEPTH_A = 1048576
        C_READ_DEPTH_A = 1048576
        C_ADDRA_WIDTH = 20
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "0"
        C_HAS_ENB = 0
        C_HAS_REGCEB = 0
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 18
        C_READ_WIDTH_B = 18
        C_WRITE_DEPTH_B = 1048576
        C_READ_DEPTH_B = 1048576
        C_ADDRB_WIDTH = 20
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_MUX_PIPELINE_STAGES = 0
        C_HAS_SOFTECC_INPUT_REGS_A = 0
        C_HAS_SOFTECC_OUTPUT_REGS_B = 0
        C_USE_SOFTECC = 0
        C_USE_ECC = 0
        C_HAS_INJECTERR = 0
        C_SIM_COLLISION_CHECK = "ALL"
        C_COMMON_CLK = 0
        C_DISABLE_WARN_BHV_COLL = 0
        C_DISABLE_WARN_BHV_RANGE = 0
    Summary:
	no macro.
Unit <blk_mem_gen_top> synthesized.

Synthesizing Unit <blk_mem_input_block>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_input_block.vhd".
        C_FAMILY = "virtex6"
        C_MEM_TYPE = 0
        C_HAS_RSTA = 0
        C_RSTA_WIDTH = 1
        C_HAS_ENA = 1
        C_HAS_REGCEA = 0
        C_REGCEA_WIDTH = 1
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WEA_I_WIDTH = 2
        C_WRITE_WIDTH_A = 18
        C_WRITE_WIDTH_A_CORE = 18
        C_ADDRA_WIDTH = 20
        C_ADDRA_WIDTH_CORE = 20
        C_HAS_RSTB = 0
        C_RSTB_WIDTH = 1
        C_HAS_ENB = 0
        C_HAS_REGCEB = 0
        C_REGCEB_WIDTH = 1
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WEB_I_WIDTH = 2
        C_WRITE_WIDTH_B = 18
        C_WRITE_WIDTH_B_CORE = 18
        C_ADDRB_WIDTH = 20
        C_ADDRB_WIDTH_CORE = 20
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_MUX_PIPELINE_STAGES_A = 0
        C_MUX_PIPELINE_STAGES_B = 0
        C_HAS_SOFTECC_INPUT_REGS_A = 0
        C_USE_ECC = 0
        C_USE_SOFTECC = 0
        C_HAS_INJECTERR = 0
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RSTA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RSTB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <INJECTDBITERR_I> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <INJECTSBITERR_I> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_input_block> synthesized.

Synthesizing Unit <blk_mem_gen_generic_cstr>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_TOTAL_PRIMS = 512
        C_DEPTH_RESOLUTION = 4096
        C_START_WIDTH =
(0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0)
        C_START_DEPTH =
(0,4096,8192,12288,16384,20480,24576,28672,32768,36864,40960,45056,49152,53248,57344,61440,65536,69632,73728,77824,81920,86016,90112,94208,98304,102400,106496,110592,114688,118784,122880,126976,131072,135168,139264,143360,147456,151552,155648,159744,163840,167936,172032,176128,180224,184320,188416,192512,196608,200704,204800,208896,212992,217088,221184,225280,229376,233472,237568,241664,245760,249856,253952,258048,262144,266240,270336,274432,278528,282624,286720,290816,294912,299008,303104,307200,311296,315392,319488,323584,327680,331776,335872,339968,344064,348160,352256,356352,360448,364544,368640,372736,376832,380928,385024,389120,393216,397312,401408,405504,409600,413696,417792,421888,425984,430080,434176,438272,442368,446464,450560,454656,458752,462848,466944,471040,475136,479232,483328,487424,491520,495616,499712,503808,507904,512000,516096,520192,524288,528384,532480,536576,540672,544768,548864,552960,557056,561152,565248,569344,573440,577536,581632,585728,589824,593920,598016,602112,606208,610304,6144
00,618496,622592,626688,630784,634880,638976,643072,647168,651264,655360,659456,663552,667648,671744,675840,679936,684032,688128,692224,696320,700416,704512,708608,712704,716800,720896,724992,729088,733184,737280,741376,745472,749568,753664,757760,761856,765952,770048,774144,778240,782336,786432,790528,794624,798720,802816,806912,811008,815104,819200,823296,827392,831488,835584,839680,843776,847872,851968,856064,860160,864256,868352,872448,876544,880640,884736,888832,892928,897024,901120,905216,909312,913408,917504,921600,925696,929792,933888,937984,942080,946176,950272,954368,958464,962560,966656,970752,974848,978944,983040,987136,991232,995328,999424,1003520,1007616,1011712,1015808,1019904,1024000,1028096,1032192,1036288,1040384,1044480,0,4096,8192,12288,16384,20480,24576,28672,32768,36864,40960,45056,49152,53248,57344,61440,65536,69632,73728,77824,81920,86016,90112,94208,98304,102400,106496,110592,114688,118784,122880,126976,131072,135168,139264,143360,147456,151552,155648,159744,163840,167936,172032,17612
8,180224,184320,188416,192512,196608,200704,204800,208896,212992,217088,221184,225280,229376,233472,237568,241664,245760,249856,253952,258048,262144,266240,270336,274432,278528,282624,286720,290816,294912,299008,303104,307200,311296,315392,319488,323584,327680,331776,335872,339968,344064,348160,352256,356352,360448,364544,368640,372736,376832,380928,385024,389120,393216,397312,401408,405504,409600,413696,417792,421888,425984,430080,434176,438272,442368,446464,450560,454656,458752,462848,466944,471040,475136,479232,483328,487424,491520,495616,499712,503808,507904,512000,516096,520192,524288,528384,532480,536576,540672,544768,548864,552960,557056,561152,565248,569344,573440,577536,581632,585728,589824,593920,598016,602112,606208,610304,614400,618496,622592,626688,630784,634880,638976,643072,647168,651264,655360,659456,663552,667648,671744,675840,679936,684032,688128,692224,696320,700416,704512,708608,712704,716800,720896,724992,729088,733184,737280,741376,745472,749568,753664,757760,761856,765952,770048,774144,
778240,782336,786432,790528,794624,798720,802816,806912,811008,815104,819200,823296,827392,831488,835584,839680,843776,847872,851968,856064,860160,864256,868352,872448,876544,880640,884736,888832,892928,897024,901120,905216,909312,913408,917504,921600,925696,929792,933888,937984,942080,946176,950272,954368,958464,962560,966656,970752,974848,978944,983040,987136,991232,995328,999424,1003520,1007616,1011712,1015808,1019904,1024000,1028096,1032192,1036288,1040384,1044480,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0)
        C_PRIM_WIDTH =
(9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0)
        C_PRIM_DEPTH =
(4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,409
6,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,40
96,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,4096,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0)
        C_USED_WIDTH =
(9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0)
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RSTA_WIDTH = 1
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "0"
        C_HAS_REGCEA = 0
        C_REGCEA_WIDTH = 1
        C_USE_BYTE_WEA = 0
        C_WE_WIDTH_A = 2
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 18
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 18
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 20
        C_HAS_RSTB = 0
        C_RSTB_WIDTH = 1
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "0"
        C_HAS_REGCEB = 0
        C_REGCEB_WIDTH = 1
        C_USE_BYTE_WEB = 0
        C_WE_WIDTH_B = 2
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 18
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 18
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 20
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_MUX_PIPELINE_STAGES_A = 0
        C_MUX_PIPELINE_STAGES_B = 0
        C_USE_SOFTECC = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[0].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[0].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[1].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[1].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[2].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[2].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[3].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[3].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[4].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[4].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[5].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[5].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[6].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[6].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[7].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[7].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[8].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[8].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[9].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[9].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[10].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[10].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[11].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[11].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[12].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[12].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[13].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[13].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[14].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[14].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[15].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[15].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[16].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[16].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[17].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[17].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[18].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[18].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[19].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[19].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[20].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[20].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[21].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[21].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[22].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[22].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[23].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[23].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[24].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[24].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[25].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[25].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[26].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[26].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[27].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[27].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[28].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[28].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[29].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[29].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[30].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[30].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[31].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[31].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[32].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[32].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[33].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[33].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[34].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[34].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[35].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[35].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[36].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[36].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[37].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[37].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[38].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[38].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[39].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[39].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[40].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[40].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[41].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[41].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[42].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[42].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[43].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[43].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[44].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[44].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[45].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[45].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[46].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[46].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[47].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[47].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[48].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[48].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[49].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[49].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[50].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[50].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[51].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[51].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[52].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[52].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[53].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[53].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[54].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[54].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[55].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[55].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[56].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[56].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[57].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[57].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[58].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[58].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[59].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[59].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[60].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[60].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[61].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[61].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[62].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[62].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[63].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[63].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[64].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[64].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[65].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[65].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[66].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[66].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[67].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[67].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[68].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[68].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[69].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[69].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[70].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[70].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[71].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[71].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[72].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[72].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[73].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[73].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[74].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[74].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[75].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[75].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[76].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[76].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[77].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[77].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[78].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[78].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[79].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[79].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[80].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[80].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[81].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[81].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[82].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[82].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[83].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[83].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[84].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[84].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[85].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[85].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[86].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[86].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[87].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[87].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[88].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[88].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[89].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[89].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[90].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[90].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[91].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[91].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[92].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[92].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[93].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[93].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[94].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[94].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[95].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[95].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[96].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[96].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[97].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[97].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[98].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[98].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[99].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[99].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[100].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[100].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[101].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[101].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[102].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[102].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[103].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[103].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[104].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[104].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[105].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[105].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[106].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[106].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[107].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[107].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[108].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[108].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[109].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[109].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[110].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[110].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[111].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[111].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[112].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[112].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[113].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[113].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[114].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[114].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[115].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[115].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[116].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[116].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[117].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[117].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[118].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[118].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[119].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[119].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[120].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[120].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[121].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[121].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[122].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[122].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[123].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[123].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[124].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[124].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[125].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[125].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[126].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[126].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[127].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[127].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[128].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[128].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[129].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[129].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[130].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[130].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[131].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[131].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[132].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[132].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[133].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[133].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[134].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[134].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[135].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[135].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[136].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[136].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[137].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[137].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[138].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[138].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[139].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[139].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[140].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[140].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[141].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[141].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[142].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[142].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[143].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[143].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[144].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[144].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[145].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[145].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[146].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[146].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[147].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[147].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[148].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[148].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[149].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[149].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[150].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[150].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[151].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[151].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[152].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[152].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[153].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[153].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[154].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[154].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[155].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[155].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[156].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[156].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[157].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[157].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[158].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[158].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[159].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[159].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[160].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[160].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[161].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[161].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[162].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[162].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[163].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[163].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[164].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[164].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[165].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[165].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[166].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[166].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[167].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[167].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[168].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[168].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[169].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[169].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[170].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[170].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[171].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[171].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[172].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[172].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[173].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[173].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[174].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[174].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[175].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[175].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[176].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[176].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[177].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[177].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[178].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[178].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[179].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[179].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[180].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[180].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[181].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[181].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[182].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[182].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[183].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[183].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[184].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[184].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[185].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[185].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[186].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[186].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[187].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[187].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[188].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[188].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[189].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[189].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[190].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[190].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[191].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[191].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[192].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[192].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[193].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[193].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[194].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[194].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[195].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[195].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[196].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[196].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[197].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[197].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[198].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[198].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[199].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[199].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[200].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[200].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[201].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[201].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[202].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[202].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[203].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[203].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[204].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[204].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[205].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[205].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[206].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[206].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[207].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[207].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[208].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[208].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[209].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[209].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[210].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[210].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[211].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[211].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[212].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[212].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[213].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[213].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[214].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[214].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[215].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[215].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[216].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[216].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[217].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[217].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[218].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[218].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[219].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[219].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[220].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[220].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[221].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[221].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[222].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[222].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[223].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[223].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[224].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[224].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[225].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[225].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[226].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[226].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[227].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[227].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[228].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[228].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[229].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[229].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[230].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[230].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[231].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[231].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[232].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[232].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[233].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[233].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[234].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[234].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[235].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[235].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[236].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[236].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[237].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[237].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[238].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[238].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[239].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[239].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[240].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[240].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[241].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[241].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[242].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[242].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[243].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[243].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[244].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[244].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[245].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[245].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[246].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[246].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[247].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[247].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[248].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[248].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[249].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[249].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[250].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[250].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[251].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[251].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[252].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[252].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[253].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[253].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[254].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[254].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[255].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[255].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[256].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[256].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[257].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[257].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[258].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[258].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[259].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[259].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[260].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[260].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[261].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[261].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[262].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[262].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[263].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[263].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[264].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[264].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[265].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[265].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[266].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[266].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[267].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[267].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[268].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[268].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[269].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[269].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[270].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[270].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[271].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[271].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[272].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[272].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[273].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[273].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[274].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[274].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[275].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[275].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[276].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[276].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[277].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[277].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[278].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[278].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[279].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[279].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[280].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[280].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[281].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[281].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[282].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[282].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[283].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[283].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[284].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[284].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[285].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[285].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[286].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[286].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[287].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[287].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[288].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[288].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[289].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[289].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[290].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[290].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[291].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[291].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[292].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[292].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[293].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[293].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[294].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[294].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[295].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[295].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[296].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[296].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[297].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[297].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[298].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[298].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[299].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[299].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[300].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[300].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[301].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[301].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[302].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[302].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[303].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[303].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[304].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[304].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[305].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[305].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[306].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[306].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[307].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[307].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[308].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[308].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[309].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[309].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[310].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[310].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[311].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[311].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[312].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[312].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[313].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[313].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[314].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[314].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[315].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[315].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[316].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[316].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[317].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[317].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[318].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[318].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[319].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[319].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[320].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[320].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[321].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[321].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[322].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[322].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[323].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[323].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[324].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[324].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[325].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[325].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[326].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[326].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[327].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[327].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[328].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[328].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[329].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[329].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[330].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[330].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[331].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[331].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[332].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[332].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[333].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[333].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[334].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[334].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[335].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[335].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[336].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[336].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[337].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[337].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[338].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[338].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[339].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[339].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[340].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[340].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[341].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[341].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[342].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[342].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[343].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[343].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[344].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[344].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[345].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[345].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[346].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[346].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[347].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[347].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[348].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[348].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[349].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[349].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[350].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[350].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[351].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[351].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[352].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[352].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[353].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[353].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[354].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[354].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[355].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[355].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[356].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[356].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[357].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[357].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[358].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[358].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[359].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[359].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[360].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[360].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[361].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[361].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[362].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[362].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[363].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[363].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[364].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[364].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[365].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[365].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[366].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[366].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[367].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[367].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[368].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[368].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[369].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[369].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[370].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[370].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[371].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[371].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[372].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[372].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[373].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[373].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[374].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[374].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[375].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[375].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[376].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[376].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[377].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[377].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[378].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[378].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[379].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[379].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[380].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[380].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[381].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[381].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[382].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[382].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[383].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[383].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[384].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[384].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[385].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[385].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[386].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[386].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[387].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[387].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[388].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[388].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[389].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[389].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[390].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[390].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[391].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[391].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[392].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[392].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[393].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[393].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[394].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[394].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[395].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[395].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[396].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[396].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[397].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[397].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[398].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[398].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[399].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[399].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[400].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[400].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[401].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[401].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[402].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[402].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[403].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[403].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[404].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[404].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[405].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[405].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[406].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[406].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[407].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[407].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[408].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[408].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[409].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[409].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[410].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[410].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[411].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[411].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[412].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[412].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[413].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[413].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[414].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[414].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[415].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[415].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[416].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[416].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[417].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[417].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[418].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[418].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[419].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[419].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[420].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[420].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[421].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[421].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[422].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[422].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[423].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[423].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[424].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[424].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[425].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[425].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[426].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[426].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[427].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[427].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[428].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[428].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[429].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[429].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[430].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[430].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[431].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[431].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[432].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[432].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[433].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[433].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[434].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[434].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[435].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[435].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[436].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[436].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[437].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[437].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[438].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[438].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[439].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[439].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[440].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[440].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[441].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[441].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[442].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[442].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[443].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[443].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[444].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[444].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[445].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[445].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[446].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[446].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[447].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[447].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[448].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[448].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[449].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[449].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[450].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[450].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[451].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[451].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[452].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[452].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[453].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[453].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[454].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[454].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[455].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[455].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[456].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[456].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[457].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[457].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[458].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[458].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[459].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[459].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[460].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[460].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[461].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[461].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[462].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[462].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[463].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[463].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[464].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[464].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[465].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[465].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[466].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[466].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[467].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[467].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[468].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[468].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[469].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[469].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[470].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[470].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[471].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[471].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[472].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[472].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[473].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[473].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[474].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[474].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[475].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[475].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[476].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[476].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[477].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[477].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[478].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[478].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[479].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[479].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[480].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[480].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[481].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[481].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[482].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[482].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[483].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[483].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[484].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[484].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[485].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[485].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[486].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[486].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[487].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[487].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[488].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[488].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[489].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[489].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[490].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[490].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[491].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[491].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[492].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[492].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[493].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[493].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[494].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[494].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[495].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[495].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[496].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[496].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[497].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[497].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[498].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[498].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[499].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[499].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[500].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[500].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[501].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[501].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[502].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[502].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[503].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[503].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[504].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[504].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[505].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[505].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[506].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[506].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[507].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[507].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[508].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[508].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[509].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[509].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[510].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[510].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[511].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[511].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1606: Output port <RDADDRECC> of the instance <has_mux_a.A> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1606: Output port <SBITERR> of the instance <has_mux_a.A> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1606: Output port <DBITERR> of the instance <has_mux_a.A> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1750: Output port <RDADDRECC> of the instance <has_mux_b.B> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1750: Output port <SBITERR> of the instance <has_mux_b.B> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_generic_cstr.vhd" line 1750: Output port <DBITERR> of the instance <has_mux_b.B> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <RDADDRECC> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:2935 - Signal 'sbiterr_array', unconnected in block 'blk_mem_gen_generic_cstr', is tied to its initial value (00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'dbiterr_array', unconnected in block 'blk_mem_gen_generic_cstr', is tied to its initial value (00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_generic_cstr> synthesized.

Synthesizing Unit <bindec>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_bindec.vhd".
        C_NUM_PRIM_DEPTH = 256
        C_SEL_WIDTH = 8
    Summary:
	inferred 256 Multiplexer(s).
Unit <bindec> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_1>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 0
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_1> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_1>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 0
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_1', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_1> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_2>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 4096
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_2> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_2>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 4096
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_2', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_2> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_3>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 8192
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_3> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_3>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 8192
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_3', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_3> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_4>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 12288
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_4> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_4>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 12288
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_4', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_4> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_5>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 16384
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_5> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_5>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 16384
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_5', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_5> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_6>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 20480
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_6> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_6>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 20480
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_6', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_6> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_7>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 24576
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_7> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_7>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 24576
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_7', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_7> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_8>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 28672
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_8> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_8>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 28672
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_8', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_8> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_9>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 32768
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_9> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_9>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 32768
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_9', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_9> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_10>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 36864
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_10> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_10>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 36864
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_10', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_10> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_11>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 40960
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_11> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_11>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 40960
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_11', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_11> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_12>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 45056
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_12> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_12>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 45056
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_12', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_12> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_13>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 49152
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_13> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_13>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 49152
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_13', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_13> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_14>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 53248
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_14> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_14>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 53248
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_14', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_14> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_15>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 57344
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_15> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_15>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 57344
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_15', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_15> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_16>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 61440
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_16> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_16>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 61440
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_16', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_16> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_17>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 65536
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_17> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_17>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 65536
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_17', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_17> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_18>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 69632
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_18> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_18>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 69632
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_18', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_18> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_19>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 73728
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_19> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_19>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 73728
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_19', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_19> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_20>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 77824
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_20> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_20>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 77824
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_20', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_20> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_21>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 81920
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_21> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_21>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 81920
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_21', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_21> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_22>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 86016
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_22> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_22>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 86016
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_22', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_22> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_23>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 90112
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_23> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_23>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 90112
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_23', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_23> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_24>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 94208
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_24> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_24>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 94208
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_24', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_24> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_25>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 98304
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_25> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_25>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 98304
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_25', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_25> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_26>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 102400
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_26> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_26>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 102400
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_26', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_26> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_27>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 106496
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_27> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_27>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 106496
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_27', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_27> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_28>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 110592
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_28> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_28>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 110592
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_28', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_28> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_29>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 114688
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_29> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_29>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 114688
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_29', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_29> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_30>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 118784
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_30> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_30>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 118784
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_30', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_30> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_31>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 122880
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_31> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_31>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 122880
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_31', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_31> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_32>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 126976
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_32> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_32>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 126976
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_32', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_32> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_33>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 131072
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_33> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_33>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 131072
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_33', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_33> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_34>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 135168
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_34> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_34>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 135168
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_34', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_34> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_35>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 139264
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_35> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_35>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 139264
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_35', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_35> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_36>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 143360
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_36> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_36>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 143360
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_36', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_36> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_37>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 147456
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_37> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_37>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 147456
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_37', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_37> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_38>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 151552
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_38> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_38>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 151552
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_38', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_38> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_39>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 155648
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_39> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_39>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 155648
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_39', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_39> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_40>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 159744
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_40> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_40>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 159744
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_40', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_40> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_41>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 163840
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_41> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_41>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 163840
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_41', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_41> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_42>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 167936
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_42> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_42>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 167936
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_42', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_42> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_43>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 172032
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_43> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_43>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 172032
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_43', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_43> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_44>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 176128
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_44> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_44>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 176128
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_44', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_44> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_45>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 180224
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_45> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_45>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 180224
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_45', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_45> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_46>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 184320
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_46> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_46>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 184320
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_46', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_46> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_47>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 188416
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_47> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_47>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 188416
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_47', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_47> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_48>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 192512
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_48> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_48>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 192512
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_48', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_48> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_49>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 196608
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_49> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_49>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 196608
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_49', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_49> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_50>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 200704
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_50> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_50>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 200704
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_50', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_50> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_51>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 204800
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_51> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_51>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 204800
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_51', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_51> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_52>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 208896
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_52> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_52>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 208896
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_52', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_52> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_53>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 212992
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_53> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_53>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 212992
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_53', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_53> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_54>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 217088
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_54> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_54>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 217088
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_54', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_54> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_55>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 221184
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_55> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_55>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 221184
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_55', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_55> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_56>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 225280
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_56> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_56>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 225280
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_56', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_56> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_57>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 229376
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_57> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_57>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 229376
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_57', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_57> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_58>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 233472
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_58> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_58>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 233472
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_58', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_58> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_59>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 237568
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_59> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_59>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 237568
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_59', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_59> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_60>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 241664
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_60> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_60>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 241664
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_60', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_60> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_61>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 245760
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_61> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_61>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 245760
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_61', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_61> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_62>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 249856
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_62> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_62>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 249856
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_62', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_62> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_63>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 253952
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_63> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_63>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 253952
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_63', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_63> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_64>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 258048
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_64> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_64>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 258048
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_64', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_64> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_65>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 262144
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_65> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_65>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 262144
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_65', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_65> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_66>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 266240
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_66> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_66>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 266240
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_66', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_66> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_67>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 270336
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_67> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_67>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 270336
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_67', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_67> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_68>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 274432
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_68> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_68>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 274432
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_68', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_68> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_69>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 278528
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_69> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_69>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 278528
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_69', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_69> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_70>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 282624
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_70> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_70>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 282624
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_70', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_70> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_71>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 286720
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_71> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_71>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 286720
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_71', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_71> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_72>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 290816
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_72> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_72>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 290816
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_72', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_72> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_73>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 294912
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_73> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_73>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 294912
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_73', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_73> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_74>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 299008
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_74> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_74>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 299008
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_74', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_74> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_75>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 303104
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_75> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_75>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 303104
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_75', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_75> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_76>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 307200
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_76> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_76>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 307200
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_76', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_76> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_77>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 311296
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_77> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_77>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 311296
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_77', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_77> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_78>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 315392
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_78> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_78>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 315392
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_78', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_78> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_79>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 319488
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_79> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_79>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 319488
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_79', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_79> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_80>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 323584
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_80> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_80>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 323584
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_80', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_80> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_81>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 327680
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_81> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_81>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 327680
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_81', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_81> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_82>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 331776
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_82> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_82>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 331776
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_82', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_82> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_83>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 335872
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_83> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_83>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 335872
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_83', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_83> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_84>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 339968
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_84> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_84>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 339968
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_84', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_84> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_85>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 344064
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_85> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_85>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 344064
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_85', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_85> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_86>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 348160
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_86> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_86>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 348160
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_86', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_86> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_87>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 352256
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_87> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_87>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 352256
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_87', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_87> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_88>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 356352
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_88> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_88>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 356352
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_88', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_88> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_89>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 360448
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_89> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_89>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 360448
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_89', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_89> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_90>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 364544
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_90> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_90>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 364544
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_90', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_90> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_91>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 368640
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_91> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_91>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 368640
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_91', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_91> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_92>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 372736
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_92> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_92>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 372736
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_92', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_92> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_93>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 376832
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_93> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_93>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 376832
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_93', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_93> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_94>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 380928
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_94> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_94>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 380928
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_94', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_94> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_95>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 385024
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_95> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_95>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 385024
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_95', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_95> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_96>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 389120
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_96> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_96>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 389120
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_96', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_96> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_97>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 393216
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_97> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_97>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 393216
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_97', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_97> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_98>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 397312
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_98> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_98>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 397312
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_98', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_98> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_99>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 401408
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_99> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_99>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 401408
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_99', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_99> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_100>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 405504
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_100> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_100>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 405504
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_100', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_100> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_101>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 409600
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_101> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_101>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 409600
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_101', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_101> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_102>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 413696
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_102> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_102>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 413696
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_102', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_102> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_103>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 417792
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_103> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_103>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 417792
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_103', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_103> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_104>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 421888
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_104> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_104>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 421888
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_104', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_104> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_105>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 425984
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_105> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_105>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 425984
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_105', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_105> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_106>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 430080
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_106> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_106>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 430080
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_106', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_106> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_107>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 434176
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_107> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_107>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 434176
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_107', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_107> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_108>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 438272
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_108> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_108>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 438272
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_108', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_108> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_109>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 442368
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_109> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_109>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 442368
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_109', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_109> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_110>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 446464
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_110> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_110>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 446464
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_110', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_110> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_111>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 450560
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_111> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_111>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 450560
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_111', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_111> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_112>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 454656
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_112> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_112>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 454656
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_112', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_112> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_113>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 458752
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_113> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_113>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 458752
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_113', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_113> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_114>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 462848
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_114> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_114>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 462848
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_114', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_114> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_115>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 466944
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_115> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_115>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 466944
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_115', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_115> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_116>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 471040
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_116> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_116>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 471040
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_116', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_116> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_117>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 475136
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_117> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_117>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 475136
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_117', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_117> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_118>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 479232
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_118> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_118>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 479232
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_118', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_118> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_119>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 483328
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_119> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_119>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 483328
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_119', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_119> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_120>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 487424
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_120> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_120>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 487424
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_120', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_120> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_121>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 491520
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_121> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_121>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 491520
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_121', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_121> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_122>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 495616
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_122> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_122>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 495616
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_122', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_122> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_123>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 499712
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_123> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_123>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 499712
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_123', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_123> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_124>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 503808
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_124> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_124>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 503808
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_124', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_124> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_125>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 507904
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_125> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_125>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 507904
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_125', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_125> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_126>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 512000
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_126> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_126>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 512000
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_126', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_126> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_127>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 516096
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_127> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_127>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 516096
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_127', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_127> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_128>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 520192
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_128> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_128>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 520192
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_128', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_128> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_129>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 524288
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_129> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_129>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 524288
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_129', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_129> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_130>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 528384
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_130> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_130>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 528384
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_130', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_130> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_131>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 532480
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_131> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_131>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 532480
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_131', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_131> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_132>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 536576
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_132> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_132>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 536576
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_132', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_132> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_133>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 540672
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_133> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_133>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 540672
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_133', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_133> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_134>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 544768
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_134> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_134>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 544768
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_134', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_134> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_135>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 548864
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_135> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_135>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 548864
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_135', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_135> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_136>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 552960
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_136> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_136>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 552960
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_136', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_136> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_137>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 557056
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_137> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_137>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 557056
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_137', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_137> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_138>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 561152
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_138> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_138>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 561152
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_138', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_138> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_139>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 565248
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_139> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_139>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 565248
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_139', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_139> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_140>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 569344
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_140> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_140>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 569344
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_140', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_140> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_141>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 573440
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_141> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_141>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 573440
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_141', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_141> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_142>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 577536
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_142> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_142>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 577536
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_142', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_142> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_143>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 581632
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_143> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_143>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 581632
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_143', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_143> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_144>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 585728
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_144> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_144>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 585728
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_144', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_144> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_145>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 589824
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_145> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_145>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 589824
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_145', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_145> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_146>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 593920
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_146> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_146>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 593920
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_146', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_146> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_147>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 598016
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_147> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_147>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 598016
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_147', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_147> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_148>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 602112
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_148> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_148>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 602112
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_148', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_148> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_149>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 606208
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_149> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_149>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 606208
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_149', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_149> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_150>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 610304
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_150> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_150>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 610304
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_150', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_150> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_151>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 614400
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_151> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_151>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 614400
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_151', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_151> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_152>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 618496
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_152> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_152>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 618496
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_152', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_152> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_153>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 622592
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_153> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_153>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 622592
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_153', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_153> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_154>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 626688
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_154> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_154>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 626688
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_154', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_154> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_155>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 630784
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_155> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_155>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 630784
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_155', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_155> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_156>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 634880
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_156> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_156>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 634880
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_156', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_156> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_157>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 638976
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_157> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_157>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 638976
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_157', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_157> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_158>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 643072
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_158> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_158>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 643072
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_158', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_158> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_159>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 647168
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_159> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_159>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 647168
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_159', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_159> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_160>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 651264
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_160> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_160>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 651264
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_160', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_160> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_161>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 655360
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_161> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_161>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 655360
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_161', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_161> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_162>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 659456
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_162> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_162>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 659456
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_162', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_162> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_163>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 663552
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_163> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_163>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 663552
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_163', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_163> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_164>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 667648
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_164> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_164>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 667648
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_164', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_164> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_165>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 671744
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_165> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_165>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 671744
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_165', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_165> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_166>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 675840
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_166> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_166>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 675840
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_166', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_166> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_167>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 679936
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_167> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_167>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 679936
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_167', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_167> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_168>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 684032
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_168> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_168>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 684032
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_168', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_168> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_169>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 688128
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_169> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_169>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 688128
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_169', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_169> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_170>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 692224
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_170> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_170>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 692224
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_170', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_170> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_171>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 696320
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_171> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_171>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 696320
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_171', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_171> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_172>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 700416
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_172> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_172>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 700416
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_172', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_172> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_173>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 704512
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_173> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_173>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 704512
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_173', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_173> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_174>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 708608
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_174> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_174>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 708608
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_174', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_174> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_175>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 712704
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_175> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_175>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 712704
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_175', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_175> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_176>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 716800
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_176> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_176>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 716800
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_176', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_176> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_177>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 720896
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_177> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_177>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 720896
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_177', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_177> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_178>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 724992
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_178> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_178>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 724992
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_178', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_178> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_179>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 729088
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_179> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_179>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 729088
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_179', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_179> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_180>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 733184
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_180> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_180>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 733184
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_180', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_180> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_181>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 737280
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_181> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_181>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 737280
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_181', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_181> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_182>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 741376
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_182> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_182>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 741376
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_182', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_182> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_183>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 745472
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_183> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_183>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 745472
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_183', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_183> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_184>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 749568
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_184> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_184>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 749568
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_184', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_184> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_185>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 753664
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_185> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_185>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 753664
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_185', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_185> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_186>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 757760
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_186> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_186>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 757760
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_186', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_186> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_187>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 761856
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_187> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_187>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 761856
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_187', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_187> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_188>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 765952
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_188> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_188>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 765952
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_188', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_188> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_189>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 770048
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_189> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_189>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 770048
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_189', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_189> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_190>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 774144
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_190> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_190>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 774144
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_190', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_190> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_191>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 778240
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_191> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_191>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 778240
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_191', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_191> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_192>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 782336
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_192> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_192>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 782336
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_192', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_192> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_193>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 786432
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_193> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_193>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 786432
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_193', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_193> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_194>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 790528
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_194> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_194>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 790528
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_194', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_194> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_195>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 794624
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_195> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_195>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 794624
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_195', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_195> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_196>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 798720
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_196> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_196>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 798720
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_196', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_196> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_197>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 802816
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_197> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_197>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 802816
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_197', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_197> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_198>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 806912
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_198> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_198>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 806912
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_198', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_198> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_199>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 811008
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_199> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_199>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 811008
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_199', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_199> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_200>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 815104
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_200> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_200>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 815104
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_200', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_200> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_201>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 819200
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_201> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_201>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 819200
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_201', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_201> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_202>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 823296
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_202> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_202>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 823296
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_202', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_202> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_203>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 827392
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_203> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_203>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 827392
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_203', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_203> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_204>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 831488
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_204> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_204>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 831488
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_204', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_204> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_205>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 835584
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_205> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_205>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 835584
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_205', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_205> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_206>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 839680
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_206> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_206>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 839680
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_206', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_206> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_207>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 843776
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_207> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_207>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 843776
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_207', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_207> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_208>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 847872
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_208> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_208>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 847872
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_208', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_208> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_209>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 851968
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_209> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_209>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 851968
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_209', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_209> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_210>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 856064
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_210> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_210>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 856064
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_210', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_210> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_211>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 860160
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_211> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_211>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 860160
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_211', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_211> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_212>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 864256
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_212> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_212>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 864256
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_212', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_212> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_213>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 868352
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_213> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_213>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 868352
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_213', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_213> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_214>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 872448
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_214> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_214>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 872448
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_214', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_214> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_215>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 876544
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_215> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_215>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 876544
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_215', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_215> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_216>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 880640
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_216> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_216>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 880640
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_216', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_216> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_217>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 884736
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_217> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_217>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 884736
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_217', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_217> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_218>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 888832
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_218> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_218>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 888832
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_218', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_218> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_219>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 892928
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_219> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_219>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 892928
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_219', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_219> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_220>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 897024
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_220> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_220>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 897024
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_220', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_220> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_221>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 901120
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_221> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_221>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 901120
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_221', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_221> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_222>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 905216
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_222> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_222>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 905216
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_222', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_222> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_223>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 909312
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_223> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_223>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 909312
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_223', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_223> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_224>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 913408
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_224> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_224>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 913408
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_224', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_224> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_225>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 917504
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_225> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_225>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 917504
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_225', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_225> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_226>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 921600
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_226> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_226>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 921600
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_226', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_226> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_227>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 925696
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_227> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_227>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 925696
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_227', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_227> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_228>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 929792
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_228> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_228>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 929792
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_228', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_228> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_229>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 933888
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_229> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_229>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 933888
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_229', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_229> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_230>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 937984
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_230> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_230>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 937984
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_230', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_230> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_231>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 942080
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_231> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_231>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 942080
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_231', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_231> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_232>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 946176
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_232> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_232>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 946176
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_232', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_232> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_233>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 950272
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_233> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_233>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 950272
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_233', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_233> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_234>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 954368
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_234> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_234>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 954368
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_234', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_234> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_235>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 958464
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_235> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_235>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 958464
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_235', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_235> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_236>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 962560
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_236> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_236>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 962560
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_236', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_236> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_237>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 966656
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_237> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_237>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 966656
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_237', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_237> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_238>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 970752
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_238> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_238>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 970752
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_238', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_238> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_239>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 974848
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_239> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_239>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 974848
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_239', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_239> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_240>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 978944
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_240> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_240>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 978944
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_240', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_240> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_241>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 983040
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_241> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_241>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 983040
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_241', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_241> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_242>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 987136
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_242> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_242>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 987136
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_242', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_242> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_243>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 991232
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_243> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_243>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 991232
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_243', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_243> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_244>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 995328
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_244> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_244>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 995328
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_244', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_244> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_245>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 999424
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_245> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_245>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 999424
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_245', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_245> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_246>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 1003520
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_246> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_246>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 1003520
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_246', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_246> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_247>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 1007616
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_247> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_247>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 1007616
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_247', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_247> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_248>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 1011712
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_248> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_248>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 1011712
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_248', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_248> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_249>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 1015808
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_249> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_249>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 1015808
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_249', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_249> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_250>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 1019904
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_250> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_250>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 1019904
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_250', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_250> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_251>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 1024000
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_251> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_251>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 1024000
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_251', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_251> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_252>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 1028096
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_252> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_252>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 1028096
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_252', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_252> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_253>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 1032192
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_253> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_253>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 1032192
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_253', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_253> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_254>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 1036288
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_254> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_254>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 1036288
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_254', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_254> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_255>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 1040384
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_255> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_255>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 1040384
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_255', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_255> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_256>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 1044480
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_256> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_256>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 0
        C_START_DEPTH = 1044480
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_256', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_256> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_257>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 0
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_257> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_257>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 0
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_257', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_257> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_258>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 4096
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_258> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_258>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 4096
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_258', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_258> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_259>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 8192
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_259> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_259>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 8192
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_259', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_259> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_260>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 12288
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_260> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_260>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 12288
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_260', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_260> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_261>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 16384
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_261> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_261>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 16384
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_261', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_261> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_262>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 20480
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_262> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_262>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 20480
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_262', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_262> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_263>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 24576
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_263> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_263>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 24576
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_263', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_263> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_264>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 28672
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_264> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_264>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 28672
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_264', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_264> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_265>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 32768
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_265> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_265>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 32768
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_265', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_265> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_266>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 36864
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_266> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_266>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 36864
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_266', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_266> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_267>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 40960
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_267> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_267>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 40960
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_267', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_267> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_268>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 45056
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_268> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_268>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 45056
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_268', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_268> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_269>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 49152
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_269> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_269>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 49152
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_269', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_269> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_270>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 53248
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_270> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_270>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 53248
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_270', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_270> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_271>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 57344
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_271> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_271>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 57344
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_271', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_271> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_272>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 61440
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_272> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_272>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 61440
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_272', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_272> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_273>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 65536
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_273> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_273>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 65536
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_273', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_273> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_274>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 69632
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_274> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_274>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 69632
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_274', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_274> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_275>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 73728
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_275> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_275>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 73728
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_275', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_275> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_276>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 77824
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_276> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_276>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 77824
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_276', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_276> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_277>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 81920
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_277> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_277>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 81920
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_277', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_277> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_278>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 86016
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_278> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_278>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 86016
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_278', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_278> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_279>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 90112
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_279> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_279>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 90112
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_279', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_279> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_280>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 94208
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_280> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_280>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 94208
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_280', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_280> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_281>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 98304
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_281> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_281>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 98304
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_281', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_281> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_282>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 102400
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_282> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_282>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 102400
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_282', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_282> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_283>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 106496
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_283> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_283>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 106496
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_283', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_283> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_284>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 110592
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_284> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_284>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 110592
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_284', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_284> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_285>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 114688
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_285> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_285>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 114688
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_285', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_285> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_286>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 118784
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_286> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_286>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 118784
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_286', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_286> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_287>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 122880
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_287> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_287>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 122880
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_287', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_287> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_288>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 126976
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_288> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_288>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 126976
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_288', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_288> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_289>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 131072
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_289> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_289>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 131072
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_289', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_289> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_290>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 135168
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_290> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_290>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 135168
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_290', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_290> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_291>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 139264
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_291> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_291>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 139264
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_291', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_291> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_292>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 143360
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_292> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_292>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 143360
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_292', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_292> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_293>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 147456
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_293> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_293>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 147456
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_293', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_293> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_294>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 151552
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_294> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_294>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 151552
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_294', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_294> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_295>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 155648
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_295> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_295>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 155648
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_295', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_295> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_296>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 159744
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_296> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_296>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 159744
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_296', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_296> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_297>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 163840
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_297> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_297>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 163840
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_297', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_297> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_298>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 167936
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_298> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_298>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 167936
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_298', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_298> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_299>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 172032
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_299> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_299>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 172032
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_299', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_299> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_300>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 176128
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_300> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_300>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 176128
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_300', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_300> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_301>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 180224
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_301> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_301>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 180224
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_301', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_301> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_302>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 184320
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_302> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_302>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 184320
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_302', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_302> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_303>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 188416
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_303> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_303>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 188416
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_303', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_303> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_304>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 192512
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_304> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_304>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 192512
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_304', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_304> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_305>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 196608
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_305> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_305>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 196608
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_305', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_305> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_306>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 200704
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_306> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_306>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 200704
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_306', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_306> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_307>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 204800
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_307> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_307>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 204800
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_307', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_307> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_308>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 208896
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_308> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_308>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 208896
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_308', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_308> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_309>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 212992
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_309> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_309>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 212992
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_309', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_309> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_310>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 217088
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_310> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_310>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 217088
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_310', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_310> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_311>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 221184
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_311> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_311>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 221184
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_311', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_311> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_312>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 225280
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_312> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_312>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 225280
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_312', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_312> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_313>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 229376
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_313> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_313>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 229376
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_313', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_313> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_314>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 233472
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_314> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_314>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 233472
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_314', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_314> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_315>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 237568
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_315> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_315>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 237568
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_315', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_315> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_316>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 241664
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_316> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_316>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 241664
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_316', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_316> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_317>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 245760
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_317> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_317>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 245760
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_317', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_317> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_318>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 249856
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_318> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_318>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 249856
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_318', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_318> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_319>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 253952
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_319> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_319>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 253952
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_319', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_319> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_320>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 258048
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_320> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_320>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 258048
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_320', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_320> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_321>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 262144
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_321> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_321>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 262144
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_321', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_321> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_322>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 266240
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_322> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_322>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 266240
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_322', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_322> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_323>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 270336
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_323> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_323>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 270336
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_323', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_323> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_324>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 274432
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_324> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_324>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 274432
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_324', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_324> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_325>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 278528
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_325> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_325>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 278528
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_325', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_325> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_326>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 282624
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_326> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_326>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 282624
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_326', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_326> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_327>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 286720
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_327> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_327>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 286720
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_327', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_327> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_328>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 290816
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_328> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_328>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 290816
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_328', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_328> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_329>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 294912
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_329> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_329>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 294912
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_329', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_329> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_330>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 299008
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_330> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_330>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 299008
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_330', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_330> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_331>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 303104
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_331> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_331>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 303104
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_331', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_331> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_332>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 307200
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_332> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_332>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 307200
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_332', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_332> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_333>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 311296
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_333> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_333>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 311296
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_333', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_333> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_334>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 315392
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_334> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_334>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 315392
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_334', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_334> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_335>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 319488
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_335> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_335>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 319488
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_335', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_335> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_336>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 323584
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_336> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_336>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 323584
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_336', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_336> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_337>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 327680
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_337> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_337>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 327680
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_337', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_337> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_338>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 331776
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_338> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_338>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 331776
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_338', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_338> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_339>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 335872
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_339> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_339>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 335872
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_339', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_339> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_340>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 339968
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_340> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_340>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 339968
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_340', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_340> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_341>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 344064
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_341> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_341>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 344064
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_341', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_341> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_342>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 348160
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_342> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_342>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 348160
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_342', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_342> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_343>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 352256
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_343> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_343>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 352256
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_343', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_343> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_344>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 356352
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_344> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_344>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 356352
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_344', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_344> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_345>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 360448
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_345> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_345>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 360448
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_345', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_345> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_346>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 364544
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_346> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_346>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 364544
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_346', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_346> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_347>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 368640
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_347> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_347>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 368640
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_347', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_347> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_348>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 372736
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_348> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_348>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 372736
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_348', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_348> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_349>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 376832
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_349> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_349>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 376832
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_349', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_349> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_350>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 380928
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_350> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_350>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 380928
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_350', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_350> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_351>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 385024
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_351> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_351>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 385024
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_351', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_351> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_352>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 389120
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_352> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_352>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 389120
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_352', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_352> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_353>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 393216
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_353> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_353>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 393216
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_353', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_353> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_354>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 397312
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_354> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_354>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 397312
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_354', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_354> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_355>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 401408
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_355> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_355>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 401408
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_355', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_355> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_356>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 405504
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_356> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_356>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 405504
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_356', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_356> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_357>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 409600
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_357> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_357>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 409600
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_357', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_357> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_358>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 413696
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_358> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_358>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 413696
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_358', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_358> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_359>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 417792
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_359> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_359>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 417792
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_359', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_359> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_360>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 421888
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_360> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_360>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 421888
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_360', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_360> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_361>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 425984
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_361> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_361>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 425984
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_361', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_361> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_362>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 430080
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_362> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_362>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 430080
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_362', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_362> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_363>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 434176
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_363> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_363>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 434176
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_363', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_363> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_364>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 438272
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_364> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_364>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 438272
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_364', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_364> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_365>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 442368
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_365> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_365>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 442368
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_365', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_365> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_366>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 446464
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_366> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_366>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 446464
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_366', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_366> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_367>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 450560
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_367> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_367>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 450560
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_367', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_367> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_368>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 454656
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_368> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_368>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 454656
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_368', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_368> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_369>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 458752
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_369> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_369>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 458752
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_369', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_369> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_370>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 462848
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_370> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_370>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 462848
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_370', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_370> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_371>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 466944
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_371> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_371>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 466944
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_371', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_371> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_372>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 471040
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_372> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_372>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 471040
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_372', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_372> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_373>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 475136
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_373> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_373>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 475136
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_373', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_373> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_374>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 479232
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_374> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_374>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 479232
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_374', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_374> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_375>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 483328
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_375> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_375>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 483328
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_375', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_375> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_376>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 487424
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_376> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_376>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 487424
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_376', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_376> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_377>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 491520
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_377> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_377>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 491520
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_377', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_377> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_378>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 495616
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_378> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_378>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 495616
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_378', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_378> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_379>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 499712
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_379> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_379>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 499712
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_379', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_379> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_380>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 503808
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_380> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_380>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 503808
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_380', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_380> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_381>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 507904
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_381> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_381>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 507904
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_381', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_381> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_382>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 512000
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_382> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_382>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 512000
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_382', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_382> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_383>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 516096
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_383> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_383>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 516096
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_383', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_383> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_384>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 520192
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_384> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_384>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 520192
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_384', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_384> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_385>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 524288
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_385> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_385>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 524288
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_385', is tied to its initial value (000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_385> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_386>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex7"
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 528384
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_RSTB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_386> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_386>.
    Related source file is "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/_dbg/blk_mem_gen_v7_3/blk_mem_gen_prim_wrapper_v6.vhd".
        C_SIM_DEVICE = "7SERIES"
        C_ELABORATION_DIR = "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ipcore_dir/tmp/_cg/"
        C_ENABLE_32BIT_ADDRESS = 0
        C_MEM_TYPE = 0
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 18
        C_USER_DEPTH = 1048576
        C_START_WIDTH = 9
        C_START_DEPTH = 528384
        C_PRIM_WIDTH = 9
        C_PRIM_DEPTH = 4096
        C_USED_WIDTH = 9
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 9
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 9
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 12
        C_HAS_SSRB = 0
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 9
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 9
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 12
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
