 
****************************************
Report : timing
        -path full
        -delay max
        -derate
        -input_pins
        -nets
        -slack_lesser_than 0.0000
        -max_paths 10000
        -transition_time
        -crosstalk_delta
        -capacitance
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Fri Jan 27 02:21:19 2023
****************************************

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1700     0.1700
  input external delay                                                                                     0.4600     0.6300 r
  winc (in)                                                                 0.0251                         0.0251     0.6551 r
  winc (net)                                    1     2505.9155                                            0.0000     0.6551 r
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.0251    0.0000               0.0000     0.6551 r
  io_b_winc/DOUT (I1025_NS)                                                 0.1852                         0.4040     1.0590 r
  io_b_winc_net (net)                          21       9.1820                                             0.0000     1.0590 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     1.0590 r
  wptr_full/winc (net)                                  9.1820                                             0.0000     1.0590 r
  wptr_full/U109/A1 (AND2X1_RVT)                                  0.0000    0.1852    0.0000               0.0000     1.0590 r
  wptr_full/U109/Y (AND2X1_RVT)                                             0.0391                         0.0612     1.1203 r
  wptr_full/n83 (net)                           1       0.5798                                             0.0000     1.1203 r
  wptr_full/U5/A2 (OA21X1_RVT)                                    0.0000    0.0391    0.0000               0.0000     1.1203 r
  wptr_full/U5/Y (OA21X1_RVT)                                               0.0390                         0.0763     1.1966 r
  wptr_full/n110 (net)                          2       1.7497                                             0.0000     1.1966 r
  wptr_full/U4/S0 (MUX21X2_RVT)                                   0.0000    0.0390    0.0000               0.0000     1.1966 r
  wptr_full/U4/Y (MUX21X2_RVT)                                              0.0435                         0.0988     1.2954 f
  wptr_full/n113 (net)                          2       2.1905                                             0.0000     1.2954 f
  wptr_full/U68/A1 (XNOR2X2_RVT)                                  0.0000    0.0435    0.0000               0.0000     1.2954 f
  wptr_full/U68/Y (XNOR2X2_RVT)                                             0.0317                         0.0910     1.3864 r
  wptr_full/n32 (net)                           1       0.5524                                             0.0000     1.3864 r
  wptr_full/U34/A1 (AND3X1_RVT)                                   0.0000    0.0317    0.0000               0.0000     1.3864 r
  wptr_full/U34/Y (AND3X1_RVT)                                              0.0276                         0.0592     1.4457 r
  wptr_full/n9 (net)                            1       0.5374                                             0.0000     1.4457 r
  wptr_full/U7/A1 (AND4X1_RVT)                                    0.0000    0.0276    0.0000               0.0000     1.4457 r
  wptr_full/U7/Y (AND4X1_RVT)                                               0.0354                         0.0722     1.5179 r
  wptr_full/n1 (net)                            1       0.5524                                             0.0000     1.5179 r
  wptr_full/U6/A1 (AND3X1_RVT)                                    0.0000    0.0354    0.0000               0.0000     1.5179 r
  wptr_full/U6/Y (AND3X1_RVT)                                               0.0275                         0.0598     1.5776 r
  wptr_full/n134 (net)                          1       0.5122                                             0.0000     1.5776 r
  wptr_full/wfull_reg/D (SDFFARX1_RVT)                            0.0000    0.0275    0.0000               0.0000     1.5776 r
  data arrival time                                                                                                   1.5776

  clock wclk (rise edge)                                                                                   1.0500     1.0500
  clock network delay (ideal)                                                                              0.1700     1.2200
  clock uncertainty                                                                                       -0.0700     1.1500
  wptr_full/wfull_reg/CLK (SDFFARX1_RVT)                                                                   0.0000     1.1500 r
  library setup time                                                                                      -0.1200     1.0300
  data required time                                                                                                  1.0300
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0300
  data arrival time                                                                                                  -1.5776
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5476


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rempty_reg
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1700     0.1700
  input external delay                                                                                     0.4500     0.6200 r
  rinc (in)                                                                 0.0251                         0.0251     0.6451 r
  rinc (net)                                    1     2505.9155                                            0.0000     0.6451 r
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.0251    0.0000               0.0000     0.6451 r
  io_b_rinc/DOUT (I1025_NS)                                                 0.1864                         0.4052     1.0502 r
  io_b_rinc_net (net)                          11      10.9316                                             0.0000     1.0502 r
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     1.0502 r
  rptr_empty/rinc (net)                                10.9316                                             0.0000     1.0502 r
  rptr_empty/U31/A1 (AND2X1_RVT)                                  0.0000    0.1864    0.0000               0.0000     1.0502 r
  rptr_empty/U31/Y (AND2X1_RVT)                                             0.0394                         0.0615     1.1118 r
  rptr_empty/n9 (net)                           1       0.6082                                             0.0000     1.1118 r
  rptr_empty/U20/A1 (AND2X1_RVT)                                  0.0000    0.0394    0.0000               0.0000     1.1118 r
  rptr_empty/U20/Y (AND2X1_RVT)                                             0.0285                         0.0561     1.1678 r
  rptr_empty/n52 (net)                          2       1.2982                                             0.0000     1.1678 r
  rptr_empty/U8/A (INVX0_RVT)                                     0.0000    0.0285    0.0000               0.0000     1.1678 r
  rptr_empty/U8/Y (INVX0_RVT)                                               0.0214                         0.0207     1.1885 f
  rptr_empty/n8 (net)                           1       0.5386                                             0.0000     1.1885 f
  rptr_empty/U34/A2 (AND2X1_RVT)                                  0.0000    0.0214    0.0000               0.0000     1.1885 f
  rptr_empty/U34/Y (AND2X1_RVT)                                             0.0250                         0.0528     1.2414 f
  rptr_empty/n83 (net)                          2       1.0651                                             0.0000     1.2414 f
  rptr_empty/U73/A1 (NAND2X0_RVT)                                 0.0000    0.0250    0.0000               0.0000     1.2414 f
  rptr_empty/U73/Y (NAND2X0_RVT)                                            0.0680                         0.0506     1.2919 r
  rptr_empty/n39 (net)                          3       1.6313                                             0.0000     1.2919 r
  rptr_empty/U68/A1 (AO21X1_RVT)                                  0.0000    0.0680    0.0000               0.0000     1.2919 r
  rptr_empty/U68/Y (AO21X1_RVT)                                             0.0309                         0.0829     1.3749 r
  rptr_empty/n32 (net)                          1       0.5374                                             0.0000     1.3749 r
  rptr_empty/U33/A1 (AND4X1_RVT)                                  0.0000    0.0309    0.0000               0.0000     1.3749 r
  rptr_empty/U33/Y (AND4X1_RVT)                                             0.0346                         0.0719     1.4468 r
  rptr_empty/n7 (net)                           1       0.4641                                             0.0000     1.4468 r
  rptr_empty/U32/A3 (AND3X1_RVT)                                  0.0000    0.0346    0.0000               0.0000     1.4468 r
  rptr_empty/U32/Y (AND3X1_RVT)                                             0.0276                         0.0672     1.5140 r
  rptr_empty/n12 (net)                          1       0.5165                                             0.0000     1.5140 r
  rptr_empty/U17/A2 (AND3X1_RVT)                                  0.0000    0.0276    0.0000               0.0000     1.5140 r
  rptr_empty/U17/Y (AND3X1_RVT)                                             0.0272                         0.0645     1.5785 r
  rptr_empty/n15 (net)                          1       0.5119                                             0.0000     1.5785 r
  rptr_empty/rempty_reg/D (SDFFASX1_RVT)                          0.0000    0.0272    0.0000               0.0000     1.5785 r
  data arrival time                                                                                                   1.5785

  clock rclk (rise edge)                                                                                   0.9800     0.9800
  clock network delay (ideal)                                                                              0.1700     1.1500
  rptr_empty/rempty_reg/CLK (SDFFASX1_RVT)                                                                 0.0000     1.1500 r
  library setup time                                                                                      -0.1148     1.0352
  data required time                                                                                                  1.0352
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0352
  data arrival time                                                                                                  -1.5785
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5433


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_9_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1700     0.1700
  input external delay                                                                                     0.4600     0.6300 r
  winc (in)                                                                 0.0251                         0.0251     0.6551 r
  winc (net)                                    1     2505.9155                                            0.0000     0.6551 r
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.0251    0.0000               0.0000     0.6551 r
  io_b_winc/DOUT (I1025_NS)                                                 0.1852                         0.4040     1.0590 r
  io_b_winc_net (net)                          21       9.1820                                             0.0000     1.0590 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     1.0590 r
  wptr_full/winc (net)                                  9.1820                                             0.0000     1.0590 r
  wptr_full/U36/A4 (NAND4X0_RVT)                                  0.0000    0.1852    0.0000               0.0000     1.0590 r
  wptr_full/U36/Y (NAND4X0_RVT)                                             0.1269                         0.1216     1.1806 f
  wptr_full/n45 (net)                           2       2.2176                                             0.0000     1.1806 f
  wptr_full/U49/A1 (XOR2X2_RVT)                                   0.0000    0.1269    0.0000               0.0000     1.1806 f
  wptr_full/U49/Y (XOR2X2_RVT)                                              0.0452                         0.1205     1.3011 r
  wptr_full/n107 (net)                          2       1.0700                                             0.0000     1.3011 r
  wptr_full/U43/A1 (NAND2X0_RVT)                                  0.0000    0.0452    0.0000               0.0000     1.3011 r
  wptr_full/U43/Y (NAND2X0_RVT)                                             0.0617                         0.0536     1.3547 f
  wptr_full/n38 (net)                           3       1.6463                                             0.0000     1.3547 f
  wptr_full/U76/A2 (NAND2X0_RVT)                                  0.0000    0.0617    0.0000               0.0000     1.3547 f
  wptr_full/U76/Y (NAND2X0_RVT)                                             0.0438                         0.0543     1.4090 r
  wptr_full/n112 (net)                          1       0.5122                                             0.0000     1.4090 r
  wptr_full/wptr_reg_9_/D (SDFFARX1_RVT)                          0.0000    0.0438    0.0000               0.0000     1.4090 r
  data arrival time                                                                                                   1.4090

  clock wclk (rise edge)                                                                                   1.0500     1.0500
  clock network delay (ideal)                                                                              0.1700     1.2200
  clock uncertainty                                                                                       -0.0700     1.1500
  wptr_full/wptr_reg_9_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.1500 r
  library setup time                                                                                      -0.1251     1.0249
  data required time                                                                                                  1.0249
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0249
  data arrival time                                                                                                  -1.4090
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.3840


  Startpoint: wdata_in[7]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_7_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.1700     0.1700
  input external delay                                                                      0.2300     0.4000 r
  wdata_in[7] (in)                                           0.0251                         0.0251     0.4251 r
  wdata_in[7] (net)              1     2505.9155                                            0.0000     0.4251 r
  io_r_wdata_in_7_/PADIO (I1025_NS)                0.0000    0.0251    0.0000               0.0000     0.4251 r
  io_r_wdata_in_7_/DOUT (I1025_NS)                           0.1792                         0.3980     0.8231 r
  io_r_wdata_in_7__net (net)     1       0.5112                                             0.0000     0.8231 r
  wdata_reg_7_/D (SDFFARX1_RVT)                    0.0000    0.1792    0.0000               0.0000     0.8231 r
  data arrival time                                                                                    0.8231

  clock wclk2x (rise edge)                                                                  0.5250     0.5250
  clock network delay (ideal)                                                               0.1700     0.6950
  clock uncertainty                                                                        -0.0700     0.6250
  wdata_reg_7_/CLK (SDFFARX1_RVT)                                                           0.0000     0.6250 r
  library setup time                                                                       -0.1650     0.4600
  data required time                                                                                   0.4600
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.4600
  data arrival time                                                                                   -0.8231
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.3631


  Startpoint: wdata_in[6]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_6_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.1700     0.1700
  input external delay                                                                      0.2300     0.4000 r
  wdata_in[6] (in)                                           0.0251                         0.0251     0.4251 r
  wdata_in[6] (net)              1     2505.9155                                            0.0000     0.4251 r
  io_r_wdata_in_6_/PADIO (I1025_NS)                0.0000    0.0251    0.0000               0.0000     0.4251 r
  io_r_wdata_in_6_/DOUT (I1025_NS)                           0.1792                         0.3980     0.8231 r
  io_r_wdata_in_6__net (net)     1       0.5112                                             0.0000     0.8231 r
  wdata_reg_6_/D (SDFFARX1_RVT)                    0.0000    0.1792    0.0000               0.0000     0.8231 r
  data arrival time                                                                                    0.8231

  clock wclk2x (rise edge)                                                                  0.5250     0.5250
  clock network delay (ideal)                                                               0.1700     0.6950
  clock uncertainty                                                                        -0.0700     0.6250
  wdata_reg_6_/CLK (SDFFARX1_RVT)                                                           0.0000     0.6250 r
  library setup time                                                                       -0.1650     0.4600
  data required time                                                                                   0.4600
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.4600
  data arrival time                                                                                   -0.8231
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.3631


  Startpoint: wdata_in[5]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_5_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.1700     0.1700
  input external delay                                                                      0.2300     0.4000 r
  wdata_in[5] (in)                                           0.0251                         0.0251     0.4251 r
  wdata_in[5] (net)              1     2505.9155                                            0.0000     0.4251 r
  io_r_wdata_in_5_/PADIO (I1025_NS)                0.0000    0.0251    0.0000               0.0000     0.4251 r
  io_r_wdata_in_5_/DOUT (I1025_NS)                           0.1792                         0.3980     0.8231 r
  io_r_wdata_in_5__net (net)     1       0.5112                                             0.0000     0.8231 r
  wdata_reg_5_/D (SDFFARX1_RVT)                    0.0000    0.1792    0.0000               0.0000     0.8231 r
  data arrival time                                                                                    0.8231

  clock wclk2x (rise edge)                                                                  0.5250     0.5250
  clock network delay (ideal)                                                               0.1700     0.6950
  clock uncertainty                                                                        -0.0700     0.6250
  wdata_reg_5_/CLK (SDFFARX1_RVT)                                                           0.0000     0.6250 r
  library setup time                                                                       -0.1650     0.4600
  data required time                                                                                   0.4600
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.4600
  data arrival time                                                                                   -0.8231
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.3631


  Startpoint: wdata_in[4]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_4_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.1700     0.1700
  input external delay                                                                      0.2300     0.4000 r
  wdata_in[4] (in)                                           0.0251                         0.0251     0.4251 r
  wdata_in[4] (net)              1     2505.9155                                            0.0000     0.4251 r
  io_r_wdata_in_4_/PADIO (I1025_NS)                0.0000    0.0251    0.0000               0.0000     0.4251 r
  io_r_wdata_in_4_/DOUT (I1025_NS)                           0.1792                         0.3980     0.8231 r
  io_r_wdata_in_4__net (net)     1       0.5112                                             0.0000     0.8231 r
  wdata_reg_4_/D (SDFFARX1_RVT)                    0.0000    0.1792    0.0000               0.0000     0.8231 r
  data arrival time                                                                                    0.8231

  clock wclk2x (rise edge)                                                                  0.5250     0.5250
  clock network delay (ideal)                                                               0.1700     0.6950
  clock uncertainty                                                                        -0.0700     0.6250
  wdata_reg_4_/CLK (SDFFARX1_RVT)                                                           0.0000     0.6250 r
  library setup time                                                                       -0.1650     0.4600
  data required time                                                                                   0.4600
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.4600
  data arrival time                                                                                   -0.8231
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.3631


  Startpoint: wdata_in[3]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_3_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.1700     0.1700
  input external delay                                                                      0.2300     0.4000 r
  wdata_in[3] (in)                                           0.0251                         0.0251     0.4251 r
  wdata_in[3] (net)              1     2505.9155                                            0.0000     0.4251 r
  io_r_wdata_in_3_/PADIO (I1025_NS)                0.0000    0.0251    0.0000               0.0000     0.4251 r
  io_r_wdata_in_3_/DOUT (I1025_NS)                           0.1792                         0.3980     0.8231 r
  io_r_wdata_in_3__net (net)     1       0.5112                                             0.0000     0.8231 r
  wdata_reg_3_/D (SDFFARX1_RVT)                    0.0000    0.1792    0.0000               0.0000     0.8231 r
  data arrival time                                                                                    0.8231

  clock wclk2x (rise edge)                                                                  0.5250     0.5250
  clock network delay (ideal)                                                               0.1700     0.6950
  clock uncertainty                                                                        -0.0700     0.6250
  wdata_reg_3_/CLK (SDFFARX1_RVT)                                                           0.0000     0.6250 r
  library setup time                                                                       -0.1650     0.4600
  data required time                                                                                   0.4600
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.4600
  data arrival time                                                                                   -0.8231
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.3631


  Startpoint: wdata_in[2]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_2_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.1700     0.1700
  input external delay                                                                      0.2300     0.4000 r
  wdata_in[2] (in)                                           0.0251                         0.0251     0.4251 r
  wdata_in[2] (net)              1     2505.9155                                            0.0000     0.4251 r
  io_r_wdata_in_2_/PADIO (I1025_NS)                0.0000    0.0251    0.0000               0.0000     0.4251 r
  io_r_wdata_in_2_/DOUT (I1025_NS)                           0.1792                         0.3980     0.8231 r
  io_r_wdata_in_2__net (net)     1       0.5112                                             0.0000     0.8231 r
  wdata_reg_2_/D (SDFFARX1_RVT)                    0.0000    0.1792    0.0000               0.0000     0.8231 r
  data arrival time                                                                                    0.8231

  clock wclk2x (rise edge)                                                                  0.5250     0.5250
  clock network delay (ideal)                                                               0.1700     0.6950
  clock uncertainty                                                                        -0.0700     0.6250
  wdata_reg_2_/CLK (SDFFARX1_RVT)                                                           0.0000     0.6250 r
  library setup time                                                                       -0.1650     0.4600
  data required time                                                                                   0.4600
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.4600
  data arrival time                                                                                   -0.8231
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.3631


  Startpoint: wdata_in[1]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_1_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.1700     0.1700
  input external delay                                                                      0.2300     0.4000 r
  wdata_in[1] (in)                                           0.0251                         0.0251     0.4251 r
  wdata_in[1] (net)              1     2505.9155                                            0.0000     0.4251 r
  io_r_wdata_in_1_/PADIO (I1025_NS)                0.0000    0.0251    0.0000               0.0000     0.4251 r
  io_r_wdata_in_1_/DOUT (I1025_NS)                           0.1792                         0.3980     0.8231 r
  io_r_wdata_in_1__net (net)     1       0.5112                                             0.0000     0.8231 r
  wdata_reg_1_/D (SDFFARX1_RVT)                    0.0000    0.1792    0.0000               0.0000     0.8231 r
  data arrival time                                                                                    0.8231

  clock wclk2x (rise edge)                                                                  0.5250     0.5250
  clock network delay (ideal)                                                               0.1700     0.6950
  clock uncertainty                                                                        -0.0700     0.6250
  wdata_reg_1_/CLK (SDFFARX1_RVT)                                                           0.0000     0.6250 r
  library setup time                                                                       -0.1650     0.4600
  data required time                                                                                   0.4600
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.4600
  data arrival time                                                                                   -0.8231
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.3631


  Startpoint: wdata_in[0]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_0_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.1700     0.1700
  input external delay                                                                      0.2300     0.4000 r
  wdata_in[0] (in)                                           0.0251                         0.0251     0.4251 r
  wdata_in[0] (net)              1     2505.9155                                            0.0000     0.4251 r
  io_r_wdata_in_0_/PADIO (I1025_NS)                0.0000    0.0251    0.0000               0.0000     0.4251 r
  io_r_wdata_in_0_/DOUT (I1025_NS)                           0.1792                         0.3980     0.8231 r
  io_r_wdata_in_0__net (net)     1       0.5112                                             0.0000     0.8231 r
  wdata_reg_0_/D (SDFFARX1_RVT)                    0.0000    0.1792    0.0000               0.0000     0.8231 r
  data arrival time                                                                                    0.8231

  clock wclk2x (rise edge)                                                                  0.5250     0.5250
  clock network delay (ideal)                                                               0.1700     0.6950
  clock uncertainty                                                                        -0.0700     0.6250
  wdata_reg_0_/CLK (SDFFARX1_RVT)                                                           0.0000     0.6250 r
  library setup time                                                                       -0.1650     0.4600
  data required time                                                                                   0.4600
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.4600
  data arrival time                                                                                   -0.8231
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.3631


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_7_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1700     0.1700
  input external delay                                                                                     0.4500     0.6200 r
  rinc (in)                                                                 0.0251                         0.0251     0.6451 r
  rinc (net)                                    1     2505.9155                                            0.0000     0.6451 r
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.0251    0.0000               0.0000     0.6451 r
  io_b_rinc/DOUT (I1025_NS)                                                 0.1864                         0.4052     1.0502 r
  io_b_rinc_net (net)                          11      10.9316                                             0.0000     1.0502 r
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     1.0502 r
  rptr_empty/rinc (net)                                10.9316                                             0.0000     1.0502 r
  rptr_empty/U13/A1 (AND2X1_RVT)                                  0.0000    0.1864    0.0000               0.0000     1.0502 r
  rptr_empty/U13/Y (AND2X1_RVT)                                             0.0385                         0.0601     1.1103 r
  rptr_empty/n1 (net)                           1       0.4721                                             0.0000     1.1103 r
  rptr_empty/U16/A2 (NAND2X0_RVT)                                 0.0000    0.0385    0.0000               0.0000     1.1103 r
  rptr_empty/U16/Y (NAND2X0_RVT)                                            0.0457                         0.0457     1.1560 f
  rptr_empty/n58 (net)                          2       1.0945                                             0.0000     1.1560 f
  rptr_empty/U15/A1 (NAND2X0_RVT)                                 0.0000    0.0457    0.0000               0.0000     1.1560 f
  rptr_empty/U15/Y (NAND2X0_RVT)                                            0.0494                         0.0549     1.2109 r
  rptr_empty/n59 (net)                          2       1.2024                                             0.0000     1.2109 r
  rptr_empty/U62/A1 (AND2X1_RVT)                                  0.0000    0.0494    0.0000               0.0000     1.2109 r
  rptr_empty/U62/Y (AND2X1_RVT)                                             0.0333                         0.0619     1.2728 r
  rptr_empty/n79 (net)                          3       1.8130                                             0.0000     1.2728 r
  rptr_empty/U27/A1 (MUX21X2_RVT)                                 0.0000    0.0333    0.0000               0.0000     1.2728 r
  rptr_empty/U27/Y (MUX21X2_RVT)                                            0.0427                         0.0938     1.3666 r
  rptr_empty/n89 (net)                          2       2.2064                                             0.0000     1.3666 r
  rptr_empty/rptr_reg_7_/D (SDFFARX1_RVT)                         0.0000    0.0427    0.0000               0.0000     1.3666 r
  data arrival time                                                                                                   1.3666

  clock rclk (rise edge)                                                                                   0.9800     0.9800
  clock network delay (ideal)                                                                              0.1700     1.1500
  rptr_empty/rptr_reg_7_/CLK (SDFFARX1_RVT)                                                                0.0000     1.1500 r
  library setup time                                                                                      -0.1247     1.0253
  data required time                                                                                                  1.0253
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0253
  data arrival time                                                                                                  -1.3666
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.3412


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_6_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1700     0.1700
  input external delay                                                                                     0.4500     0.6200 r
  rinc (in)                                                                 0.0251                         0.0251     0.6451 r
  rinc (net)                                    1     2505.9155                                            0.0000     0.6451 r
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.0251    0.0000               0.0000     0.6451 r
  io_b_rinc/DOUT (I1025_NS)                                                 0.1864                         0.4052     1.0502 r
  io_b_rinc_net (net)                          11      10.9316                                             0.0000     1.0502 r
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     1.0502 r
  rptr_empty/rinc (net)                                10.9316                                             0.0000     1.0502 r
  rptr_empty/U24/A2 (AND2X1_RVT)                                  0.0000    0.1864    0.0000               0.0000     1.0502 r
  rptr_empty/U24/Y (AND2X1_RVT)                                             0.0324                         0.0691     1.1194 r
  rptr_empty/n5 (net)                           1       0.4721                                             0.0000     1.1194 r
  rptr_empty/U23/A2 (NAND2X0_RVT)                                 0.0000    0.0324    0.0000               0.0000     1.1194 r
  rptr_empty/U23/Y (NAND2X0_RVT)                                            0.0447                         0.0440     1.1634 f
  rptr_empty/n30 (net)                          2       1.0945                                             0.0000     1.1634 f
  rptr_empty/U22/A1 (NAND2X0_RVT)                                 0.0000    0.0447    0.0000               0.0000     1.1634 f
  rptr_empty/U22/Y (NAND2X0_RVT)                                            0.0399                         0.0449     1.2083 r
  rptr_empty/n22 (net)                          1       0.6082                                             0.0000     1.2083 r
  rptr_empty/U50/A1 (AND2X1_RVT)                                  0.0000    0.0399    0.0000               0.0000     1.2083 r
  rptr_empty/U50/Y (AND2X1_RVT)                                             0.0366                         0.0633     1.2715 r
  rptr_empty/n85 (net)                          3       2.3584                                             0.0000     1.2715 r
  rptr_empty/U35/A1 (MUX21X2_RVT)                                 0.0000    0.0366    0.0000               0.0000     1.2715 r
  rptr_empty/U35/Y (MUX21X2_RVT)                                            0.0428                         0.0948     1.3663 r
  rptr_empty/n97 (net)                          2       2.2064                                             0.0000     1.3663 r
  rptr_empty/rptr_reg_6_/D (SDFFARX1_RVT)                         0.0000    0.0428    0.0000               0.0000     1.3663 r
  data arrival time                                                                                                   1.3663

  clock rclk (rise edge)                                                                                   0.9800     0.9800
  clock network delay (ideal)                                                                              0.1700     1.1500
  rptr_empty/rptr_reg_6_/CLK (SDFFARX1_RVT)                                                                0.0000     1.1500 r
  library setup time                                                                                      -0.1247     1.0253
  data required time                                                                                                  1.0253
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0253
  data arrival time                                                                                                  -1.3663
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.3410


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_2_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1700     0.1700
  input external delay                                                                                     0.4600     0.6300 r
  winc (in)                                                                 0.0251                         0.0251     0.6551 r
  winc (net)                                    1     2505.9155                                            0.0000     0.6551 r
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.0251    0.0000               0.0000     0.6551 r
  io_b_winc/DOUT (I1025_NS)                                                 0.1852                         0.4040     1.0590 r
  io_b_winc_net (net)                          21       9.1820                                             0.0000     1.0590 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     1.0590 r
  wptr_full/winc (net)                                  9.1820                                             0.0000     1.0590 r
  wptr_full/U26/A (INVX1_RVT)                                     0.0000    0.1852    0.0000               0.0000     1.0590 r
  wptr_full/U26/Y (INVX1_RVT)                                               0.0800                         0.0362     1.0953 f
  wptr_full/n81 (net)                           3       1.6314                                             0.0000     1.0953 f
  wptr_full/U106/A2 (NAND2X0_RVT)                                 0.0000    0.0800    0.0000               0.0000     1.0953 f
  wptr_full/U106/Y (NAND2X0_RVT)                                            0.0501                         0.0600     1.1552 r
  wptr_full/n82 (net)                           1       0.4641                                             0.0000     1.1552 r
  wptr_full/U47/A3 (AND3X1_RVT)                                   0.0000    0.0501    0.0000               0.0000     1.1552 r
  wptr_full/U47/Y (AND3X1_RVT)                                              0.0372                         0.0801     1.2354 r
  wptr_full/n108 (net)                          3       1.6124                                             0.0000     1.2354 r
  wptr_full/U46/A1 (NAND2X0_RVT)                                  0.0000    0.0372    0.0000               0.0000     1.2354 r
  wptr_full/U46/Y (NAND2X0_RVT)                                             0.0349                         0.0321     1.2675 f
  wptr_full/n16 (net)                           1       0.4727                                             0.0000     1.2675 f
  wptr_full/U55/A3 (OA21X1_RVT)                                   0.0000    0.0349    0.0000               0.0000     1.2675 f
  wptr_full/U55/Y (OA21X1_RVT)                                              0.0357                         0.0707     1.3383 f
  wptr_full/n89 (net)                           2       1.8723                                             0.0000     1.3383 f
  wptr_full/U97/A (INVX0_RVT)                                     0.0000    0.0357    0.0000               0.0000     1.3383 f
  wptr_full/U97/Y (INVX0_RVT)                                               0.0234                         0.0261     1.3643 r
  wptr_full/n116 (net)                          1       0.5122                                             0.0000     1.3643 r
  wptr_full/wptr_reg_2_/D (SDFFARX1_RVT)                          0.0000    0.0234    0.0000               0.0000     1.3643 r
  data arrival time                                                                                                   1.3643

  clock wclk (rise edge)                                                                                   1.0500     1.0500
  clock network delay (ideal)                                                                              0.1700     1.2200
  clock uncertainty                                                                                       -0.0700     1.1500
  wptr_full/wptr_reg_2_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.1500 r
  library setup time                                                                                      -0.1191     1.0309
  data required time                                                                                                  1.0309
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0309
  data arrival time                                                                                                  -1.3643
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.3335


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_7_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1700     0.1700
  input external delay                                                                                     0.4600     0.6300 r
  winc (in)                                                                 0.0251                         0.0251     0.6551 r
  winc (net)                                    1     2505.9155                                            0.0000     0.6551 r
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.0251    0.0000               0.0000     0.6551 r
  io_b_winc/DOUT (I1025_NS)                                                 0.1852                         0.4040     1.0590 r
  io_b_winc_net (net)                          21       9.1820                                             0.0000     1.0590 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     1.0590 r
  wptr_full/winc (net)                                  9.1820                                             0.0000     1.0590 r
  wptr_full/U26/A (INVX1_RVT)                                     0.0000    0.1852    0.0000               0.0000     1.0590 r
  wptr_full/U26/Y (INVX1_RVT)                                               0.0800                         0.0362     1.0953 f
  wptr_full/n81 (net)                           3       1.6314                                             0.0000     1.0953 f
  wptr_full/U31/A2 (OR2X1_RVT)                                    0.0000    0.0800    0.0000               0.0000     1.0953 f
  wptr_full/U31/Y (OR2X1_RVT)                                               0.0305                         0.0655     1.1607 f
  wptr_full/n79 (net)                           2       1.0286                                             0.0000     1.1607 f
  wptr_full/U30/A1 (NAND2X0_RVT)                                  0.0000    0.0305    0.0000               0.0000     1.1607 f
  wptr_full/U30/Y (NAND2X0_RVT)                                             0.0347                         0.0382     1.1989 r
  wptr_full/n29 (net)                           1       0.6082                                             0.0000     1.1989 r
  wptr_full/U48/A1 (AND2X1_RVT)                                   0.0000    0.0347    0.0000               0.0000     1.1989 r
  wptr_full/U48/Y (AND2X1_RVT)                                              0.0364                         0.0623     1.2611 r
  wptr_full/n100 (net)                          3       2.3916                                             0.0000     1.2611 r
  wptr_full/U64/S0 (MUX21X2_RVT)                                  0.0000    0.0364    0.0000               0.0000     1.2611 r
  wptr_full/U64/Y (MUX21X2_RVT)                                             0.0429                         0.0940     1.3552 r
  wptr_full/n118 (net)                          2       2.2064                                             0.0000     1.3552 r
  wptr_full/wptr_reg_7_/D (SDFFARX1_RVT)                          0.0000    0.0429    0.0000               0.0000     1.3552 r
  data arrival time                                                                                                   1.3552

  clock wclk (rise edge)                                                                                   1.0500     1.0500
  clock network delay (ideal)                                                                              0.1700     1.2200
  clock uncertainty                                                                                       -0.0700     1.1500
  wptr_full/wptr_reg_7_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.1500 r
  library setup time                                                                                      -0.1247     1.0253
  data required time                                                                                                  1.0253
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0253
  data arrival time                                                                                                  -1.3552
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.3299


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_5_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1700     0.1700
  input external delay                                                                                     0.4500     0.6200 r
  rinc (in)                                                                 0.0251                         0.0251     0.6451 r
  rinc (net)                                    1     2505.9155                                            0.0000     0.6451 r
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.0251    0.0000               0.0000     0.6451 r
  io_b_rinc/DOUT (I1025_NS)                                                 0.1864                         0.4052     1.0502 r
  io_b_rinc_net (net)                          11      10.9316                                             0.0000     1.0502 r
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     1.0502 r
  rptr_empty/rinc (net)                                10.9316                                             0.0000     1.0502 r
  rptr_empty/U31/A1 (AND2X1_RVT)                                  0.0000    0.1864    0.0000               0.0000     1.0502 r
  rptr_empty/U31/Y (AND2X1_RVT)                                             0.0394                         0.0615     1.1118 r
  rptr_empty/n9 (net)                           1       0.6082                                             0.0000     1.1118 r
  rptr_empty/U20/A1 (AND2X1_RVT)                                  0.0000    0.0394    0.0000               0.0000     1.1118 r
  rptr_empty/U20/Y (AND2X1_RVT)                                             0.0285                         0.0561     1.1678 r
  rptr_empty/n52 (net)                          2       1.2982                                             0.0000     1.1678 r
  rptr_empty/U9/A2 (OR2X1_RVT)                                    0.0000    0.0285    0.0000               0.0000     1.1678 r
  rptr_empty/U9/Y (OR2X1_RVT)                                               0.0286                         0.0542     1.2220 r
  rptr_empty/n51 (net)                          2       1.2318                                             0.0000     1.2220 r
  rptr_empty/U30/A1 (AND2X1_RVT)                                  0.0000    0.0286    0.0000               0.0000     1.2220 r
  rptr_empty/U30/Y (AND2X1_RVT)                                             0.0304                         0.0559     1.2779 r
  rptr_empty/n87 (net)                          3       1.6545                                             0.0000     1.2779 r
  rptr_empty/U29/A2 (OA21X1_RVT)                                  0.0000    0.0304    0.0000               0.0000     1.2779 r
  rptr_empty/U29/Y (OA21X1_RVT)                                             0.0412                         0.0775     1.3554 r
  rptr_empty/n88 (net)                          2       2.2064                                             0.0000     1.3554 r
  rptr_empty/rptr_reg_5_/D (SDFFARX1_RVT)                         0.0000    0.0412    0.0000               0.0000     1.3554 r
  data arrival time                                                                                                   1.3554

  clock rclk (rise edge)                                                                                   0.9800     0.9800
  clock network delay (ideal)                                                                              0.1700     1.1500
  rptr_empty/rptr_reg_5_/CLK (SDFFARX1_RVT)                                                                0.0000     1.1500 r
  library setup time                                                                                      -0.1241     1.0259
  data required time                                                                                                  1.0259
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0259
  data arrival time                                                                                                  -1.3554
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.3295


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_9_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1700     0.1700
  input external delay                                                                                     0.4500     0.6200 r
  rinc (in)                                                                 0.0251                         0.0251     0.6451 r
  rinc (net)                                    1     2505.9155                                            0.0000     0.6451 r
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.0251    0.0000               0.0000     0.6451 r
  io_b_rinc/DOUT (I1025_NS)                                                 0.1864                         0.4052     1.0502 r
  io_b_rinc_net (net)                          11      10.9316                                             0.0000     1.0502 r
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     1.0502 r
  rptr_empty/rinc (net)                                10.9316                                             0.0000     1.0502 r
  rptr_empty/U87/A (INVX8_RVT)                                    0.0000    0.1864    0.0000               0.0000     1.0502 r
  rptr_empty/U87/Y (INVX8_RVT)                                              0.0652                         0.0142     1.0644 f
  rptr_empty/n76 (net)                          7       4.1301                                             0.0000     1.0644 f
  rptr_empty/U65/A1 (OR3X1_RVT)                                   0.0000    0.0652    0.0000               0.0000     1.0644 f
  rptr_empty/U65/Y (OR3X1_RVT)                                              0.0393                         0.1047     1.1691 f
  rptr_empty/n54 (net)                          2       2.1930                                             0.0000     1.1691 f
  rptr_empty/U40/A2 (AND3X1_RVT)                                  0.0000    0.0393    0.0000               0.0000     1.1691 f
  rptr_empty/U40/Y (AND3X1_RVT)                                             0.0377                         0.0806     1.2498 f
  rptr_empty/n43 (net)                          3       1.8134                                             0.0000     1.2498 f
  rptr_empty/U38/A (INVX1_RVT)                                    0.0000    0.0377    0.0000               0.0000     1.2498 f
  rptr_empty/U38/Y (INVX1_RVT)                                              0.0271                         0.0295     1.2792 r
  rptr_empty/n11 (net)                          2       1.2089                                             0.0000     1.2792 r
  rptr_empty/U37/A3 (AO22X1_RVT)                                  0.0000    0.0271    0.0000               0.0000     1.2792 r
  rptr_empty/U37/Y (AO22X1_RVT)                                             0.0446                         0.0731     1.3524 r
  rptr_empty/n90 (net)                          2       2.2064                                             0.0000     1.3524 r
  rptr_empty/rptr_reg_9_/D (SDFFARX1_RVT)                         0.0000    0.0446    0.0000               0.0000     1.3524 r
  data arrival time                                                                                                   1.3524

  clock rclk (rise edge)                                                                                   0.9800     0.9800
  clock network delay (ideal)                                                                              0.1700     1.1500
  rptr_empty/rptr_reg_9_/CLK (SDFFARX1_RVT)                                                                0.0000     1.1500 r
  library setup time                                                                                      -0.1253     1.0247
  data required time                                                                                                  1.0247
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0247
  data arrival time                                                                                                  -1.3524
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.3277


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_4_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1700     0.1700
  input external delay                                                                                     0.4600     0.6300 r
  winc (in)                                                                 0.0251                         0.0251     0.6551 r
  winc (net)                                    1     2505.9155                                            0.0000     0.6551 r
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.0251    0.0000               0.0000     0.6551 r
  io_b_winc/DOUT (I1025_NS)                                                 0.1852                         0.4040     1.0590 r
  io_b_winc_net (net)                          21       9.1820                                             0.0000     1.0590 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     1.0590 r
  wptr_full/winc (net)                                  9.1820                                             0.0000     1.0590 r
  wptr_full/U88/A2 (NAND2X0_RVT)                                  0.0000    0.1852    0.0000               0.0000     1.0590 r
  wptr_full/U88/Y (NAND2X0_RVT)                                             0.0909                         0.0802     1.1393 f
  wptr_full/n71 (net)                           3       1.6386                                             0.0000     1.1393 f
  wptr_full/U79/A2 (NAND2X0_RVT)                                  0.0000    0.0909    0.0000               0.0000     1.1393 f
  wptr_full/U79/Y (NAND2X0_RVT)                                             0.0779                         0.0888     1.2281 r
  wptr_full/n102 (net)                          3       1.8102                                             0.0000     1.2281 r
  wptr_full/U101/A1 (NAND2X0_RVT)                                 0.0000    0.0779    0.0000               0.0000     1.2281 r
  wptr_full/U101/Y (NAND2X0_RVT)                                            0.0750                         0.0641     1.2922 f
  wptr_full/n75 (net)                           3       1.8108                                             0.0000     1.2922 f
  wptr_full/U98/A1 (NAND2X0_RVT)                                  0.0000    0.0750    0.0000               0.0000     1.2922 f
  wptr_full/U98/Y (NAND2X0_RVT)                                             0.0467                         0.0556     1.3478 r
  wptr_full/n119 (net)                          1       0.5122                                             0.0000     1.3478 r
  wptr_full/wptr_reg_4_/D (SDFFARX1_RVT)                          0.0000    0.0467    0.0000               0.0000     1.3478 r
  data arrival time                                                                                                   1.3478

  clock wclk (rise edge)                                                                                   1.0500     1.0500
  clock network delay (ideal)                                                                              0.1700     1.2200
  clock uncertainty                                                                                       -0.0700     1.1500
  wptr_full/wptr_reg_4_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.1500 r
  library setup time                                                                                      -0.1261     1.0239
  data required time                                                                                                  1.0239
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0239
  data arrival time                                                                                                  -1.3478
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.3239


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_8_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1700     0.1700
  input external delay                                                                                     0.4500     0.6200 r
  rinc (in)                                                                 0.0251                         0.0251     0.6451 r
  rinc (net)                                    1     2505.9155                                            0.0000     0.6451 r
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.0251    0.0000               0.0000     0.6451 r
  io_b_rinc/DOUT (I1025_NS)                                                 0.1864                         0.4052     1.0502 r
  io_b_rinc_net (net)                          11      10.9316                                             0.0000     1.0502 r
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     1.0502 r
  rptr_empty/rinc (net)                                10.9316                                             0.0000     1.0502 r
  rptr_empty/U13/A1 (AND2X1_RVT)                                  0.0000    0.1864    0.0000               0.0000     1.0502 r
  rptr_empty/U13/Y (AND2X1_RVT)                                             0.0385                         0.0601     1.1103 r
  rptr_empty/n1 (net)                           1       0.4721                                             0.0000     1.1103 r
  rptr_empty/U16/A2 (NAND2X0_RVT)                                 0.0000    0.0385    0.0000               0.0000     1.1103 r
  rptr_empty/U16/Y (NAND2X0_RVT)                                            0.0457                         0.0457     1.1560 f
  rptr_empty/n58 (net)                          2       1.0945                                             0.0000     1.1560 f
  rptr_empty/U15/A1 (NAND2X0_RVT)                                 0.0000    0.0457    0.0000               0.0000     1.1560 f
  rptr_empty/U15/Y (NAND2X0_RVT)                                            0.0494                         0.0549     1.2109 r
  rptr_empty/n59 (net)                          2       1.2024                                             0.0000     1.2109 r
  rptr_empty/U64/A (INVX0_RVT)                                    0.0000    0.0494    0.0000               0.0000     1.2109 r
  rptr_empty/U64/Y (INVX0_RVT)                                              0.0354                         0.0317     1.2426 f
  rptr_empty/n28 (net)                          2       1.1222                                             0.0000     1.2426 f
  rptr_empty/U39/A1 (OAI22X1_RVT)                                 0.0000    0.0354    0.0000               0.0000     1.2426 f
  rptr_empty/U39/Y (OAI22X1_RVT)                                            0.0308                         0.1076     1.3502 r
  rptr_empty/n91 (net)                          2       2.2064                                             0.0000     1.3502 r
  rptr_empty/rptr_reg_8_/D (SDFFARX1_RVT)                         0.0000    0.0308    0.0000               0.0000     1.3502 r
  data arrival time                                                                                                   1.3502

  clock rclk (rise edge)                                                                                   0.9800     0.9800
  clock network delay (ideal)                                                                              0.1700     1.1500
  rptr_empty/rptr_reg_8_/CLK (SDFFARX1_RVT)                                                                0.0000     1.1500 r
  library setup time                                                                                      -0.1206     1.0294
  data required time                                                                                                  1.0294
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0294
  data arrival time                                                                                                  -1.3502
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.3208


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_4_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1700     0.1700
  input external delay                                                                                     0.4500     0.6200 r
  rinc (in)                                                                 0.0251                         0.0251     0.6451 r
  rinc (net)                                    1     2505.9155                                            0.0000     0.6451 r
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.0251    0.0000               0.0000     0.6451 r
  io_b_rinc/DOUT (I1025_NS)                                                 0.1864                         0.4052     1.0502 r
  io_b_rinc_net (net)                          11      10.9316                                             0.0000     1.0502 r
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     1.0502 r
  rptr_empty/rinc (net)                                10.9316                                             0.0000     1.0502 r
  rptr_empty/U31/A1 (AND2X1_RVT)                                  0.0000    0.1864    0.0000               0.0000     1.0502 r
  rptr_empty/U31/Y (AND2X1_RVT)                                             0.0394                         0.0615     1.1118 r
  rptr_empty/n9 (net)                           1       0.6082                                             0.0000     1.1118 r
  rptr_empty/U20/A1 (AND2X1_RVT)                                  0.0000    0.0394    0.0000               0.0000     1.1118 r
  rptr_empty/U20/Y (AND2X1_RVT)                                             0.0285                         0.0561     1.1678 r
  rptr_empty/n52 (net)                          2       1.2982                                             0.0000     1.1678 r
  rptr_empty/U9/A2 (OR2X1_RVT)                                    0.0000    0.0285    0.0000               0.0000     1.1678 r
  rptr_empty/U9/Y (OR2X1_RVT)                                               0.0286                         0.0542     1.2220 r
  rptr_empty/n51 (net)                          2       1.2318                                             0.0000     1.2220 r
  rptr_empty/U30/A1 (AND2X1_RVT)                                  0.0000    0.0286    0.0000               0.0000     1.2220 r
  rptr_empty/U30/Y (AND2X1_RVT)                                             0.0304                         0.0559     1.2779 r
  rptr_empty/n87 (net)                          3       1.6545                                             0.0000     1.2779 r
  rptr_empty/U69/A3 (AO22X1_RVT)                                  0.0000    0.0304    0.0000               0.0000     1.2779 r
  rptr_empty/U69/Y (AO22X1_RVT)                                             0.0389                         0.0688     1.3467 r
  rptr_empty/n95 (net)                          2       1.4962                                             0.0000     1.3467 r
  rptr_empty/rptr_reg_4_/D (SDFFARX1_RVT)                         0.0000    0.0389    0.0000               0.0000     1.3467 r
  data arrival time                                                                                                   1.3467

  clock rclk (rise edge)                                                                                   0.9800     0.9800
  clock network delay (ideal)                                                                              0.1700     1.1500
  rptr_empty/rptr_reg_4_/CLK (SDFFARX1_RVT)                                                                0.0000     1.1500 r
  library setup time                                                                                      -0.1233     1.0267
  data required time                                                                                                  1.0267
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0267
  data arrival time                                                                                                  -1.3467
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.3200


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_8_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1700     0.1700
  input external delay                                                                                     0.4600     0.6300 r
  winc (in)                                                                 0.0251                         0.0251     0.6551 r
  winc (net)                                    1     2505.9155                                            0.0000     0.6551 r
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.0251    0.0000               0.0000     0.6551 r
  io_b_winc/DOUT (I1025_NS)                                                 0.1852                         0.4040     1.0590 r
  io_b_winc_net (net)                          21       9.1820                                             0.0000     1.0590 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     1.0590 r
  wptr_full/winc (net)                                  9.1820                                             0.0000     1.0590 r
  wptr_full/U26/A (INVX1_RVT)                                     0.0000    0.1852    0.0000               0.0000     1.0590 r
  wptr_full/U26/Y (INVX1_RVT)                                               0.0800                         0.0362     1.0953 f
  wptr_full/n81 (net)                           3       1.6314                                             0.0000     1.0953 f
  wptr_full/U93/A2 (NAND2X0_RVT)                                  0.0000    0.0800    0.0000               0.0000     1.0953 f
  wptr_full/U93/Y (NAND2X0_RVT)                                             0.0527                         0.0632     1.1584 r
  wptr_full/n51 (net)                           1       0.6222                                             0.0000     1.1584 r
  wptr_full/U25/A1 (NAND3X0_RVT)                                  0.0000    0.0527    0.0000               0.0000     1.1584 r
  wptr_full/U25/Y (NAND3X0_RVT)                                             0.0998                         0.0780     1.2364 f
  wptr_full/n41 (net)                           4       2.1408                                             0.0000     1.2364 f
  wptr_full/U24/A4 (AO22X1_RVT)                                   0.0000    0.0998    0.0000               0.0000     1.2364 f
  wptr_full/U24/Y (AO22X1_RVT)                                              0.0421                         0.0910     1.3274 f
  wptr_full/n80 (net)                           2       2.2703                                             0.0000     1.3274 f
  wptr_full/U103/A (INVX0_RVT)                                    0.0000    0.0421    0.0000               0.0000     1.3274 f
  wptr_full/U103/Y (INVX0_RVT)                                              0.0261                         0.0279     1.3553 r
  wptr_full/n123 (net)                          1       0.5119                                             0.0000     1.3553 r
  wptr_full/wptr_reg_8_/D (SDFFASX1_RVT)                          0.0000    0.0261    0.0000               0.0000     1.3553 r
  data arrival time                                                                                                   1.3553

  clock wclk (rise edge)                                                                                   1.0500     1.0500
  clock network delay (ideal)                                                                              0.1700     1.2200
  clock uncertainty                                                                                       -0.0700     1.1500
  wptr_full/wptr_reg_8_/CLK (SDFFASX1_RVT)                                                                 0.0000     1.1500 r
  library setup time                                                                                      -0.1146     1.0354
  data required time                                                                                                  1.0354
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0354
  data arrival time                                                                                                  -1.3553
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.3198


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_3_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1700     0.1700
  input external delay                                                                                     0.4600     0.6300 r
  winc (in)                                                                 0.0251                         0.0251     0.6551 r
  winc (net)                                    1     2505.9155                                            0.0000     0.6551 r
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.0251    0.0000               0.0000     0.6551 r
  io_b_winc/DOUT (I1025_NS)                                                 0.1852                         0.4040     1.0590 r
  io_b_winc_net (net)                          21       9.1820                                             0.0000     1.0590 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     1.0590 r
  wptr_full/winc (net)                                  9.1820                                             0.0000     1.0590 r
  wptr_full/U88/A2 (NAND2X0_RVT)                                  0.0000    0.1852    0.0000               0.0000     1.0590 r
  wptr_full/U88/Y (NAND2X0_RVT)                                             0.0909                         0.0802     1.1393 f
  wptr_full/n71 (net)                           3       1.6386                                             0.0000     1.1393 f
  wptr_full/U57/A3 (OA21X1_RVT)                                   0.0000    0.0909    0.0000               0.0000     1.1393 f
  wptr_full/U57/Y (OA21X1_RVT)                                              0.0375                         0.0943     1.2336 f
  wptr_full/n109 (net)                          3       1.6286                                             0.0000     1.2336 f
  wptr_full/U10/A (INVX0_RVT)                                     0.0000    0.0375    0.0000               0.0000     1.2336 f
  wptr_full/U10/Y (INVX0_RVT)                                               0.0303                         0.0338     1.2674 r
  wptr_full/n96 (net)                           2       1.1605                                             0.0000     1.2674 r
  wptr_full/U108/A4 (AO22X1_RVT)                                  0.0000    0.0303    0.0000               0.0000     1.2674 r
  wptr_full/U108/Y (AO22X1_RVT)                                             0.0389                         0.0728     1.3402 r
  wptr_full/n117 (net)                          2       1.4962                                             0.0000     1.3402 r
  wptr_full/wptr_reg_3_/D (SDFFARX1_RVT)                          0.0000    0.0389    0.0000               0.0000     1.3402 r
  data arrival time                                                                                                   1.3402

  clock wclk (rise edge)                                                                                   1.0500     1.0500
  clock network delay (ideal)                                                                              0.1700     1.2200
  clock uncertainty                                                                                       -0.0700     1.1500
  wptr_full/wptr_reg_3_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.1500 r
  library setup time                                                                                      -0.1233     1.0267
  data required time                                                                                                  1.0267
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0267
  data arrival time                                                                                                  -1.3402
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.3135


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_6_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1700     0.1700
  input external delay                                                                                     0.4600     0.6300 r
  winc (in)                                                                 0.0251                         0.0251     0.6551 r
  winc (net)                                    1     2505.9155                                            0.0000     0.6551 r
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.0251    0.0000               0.0000     0.6551 r
  io_b_winc/DOUT (I1025_NS)                                                 0.1852                         0.4040     1.0590 r
  io_b_winc_net (net)                          21       9.1820                                             0.0000     1.0590 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     1.0590 r
  wptr_full/winc (net)                                  9.1820                                             0.0000     1.0590 r
  wptr_full/U26/A (INVX1_RVT)                                     0.0000    0.1852    0.0000               0.0000     1.0590 r
  wptr_full/U26/Y (INVX1_RVT)                                               0.0800                         0.0362     1.0953 f
  wptr_full/n81 (net)                           3       1.6314                                             0.0000     1.0953 f
  wptr_full/U31/A2 (OR2X1_RVT)                                    0.0000    0.0800    0.0000               0.0000     1.0953 f
  wptr_full/U31/Y (OR2X1_RVT)                                               0.0305                         0.0655     1.1607 f
  wptr_full/n79 (net)                           2       1.0286                                             0.0000     1.1607 f
  wptr_full/U30/A1 (NAND2X0_RVT)                                  0.0000    0.0305    0.0000               0.0000     1.1607 f
  wptr_full/U30/Y (NAND2X0_RVT)                                             0.0347                         0.0382     1.1989 r
  wptr_full/n29 (net)                           1       0.6082                                             0.0000     1.1989 r
  wptr_full/U48/A1 (AND2X1_RVT)                                   0.0000    0.0347    0.0000               0.0000     1.1989 r
  wptr_full/U48/Y (AND2X1_RVT)                                              0.0364                         0.0623     1.2611 r
  wptr_full/n100 (net)                          3       2.3916                                             0.0000     1.2611 r
  wptr_full/U67/A3 (AO22X1_RVT)                                   0.0000    0.0364    0.0000               0.0000     1.2611 r
  wptr_full/U67/Y (AO22X1_RVT)                                              0.0445                         0.0759     1.3370 r
  wptr_full/n120 (net)                          2       2.2064                                             0.0000     1.3370 r
  wptr_full/wptr_reg_6_/D (SDFFARX1_RVT)                          0.0000    0.0445    0.0000               0.0000     1.3370 r
  data arrival time                                                                                                   1.3370

  clock wclk (rise edge)                                                                                   1.0500     1.0500
  clock network delay (ideal)                                                                              0.1700     1.2200
  clock uncertainty                                                                                       -0.0700     1.1500
  wptr_full/wptr_reg_6_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.1500 r
  library setup time                                                                                      -0.1253     1.0247
  data required time                                                                                                  1.0247
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0247
  data arrival time                                                                                                  -1.3370
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.3123


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_5_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1700     0.1700
  input external delay                                                                                     0.4600     0.6300 r
  winc (in)                                                                 0.0251                         0.0251     0.6551 r
  winc (net)                                    1     2505.9155                                            0.0000     0.6551 r
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.0251    0.0000               0.0000     0.6551 r
  io_b_winc/DOUT (I1025_NS)                                                 0.1852                         0.4040     1.0590 r
  io_b_winc_net (net)                          21       9.1820                                             0.0000     1.0590 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     1.0590 r
  wptr_full/winc (net)                                  9.1820                                             0.0000     1.0590 r
  wptr_full/U51/A1 (NAND4X0_RVT)                                  0.0000    0.1852    0.0000               0.0000     1.0590 r
  wptr_full/U51/Y (NAND4X0_RVT)                                             0.1048                         0.0573     1.1164 f
  wptr_full/n24 (net)                           1       0.5560                                             0.0000     1.1164 f
  wptr_full/U54/A1 (AO21X1_RVT)                                   0.0000    0.1048    0.0000               0.0000     1.1164 f
  wptr_full/U54/Y (AO21X1_RVT)                                              0.0373                         0.1111     1.2275 f
  wptr_full/n39 (net)                           3       1.9066                                             0.0000     1.2275 f
  wptr_full/U53/A (INVX1_RVT)                                     0.0000    0.0373    0.0000               0.0000     1.2275 f
  wptr_full/U53/Y (INVX1_RVT)                                               0.0260                         0.0283     1.2558 r
  wptr_full/n86 (net)                           2       1.0614                                             0.0000     1.2558 r
  wptr_full/U42/A4 (OA22X1_RVT)                                   0.0000    0.0260    0.0000               0.0000     1.2558 r
  wptr_full/U42/Y (OA22X1_RVT)                                              0.0436                         0.0737     1.3295 r
  wptr_full/n115 (net)                          2       2.2064                                             0.0000     1.3295 r
  wptr_full/wptr_reg_5_/D (SDFFARX1_RVT)                          0.0000    0.0436    0.0000               0.0000     1.3295 r
  data arrival time                                                                                                   1.3295

  clock wclk (rise edge)                                                                                   1.0500     1.0500
  clock network delay (ideal)                                                                              0.1700     1.2200
  clock uncertainty                                                                                       -0.0700     1.1500
  wptr_full/wptr_reg_5_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.1500 r
  library setup time                                                                                      -0.1250     1.0250
  data required time                                                                                                  1.0250
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0250
  data arrival time                                                                                                  -1.3295
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.3045


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_2_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1700     0.1700
  input external delay                                                                                     0.4500     0.6200 r
  rinc (in)                                                                 0.0251                         0.0251     0.6451 r
  rinc (net)                                    1     2505.9155                                            0.0000     0.6451 r
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.0251    0.0000               0.0000     0.6451 r
  io_b_rinc/DOUT (I1025_NS)                                                 0.1864                         0.4052     1.0502 r
  io_b_rinc_net (net)                          11      10.9316                                             0.0000     1.0502 r
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     1.0502 r
  rptr_empty/rinc (net)                                10.9316                                             0.0000     1.0502 r
  rptr_empty/U87/A (INVX8_RVT)                                    0.0000    0.1864    0.0000               0.0000     1.0502 r
  rptr_empty/U87/Y (INVX8_RVT)                                              0.0652                         0.0142     1.0644 f
  rptr_empty/n76 (net)                          7       4.1301                                             0.0000     1.0644 f
  rptr_empty/U89/A1 (NAND2X0_RVT)                                 0.0000    0.0652    0.0000               0.0000     1.0644 f
  rptr_empty/U89/Y (NAND2X0_RVT)                                            0.0434                         0.0531     1.1175 r
  rptr_empty/n64 (net)                          1       0.5464                                             0.0000     1.1175 r
  rptr_empty/U82/A2 (AND2X1_RVT)                                  0.0000    0.0434    0.0000               0.0000     1.1175 r
  rptr_empty/U82/Y (AND2X1_RVT)                                             0.0228                         0.0550     1.1725 r
  rptr_empty/n53 (net)                          1       0.6082                                             0.0000     1.1725 r
  rptr_empty/U34/A1 (AND2X1_RVT)                                  0.0000    0.0228    0.0000               0.0000     1.1725 r
  rptr_empty/U34/Y (AND2X1_RVT)                                             0.0257                         0.0502     1.2227 r
  rptr_empty/n83 (net)                          2       1.0700                                             0.0000     1.2227 r
  rptr_empty/U73/A1 (NAND2X0_RVT)                                 0.0000    0.0257    0.0000               0.0000     1.2227 r
  rptr_empty/U73/Y (NAND2X0_RVT)                                            0.0620                         0.0478     1.2705 f
  rptr_empty/n39 (net)                          3       1.6304                                             0.0000     1.2705 f
  rptr_empty/U66/A1 (NAND2X0_RVT)                                 0.0000    0.0620    0.0000               0.0000     1.2705 f
  rptr_empty/U66/Y (NAND2X0_RVT)                                            0.0417                         0.0511     1.3217 r
  rptr_empty/n92 (net)                          1       0.5122                                             0.0000     1.3217 r
  rptr_empty/rptr_reg_2_/D (SDFFARX1_RVT)                         0.0000    0.0417    0.0000               0.0000     1.3217 r
  data arrival time                                                                                                   1.3217

  clock rclk (rise edge)                                                                                   0.9800     0.9800
  clock network delay (ideal)                                                                              0.1700     1.1500
  rptr_empty/rptr_reg_2_/CLK (SDFFARX1_RVT)                                                                0.0000     1.1500 r
  library setup time                                                                                      -0.1243     1.0257
  data required time                                                                                                  1.0257
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0257
  data arrival time                                                                                                  -1.3217
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.2960


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_10_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1700     0.1700
  input external delay                                                                                     0.4600     0.6300 r
  winc (in)                                                                 0.0251                         0.0251     0.6551 r
  winc (net)                                    1     2505.9155                                            0.0000     0.6551 r
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.0251    0.0000               0.0000     0.6551 r
  io_b_winc/DOUT (I1025_NS)                                                 0.1852                         0.4040     1.0590 r
  io_b_winc_net (net)                          21       9.1820                                             0.0000     1.0590 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     1.0590 r
  wptr_full/winc (net)                                  9.1820                                             0.0000     1.0590 r
  wptr_full/U36/A4 (NAND4X0_RVT)                                  0.0000    0.1852    0.0000               0.0000     1.0590 r
  wptr_full/U36/Y (NAND4X0_RVT)                                             0.1269                         0.1216     1.1806 f
  wptr_full/n45 (net)                           2       2.2176                                             0.0000     1.1806 f
  wptr_full/U49/A1 (XOR2X2_RVT)                                   0.0000    0.1269    0.0000               0.0000     1.1806 f
  wptr_full/U49/Y (XOR2X2_RVT)                                              0.0452                         0.1205     1.3011 r
  wptr_full/n107 (net)                          2       1.0700                                             0.0000     1.3011 r
  wptr_full/wbin_reg_10_/D (SDFFARX1_RVT)                         0.0000    0.0452    0.0000               0.0000     1.3011 r
  data arrival time                                                                                                   1.3011

  clock wclk (rise edge)                                                                                   1.0500     1.0500
  clock network delay (ideal)                                                                              0.1700     1.2200
  clock uncertainty                                                                                       -0.0700     1.1500
  wptr_full/wbin_reg_10_/CLK (SDFFARX1_RVT)                                                                0.0000     1.1500 r
  library setup time                                                                                      -0.1255     1.0245
  data required time                                                                                                  1.0245
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0245
  data arrival time                                                                                                  -1.3011
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.2766


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_0_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1700     0.1700
  input external delay                                                                                     0.4500     0.6200 r
  rinc (in)                                                                 0.0251                         0.0251     0.6451 r
  rinc (net)                                    1     2505.9155                                            0.0000     0.6451 r
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.0251    0.0000               0.0000     0.6451 r
  io_b_rinc/DOUT (I1025_NS)                                                 0.1864                         0.4052     1.0502 r
  io_b_rinc_net (net)                          11      10.9316                                             0.0000     1.0502 r
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     1.0502 r
  rptr_empty/rinc (net)                                10.9316                                             0.0000     1.0502 r
  rptr_empty/U80/A4 (OA22X1_RVT)                                  0.0000    0.1864    0.0000               0.0000     1.0502 r
  rptr_empty/U80/Y (OA22X1_RVT)                                             0.0531                         0.1005     1.1507 r
  rptr_empty/n70 (net)                          2       1.8458                                             0.0000     1.1507 r
  rptr_empty/U79/A1 (AND2X1_RVT)                                  0.0000    0.0531    0.0000               0.0000     1.1507 r
  rptr_empty/U79/Y (AND2X1_RVT)                                             0.0290                         0.0576     1.2083 r
  rptr_empty/n82 (net)                          2       1.0897                                             0.0000     1.2083 r
  rptr_empty/U93/A2 (MUX21X2_RVT)                                 0.0000    0.0290    0.0000               0.0000     1.2083 r
  rptr_empty/U93/Y (MUX21X2_RVT)                                            0.0428                         0.0917     1.3000 r
  rptr_empty/n96 (net)                          2       2.2064                                             0.0000     1.3000 r
  rptr_empty/rptr_reg_0_/D (SDFFARX1_RVT)                         0.0000    0.0428    0.0000               0.0000     1.3000 r
  data arrival time                                                                                                   1.3000

  clock rclk (rise edge)                                                                                   0.9800     0.9800
  clock network delay (ideal)                                                                              0.1700     1.1500
  rptr_empty/rptr_reg_0_/CLK (SDFFARX1_RVT)                                                                0.0000     1.1500 r
  library setup time                                                                                      -0.1247     1.0253
  data required time                                                                                                  1.0253
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0253
  data arrival time                                                                                                  -1.3000
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.2747


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_0_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1700     0.1700
  input external delay                                                                                     0.4600     0.6300 r
  winc (in)                                                                 0.0251                         0.0251     0.6551 r
  winc (net)                                    1     2505.9155                                            0.0000     0.6551 r
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.0251    0.0000               0.0000     0.6551 r
  io_b_winc/DOUT (I1025_NS)                                                 0.1852                         0.4040     1.0590 r
  io_b_winc_net (net)                          21       9.1820                                             0.0000     1.0590 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     1.0590 r
  wptr_full/winc (net)                                  9.1820                                             0.0000     1.0590 r
  wptr_full/U109/A1 (AND2X1_RVT)                                  0.0000    0.1852    0.0000               0.0000     1.0590 r
  wptr_full/U109/Y (AND2X1_RVT)                                             0.0391                         0.0612     1.1203 r
  wptr_full/n83 (net)                           1       0.5798                                             0.0000     1.1203 r
  wptr_full/U5/A2 (OA21X1_RVT)                                    0.0000    0.0391    0.0000               0.0000     1.1203 r
  wptr_full/U5/Y (OA21X1_RVT)                                               0.0390                         0.0763     1.1966 r
  wptr_full/n110 (net)                          2       1.7497                                             0.0000     1.1966 r
  wptr_full/U4/S0 (MUX21X2_RVT)                                   0.0000    0.0390    0.0000               0.0000     1.1966 r
  wptr_full/U4/Y (MUX21X2_RVT)                                              0.0428                         0.0948     1.2915 r
  wptr_full/n113 (net)                          2       2.2064                                             0.0000     1.2915 r
  wptr_full/wptr_reg_0_/D (SDFFARX1_RVT)                          0.0000    0.0428    0.0000               0.0000     1.2915 r
  data arrival time                                                                                                   1.2915

  clock wclk (rise edge)                                                                                   1.0500     1.0500
  clock network delay (ideal)                                                                              0.1700     1.2200
  clock uncertainty                                                                                       -0.0700     1.1500
  wptr_full/wptr_reg_0_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.1500 r
  library setup time                                                                                      -0.1247     1.0253
  data required time                                                                                                  1.0253
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0253
  data arrival time                                                                                                  -1.2915
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.2662


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_4_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1700     0.1700
  input external delay                                                                                     0.4600     0.6300 r
  winc (in)                                                                 0.0251                         0.0251     0.6551 r
  winc (net)                                    1     2505.9155                                            0.0000     0.6551 r
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.0251    0.0000               0.0000     0.6551 r
  io_b_winc/DOUT (I1025_NS)                                                 0.1852                         0.4040     1.0590 r
  io_b_winc_net (net)                          21       9.1820                                             0.0000     1.0590 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     1.0590 r
  wptr_full/winc (net)                                  9.1820                                             0.0000     1.0590 r
  wptr_full/U88/A2 (NAND2X0_RVT)                                  0.0000    0.1852    0.0000               0.0000     1.0590 r
  wptr_full/U88/Y (NAND2X0_RVT)                                             0.0909                         0.0802     1.1393 f
  wptr_full/n71 (net)                           3       1.6386                                             0.0000     1.1393 f
  wptr_full/U79/A2 (NAND2X0_RVT)                                  0.0000    0.0909    0.0000               0.0000     1.1393 f
  wptr_full/U79/Y (NAND2X0_RVT)                                             0.0779                         0.0888     1.2281 r
  wptr_full/n102 (net)                          3       1.8102                                             0.0000     1.2281 r
  wptr_full/U116/A2 (AND2X1_RVT)                                  0.0000    0.0779    0.0000               0.0000     1.2281 r
  wptr_full/U116/Y (AND2X1_RVT)                                             0.0244                         0.0610     1.2891 r
  wptr_full/n135 (net)                          1       0.5122                                             0.0000     1.2891 r
  wptr_full/wbin_reg_4_/D (SDFFARX1_RVT)                          0.0000    0.0244    0.0000               0.0000     1.2891 r
  data arrival time                                                                                                   1.2891

  clock wclk (rise edge)                                                                                   1.0500     1.0500
  clock network delay (ideal)                                                                              0.1700     1.2200
  clock uncertainty                                                                                       -0.0700     1.1500
  wptr_full/wbin_reg_4_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.1500 r
  library setup time                                                                                      -0.1193     1.0307
  data required time                                                                                                  1.0307
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0307
  data arrival time                                                                                                  -1.2891
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.2585


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_1_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1700     0.1700
  input external delay                                                                                     0.4600     0.6300 r
  winc (in)                                                                 0.0251                         0.0251     0.6551 r
  winc (net)                                    1     2505.9155                                            0.0000     0.6551 r
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.0251    0.0000               0.0000     0.6551 r
  io_b_winc/DOUT (I1025_NS)                                                 0.1852                         0.4040     1.0590 r
  io_b_winc_net (net)                          21       9.1820                                             0.0000     1.0590 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     1.0590 r
  wptr_full/winc (net)                                  9.1820                                             0.0000     1.0590 r
  wptr_full/U27/A (INVX2_RVT)                                     0.0000    0.1852    0.0000               0.0000     1.0590 r
  wptr_full/U27/Y (INVX2_RVT)                                               0.0635                         0.0115     1.0705 f
  wptr_full/n13 (net)                           1       0.5546                                             0.0000     1.0705 f
  wptr_full/U94/A1 (NAND2X0_RVT)                                  0.0000    0.0635    0.0000               0.0000     1.0705 f
  wptr_full/U94/Y (NAND2X0_RVT)                                             0.0490                         0.0598     1.1303 r
  wptr_full/n106 (net)                          2       0.9375                                             0.0000     1.1303 r
  wptr_full/U105/A2 (NAND2X0_RVT)                                 0.0000    0.0490    0.0000               0.0000     1.1303 r
  wptr_full/U105/Y (NAND2X0_RVT)                                            0.0507                         0.0508     1.1811 f
  wptr_full/n98 (net)                           1       1.2306                                             0.0000     1.1811 f
  wptr_full/U33/S0 (MUX21X2_RVT)                                  0.0000    0.0507    0.0000               0.0000     1.1811 f
  wptr_full/U33/Y (MUX21X2_RVT)                                             0.0428                         0.0985     1.2795 r
  wptr_full/n114 (net)                          2       2.2064                                             0.0000     1.2795 r
  wptr_full/wptr_reg_1_/D (SDFFARX1_RVT)                          0.0000    0.0428    0.0000               0.0000     1.2795 r
  data arrival time                                                                                                   1.2795

  clock wclk (rise edge)                                                                                   1.0500     1.0500
  clock network delay (ideal)                                                                              0.1700     1.2200
  clock uncertainty                                                                                       -0.0700     1.1500
  wptr_full/wptr_reg_1_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.1500 r
  library setup time                                                                                      -0.1247     1.0253
  data required time                                                                                                  1.0253
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0253
  data arrival time                                                                                                  -1.2795
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.2542


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_5_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1700     0.1700
  input external delay                                                                                     0.4500     0.6200 r
  rinc (in)                                                                 0.0251                         0.0251     0.6451 r
  rinc (net)                                    1     2505.9155                                            0.0000     0.6451 r
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.0251    0.0000               0.0000     0.6451 r
  io_b_rinc/DOUT (I1025_NS)                                                 0.1864                         0.4052     1.0502 r
  io_b_rinc_net (net)                          11      10.9316                                             0.0000     1.0502 r
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     1.0502 r
  rptr_empty/rinc (net)                                10.9316                                             0.0000     1.0502 r
  rptr_empty/U31/A1 (AND2X1_RVT)                                  0.0000    0.1864    0.0000               0.0000     1.0502 r
  rptr_empty/U31/Y (AND2X1_RVT)                                             0.0394                         0.0615     1.1118 r
  rptr_empty/n9 (net)                           1       0.6082                                             0.0000     1.1118 r
  rptr_empty/U20/A1 (AND2X1_RVT)                                  0.0000    0.0394    0.0000               0.0000     1.1118 r
  rptr_empty/U20/Y (AND2X1_RVT)                                             0.0285                         0.0561     1.1678 r
  rptr_empty/n52 (net)                          2       1.2982                                             0.0000     1.1678 r
  rptr_empty/U9/A2 (OR2X1_RVT)                                    0.0000    0.0285    0.0000               0.0000     1.1678 r
  rptr_empty/U9/Y (OR2X1_RVT)                                               0.0286                         0.0542     1.2220 r
  rptr_empty/n51 (net)                          2       1.2318                                             0.0000     1.2220 r
  rptr_empty/U30/A1 (AND2X1_RVT)                                  0.0000    0.0286    0.0000               0.0000     1.2220 r
  rptr_empty/U30/Y (AND2X1_RVT)                                             0.0304                         0.0559     1.2779 r
  rptr_empty/n87 (net)                          3       1.6545                                             0.0000     1.2779 r
  rptr_empty/rbin_reg_5_/D (SDFFARX1_RVT)                         0.0000    0.0304    0.0000               0.0000     1.2779 r
  data arrival time                                                                                                   1.2779

  clock rclk (rise edge)                                                                                   0.9800     0.9800
  clock network delay (ideal)                                                                              0.1700     1.1500
  rptr_empty/rbin_reg_5_/CLK (SDFFARX1_RVT)                                                                0.0000     1.1500 r
  library setup time                                                                                      -0.1206     1.0294
  data required time                                                                                                  1.0294
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0294
  data arrival time                                                                                                  -1.2779
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.2485


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_7_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1700     0.1700
  input external delay                                                                                     0.4500     0.6200 r
  rinc (in)                                                                 0.0251                         0.0251     0.6451 r
  rinc (net)                                    1     2505.9155                                            0.0000     0.6451 r
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.0251    0.0000               0.0000     0.6451 r
  io_b_rinc/DOUT (I1025_NS)                                                 0.1864                         0.4052     1.0502 r
  io_b_rinc_net (net)                          11      10.9316                                             0.0000     1.0502 r
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     1.0502 r
  rptr_empty/rinc (net)                                10.9316                                             0.0000     1.0502 r
  rptr_empty/U24/A2 (AND2X1_RVT)                                  0.0000    0.1864    0.0000               0.0000     1.0502 r
  rptr_empty/U24/Y (AND2X1_RVT)                                             0.0324                         0.0691     1.1194 r
  rptr_empty/n5 (net)                           1       0.4721                                             0.0000     1.1194 r
  rptr_empty/U23/A2 (NAND2X0_RVT)                                 0.0000    0.0324    0.0000               0.0000     1.1194 r
  rptr_empty/U23/Y (NAND2X0_RVT)                                            0.0447                         0.0440     1.1634 f
  rptr_empty/n30 (net)                          2       1.0945                                             0.0000     1.1634 f
  rptr_empty/U22/A1 (NAND2X0_RVT)                                 0.0000    0.0447    0.0000               0.0000     1.1634 f
  rptr_empty/U22/Y (NAND2X0_RVT)                                            0.0399                         0.0449     1.2083 r
  rptr_empty/n22 (net)                          1       0.6082                                             0.0000     1.2083 r
  rptr_empty/U50/A1 (AND2X1_RVT)                                  0.0000    0.0399    0.0000               0.0000     1.2083 r
  rptr_empty/U50/Y (AND2X1_RVT)                                             0.0366                         0.0633     1.2715 r
  rptr_empty/n85 (net)                          3       2.3584                                             0.0000     1.2715 r
  rptr_empty/rbin_reg_7_/D (SDFFARX1_RVT)                         0.0000    0.0366    0.0000               0.0000     1.2715 r
  data arrival time                                                                                                   1.2715

  clock rclk (rise edge)                                                                                   0.9800     0.9800
  clock network delay (ideal)                                                                              0.1700     1.1500
  rptr_empty/rbin_reg_7_/CLK (SDFFARX1_RVT)                                                                0.0000     1.1500 r
  library setup time                                                                                      -0.1225     1.0275
  data required time                                                                                                  1.0275
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0275
  data arrival time                                                                                                  -1.2715
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.2440


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_10_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1700     0.1700
  input external delay                                                                                     0.4500     0.6200 r
  rinc (in)                                                                 0.0251                         0.0251     0.6451 r
  rinc (net)                                    1     2505.9155                                            0.0000     0.6451 r
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.0251    0.0000               0.0000     0.6451 r
  io_b_rinc/DOUT (I1025_NS)                                                 0.1864                         0.4052     1.0502 r
  io_b_rinc_net (net)                          11      10.9316                                             0.0000     1.0502 r
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     1.0502 r
  rptr_empty/rinc (net)                                10.9316                                             0.0000     1.0502 r
  rptr_empty/U87/A (INVX8_RVT)                                    0.0000    0.1864    0.0000               0.0000     1.0502 r
  rptr_empty/U87/Y (INVX8_RVT)                                              0.0652                         0.0142     1.0644 f
  rptr_empty/n76 (net)                          7       4.1301                                             0.0000     1.0644 f
  rptr_empty/U65/A1 (OR3X1_RVT)                                   0.0000    0.0652    0.0000               0.0000     1.0644 f
  rptr_empty/U65/Y (OR3X1_RVT)                                              0.0393                         0.1047     1.1691 f
  rptr_empty/n54 (net)                          2       2.1930                                             0.0000     1.1691 f
  rptr_empty/U49/A1 (XNOR2X2_RVT)                                 0.0000    0.0393    0.0000               0.0000     1.1691 f
  rptr_empty/U49/Y (XNOR2X2_RVT)                                            0.0384                         0.0987     1.2678 r
  rptr_empty/n94 (net)                          3       2.0776                                             0.0000     1.2678 r
  rptr_empty/rbin_reg_10_/D (SDFFARX1_RVT)                        0.0000    0.0384    0.0000               0.0000     1.2678 r
  data arrival time                                                                                                   1.2678

  clock rclk (rise edge)                                                                                   0.9800     0.9800
  clock network delay (ideal)                                                                              0.1700     1.1500
  rptr_empty/rbin_reg_10_/CLK (SDFFARX1_RVT)                                                               0.0000     1.1500 r
  library setup time                                                                                      -0.1231     1.0269
  data required time                                                                                                  1.0269
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0269
  data arrival time                                                                                                  -1.2678
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.2410


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_8_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1700     0.1700
  input external delay                                                                                     0.4500     0.6200 r
  rinc (in)                                                                 0.0251                         0.0251     0.6451 r
  rinc (net)                                    1     2505.9155                                            0.0000     0.6451 r
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.0251    0.0000               0.0000     0.6451 r
  io_b_rinc/DOUT (I1025_NS)                                                 0.1864                         0.4052     1.0502 r
  io_b_rinc_net (net)                          11      10.9316                                             0.0000     1.0502 r
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     1.0502 r
  rptr_empty/rinc (net)                                10.9316                                             0.0000     1.0502 r
  rptr_empty/U13/A1 (AND2X1_RVT)                                  0.0000    0.1864    0.0000               0.0000     1.0502 r
  rptr_empty/U13/Y (AND2X1_RVT)                                             0.0385                         0.0601     1.1103 r
  rptr_empty/n1 (net)                           1       0.4721                                             0.0000     1.1103 r
  rptr_empty/U16/A2 (NAND2X0_RVT)                                 0.0000    0.0385    0.0000               0.0000     1.1103 r
  rptr_empty/U16/Y (NAND2X0_RVT)                                            0.0457                         0.0457     1.1560 f
  rptr_empty/n58 (net)                          2       1.0945                                             0.0000     1.1560 f
  rptr_empty/U15/A1 (NAND2X0_RVT)                                 0.0000    0.0457    0.0000               0.0000     1.1560 f
  rptr_empty/U15/Y (NAND2X0_RVT)                                            0.0494                         0.0549     1.2109 r
  rptr_empty/n59 (net)                          2       1.2024                                             0.0000     1.2109 r
  rptr_empty/U62/A1 (AND2X1_RVT)                                  0.0000    0.0494    0.0000               0.0000     1.2109 r
  rptr_empty/U62/Y (AND2X1_RVT)                                             0.0333                         0.0619     1.2728 r
  rptr_empty/n79 (net)                          3       1.8130                                             0.0000     1.2728 r
  rptr_empty/U44/A (INVX0_RVT)                                    0.0000    0.0333    0.0000               0.0000     1.2728 r
  rptr_empty/U44/Y (INVX0_RVT)                                              0.0229                         0.0214     1.2941 f
  rptr_empty/n106 (net)                         1       0.5100                                             0.0000     1.2941 f
  rptr_empty/rbin_reg_8_/D (SDFFASX1_RVT)                         0.0000    0.0229    0.0000               0.0000     1.2941 f
  data arrival time                                                                                                   1.2941

  clock rclk (rise edge)                                                                                   0.9800     0.9800
  clock network delay (ideal)                                                                              0.1700     1.1500
  rptr_empty/rbin_reg_8_/CLK (SDFFASX1_RVT)                                                                0.0000     1.1500 r
  library setup time                                                                                      -0.0929     1.0571
  data required time                                                                                                  1.0571
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0571
  data arrival time                                                                                                  -1.2941
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.2371


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_7_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1700     0.1700
  input external delay                                                                                     0.4600     0.6300 r
  winc (in)                                                                 0.0251                         0.0251     0.6551 r
  winc (net)                                    1     2505.9155                                            0.0000     0.6551 r
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.0251    0.0000               0.0000     0.6551 r
  io_b_winc/DOUT (I1025_NS)                                                 0.1852                         0.4040     1.0590 r
  io_b_winc_net (net)                          21       9.1820                                             0.0000     1.0590 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     1.0590 r
  wptr_full/winc (net)                                  9.1820                                             0.0000     1.0590 r
  wptr_full/U26/A (INVX1_RVT)                                     0.0000    0.1852    0.0000               0.0000     1.0590 r
  wptr_full/U26/Y (INVX1_RVT)                                               0.0800                         0.0362     1.0953 f
  wptr_full/n81 (net)                           3       1.6314                                             0.0000     1.0953 f
  wptr_full/U31/A2 (OR2X1_RVT)                                    0.0000    0.0800    0.0000               0.0000     1.0953 f
  wptr_full/U31/Y (OR2X1_RVT)                                               0.0305                         0.0655     1.1607 f
  wptr_full/n79 (net)                           2       1.0286                                             0.0000     1.1607 f
  wptr_full/U30/A1 (NAND2X0_RVT)                                  0.0000    0.0305    0.0000               0.0000     1.1607 f
  wptr_full/U30/Y (NAND2X0_RVT)                                             0.0347                         0.0382     1.1989 r
  wptr_full/n29 (net)                           1       0.6082                                             0.0000     1.1989 r
  wptr_full/U48/A1 (AND2X1_RVT)                                   0.0000    0.0347    0.0000               0.0000     1.1989 r
  wptr_full/U48/Y (AND2X1_RVT)                                              0.0364                         0.0623     1.2611 r
  wptr_full/n100 (net)                          3       2.3916                                             0.0000     1.2611 r
  wptr_full/U113/A (INVX0_RVT)                                    0.0000    0.0364    0.0000               0.0000     1.2611 r
  wptr_full/U113/Y (INVX0_RVT)                                              0.0240                         0.0217     1.2829 f
  wptr_full/n121 (net)                          1       0.5100                                             0.0000     1.2829 f
  wptr_full/wbin_reg_7_/D (SDFFASX1_RVT)                          0.0000    0.0240    0.0000               0.0000     1.2829 f
  data arrival time                                                                                                   1.2829

  clock wclk (rise edge)                                                                                   1.0500     1.0500
  clock network delay (ideal)                                                                              0.1700     1.2200
  clock uncertainty                                                                                       -0.0700     1.1500
  wptr_full/wbin_reg_7_/CLK (SDFFASX1_RVT)                                                                 0.0000     1.1500 r
  library setup time                                                                                      -0.0933     1.0567
  data required time                                                                                                  1.0567
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0567
  data arrival time                                                                                                  -1.2829
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.2262


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_5_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1700     0.1700
  input external delay                                                                                     0.4600     0.6300 r
  winc (in)                                                                 0.0251                         0.0251     0.6551 r
  winc (net)                                    1     2505.9155                                            0.0000     0.6551 r
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.0251    0.0000               0.0000     0.6551 r
  io_b_winc/DOUT (I1025_NS)                                                 0.1852                         0.4040     1.0590 r
  io_b_winc_net (net)                          21       9.1820                                             0.0000     1.0590 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     1.0590 r
  wptr_full/winc (net)                                  9.1820                                             0.0000     1.0590 r
  wptr_full/U51/A1 (NAND4X0_RVT)                                  0.0000    0.1852    0.0000               0.0000     1.0590 r
  wptr_full/U51/Y (NAND4X0_RVT)                                             0.1048                         0.0573     1.1164 f
  wptr_full/n24 (net)                           1       0.5560                                             0.0000     1.1164 f
  wptr_full/U54/A1 (AO21X1_RVT)                                   0.0000    0.1048    0.0000               0.0000     1.1164 f
  wptr_full/U54/Y (AO21X1_RVT)                                              0.0373                         0.1111     1.2275 f
  wptr_full/n39 (net)                           3       1.9066                                             0.0000     1.2275 f
  wptr_full/U53/A (INVX1_RVT)                                     0.0000    0.0373    0.0000               0.0000     1.2275 f
  wptr_full/U53/Y (INVX1_RVT)                                               0.0260                         0.0283     1.2558 r
  wptr_full/n86 (net)                           2       1.0614                                             0.0000     1.2558 r
  wptr_full/wbin_reg_5_/D (SDFFARX1_RVT)                          0.0000    0.0260    0.0000               0.0000     1.2558 r
  data arrival time                                                                                                   1.2558

  clock wclk (rise edge)                                                                                   1.0500     1.0500
  clock network delay (ideal)                                                                              0.1700     1.2200
  clock uncertainty                                                                                       -0.0700     1.1500
  wptr_full/wbin_reg_5_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.1500 r
  library setup time                                                                                      -0.1196     1.0304
  data required time                                                                                                  1.0304
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0304
  data arrival time                                                                                                  -1.2558
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.2255


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_1_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1700     0.1700
  input external delay                                                                                     0.4500     0.6200 r
  rinc (in)                                                                 0.0251                         0.0251     0.6451 r
  rinc (net)                                    1     2505.9155                                            0.0000     0.6451 r
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.0251    0.0000               0.0000     0.6451 r
  io_b_rinc/DOUT (I1025_NS)                                                 0.1864                         0.4052     1.0502 r
  io_b_rinc_net (net)                          11      10.9316                                             0.0000     1.0502 r
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     1.0502 r
  rptr_empty/rinc (net)                                10.9316                                             0.0000     1.0502 r
  rptr_empty/U80/A4 (OA22X1_RVT)                                  0.0000    0.1864    0.0000               0.0000     1.0502 r
  rptr_empty/U80/Y (OA22X1_RVT)                                             0.0531                         0.1005     1.1507 r
  rptr_empty/n70 (net)                          2       1.8458                                             0.0000     1.1507 r
  rptr_empty/U91/S0 (MUX21X2_RVT)                                 0.0000    0.0531    0.0000               0.0000     1.1507 r
  rptr_empty/U91/Y (MUX21X2_RVT)                                            0.0427                         0.0992     1.2499 r
  rptr_empty/n93 (net)                          2       2.2064                                             0.0000     1.2499 r
  rptr_empty/rptr_reg_1_/D (SDFFARX1_RVT)                         0.0000    0.0427    0.0000               0.0000     1.2499 r
  data arrival time                                                                                                   1.2499

  clock rclk (rise edge)                                                                                   0.9800     0.9800
  clock network delay (ideal)                                                                              0.1700     1.1500
  rptr_empty/rptr_reg_1_/CLK (SDFFARX1_RVT)                                                                0.0000     1.1500 r
  library setup time                                                                                      -0.1247     1.0253
  data required time                                                                                                  1.0253
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0253
  data arrival time                                                                                                  -1.2499
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.2246


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_6_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1700     0.1700
  input external delay                                                                                     0.4500     0.6200 r
  rinc (in)                                                                 0.0251                         0.0251     0.6451 r
  rinc (net)                                    1     2505.9155                                            0.0000     0.6451 r
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.0251    0.0000               0.0000     0.6451 r
  io_b_rinc/DOUT (I1025_NS)                                                 0.1864                         0.4052     1.0502 r
  io_b_rinc_net (net)                          11      10.9316                                             0.0000     1.0502 r
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     1.0502 r
  rptr_empty/rinc (net)                                10.9316                                             0.0000     1.0502 r
  rptr_empty/U41/A1 (NAND3X1_RVT)                                 0.0000    0.1864    0.0000               0.0000     1.0502 r
  rptr_empty/U41/Y (NAND3X1_RVT)                                            0.0297                         0.0972     1.1474 f
  rptr_empty/n50 (net)                          2       1.1631                                             0.0000     1.1474 f
  rptr_empty/U54/A1 (NAND2X0_RVT)                                 0.0000    0.0297    0.0000               0.0000     1.1474 f
  rptr_empty/U54/Y (NAND2X0_RVT)                                            0.0382                         0.0378     1.1852 r
  rptr_empty/n21 (net)                          1       0.6082                                             0.0000     1.1852 r
  rptr_empty/U53/A1 (AND2X1_RVT)                                  0.0000    0.0382    0.0000               0.0000     1.1852 r
  rptr_empty/U53/Y (AND2X1_RVT)                                             0.0361                         0.0625     1.2477 r
  rptr_empty/n86 (net)                          3       2.2921                                             0.0000     1.2477 r
  rptr_empty/rbin_reg_6_/D (SDFFARX1_RVT)                         0.0000    0.0361    0.0000               0.0000     1.2477 r
  data arrival time                                                                                                   1.2477

  clock rclk (rise edge)                                                                                   0.9800     0.9800
  clock network delay (ideal)                                                                              0.1700     1.1500
  rptr_empty/rbin_reg_6_/CLK (SDFFARX1_RVT)                                                                0.0000     1.1500 r
  library setup time                                                                                      -0.1223     1.0277
  data required time                                                                                                  1.0277
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0277
  data arrival time                                                                                                  -1.2477
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.2200


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_2_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1700     0.1700
  input external delay                                                                                     0.4600     0.6300 r
  winc (in)                                                                 0.0251                         0.0251     0.6551 r
  winc (net)                                    1     2505.9155                                            0.0000     0.6551 r
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.0251    0.0000               0.0000     0.6551 r
  io_b_winc/DOUT (I1025_NS)                                                 0.1852                         0.4040     1.0590 r
  io_b_winc_net (net)                          21       9.1820                                             0.0000     1.0590 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     1.0590 r
  wptr_full/winc (net)                                  9.1820                                             0.0000     1.0590 r
  wptr_full/U26/A (INVX1_RVT)                                     0.0000    0.1852    0.0000               0.0000     1.0590 r
  wptr_full/U26/Y (INVX1_RVT)                                               0.0800                         0.0362     1.0953 f
  wptr_full/n81 (net)                           3       1.6314                                             0.0000     1.0953 f
  wptr_full/U106/A2 (NAND2X0_RVT)                                 0.0000    0.0800    0.0000               0.0000     1.0953 f
  wptr_full/U106/Y (NAND2X0_RVT)                                            0.0501                         0.0600     1.1552 r
  wptr_full/n82 (net)                           1       0.4641                                             0.0000     1.1552 r
  wptr_full/U47/A3 (AND3X1_RVT)                                   0.0000    0.0501    0.0000               0.0000     1.1552 r
  wptr_full/U47/Y (AND3X1_RVT)                                              0.0372                         0.0801     1.2354 r
  wptr_full/n108 (net)                          3       1.6124                                             0.0000     1.2354 r
  wptr_full/wbin_reg_2_/D (SDFFARX1_RVT)                          0.0000    0.0372    0.0000               0.0000     1.2354 r
  data arrival time                                                                                                   1.2354

  clock wclk (rise edge)                                                                                   1.0500     1.0500
  clock network delay (ideal)                                                                              0.1700     1.2200
  clock uncertainty                                                                                       -0.0700     1.1500
  wptr_full/wbin_reg_2_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.1500 r
  library setup time                                                                                      -0.1227     1.0273
  data required time                                                                                                  1.0273
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0273
  data arrival time                                                                                                  -1.2354
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.2081


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_9_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1700     0.1700
  input external delay                                                                                     0.4600     0.6300 r
  winc (in)                                                                 0.0251                         0.0251     0.6551 r
  winc (net)                                    1     2505.9155                                            0.0000     0.6551 r
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.0251    0.0000               0.0000     0.6551 r
  io_b_winc/DOUT (I1025_NS)                                                 0.1852                         0.4040     1.0590 r
  io_b_winc_net (net)                          21       9.1820                                             0.0000     1.0590 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     1.0590 r
  wptr_full/winc (net)                                  9.1820                                             0.0000     1.0590 r
  wptr_full/U26/A (INVX1_RVT)                                     0.0000    0.1852    0.0000               0.0000     1.0590 r
  wptr_full/U26/Y (INVX1_RVT)                                               0.0800                         0.0362     1.0953 f
  wptr_full/n81 (net)                           3       1.6314                                             0.0000     1.0953 f
  wptr_full/U93/A2 (NAND2X0_RVT)                                  0.0000    0.0800    0.0000               0.0000     1.0953 f
  wptr_full/U93/Y (NAND2X0_RVT)                                             0.0527                         0.0632     1.1584 r
  wptr_full/n51 (net)                           1       0.6222                                             0.0000     1.1584 r
  wptr_full/U25/A1 (NAND3X0_RVT)                                  0.0000    0.0527    0.0000               0.0000     1.1584 r
  wptr_full/U25/Y (NAND3X0_RVT)                                             0.0998                         0.0780     1.2364 f
  wptr_full/n41 (net)                           4       2.1408                                             0.0000     1.2364 f
  wptr_full/wbin_reg_9_/D (SDFFARX1_RVT)                          0.0000    0.0998    0.0000               0.0000     1.2364 f
  data arrival time                                                                                                   1.2364

  clock wclk (rise edge)                                                                                   1.0500     1.0500
  clock network delay (ideal)                                                                              0.1700     1.2200
  clock uncertainty                                                                                       -0.0700     1.1500
  wptr_full/wbin_reg_9_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.1500 r
  library setup time                                                                                      -0.1200     1.0300
  data required time                                                                                                  1.0300
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0300
  data arrival time                                                                                                  -1.2364
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.2064


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_4_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1700     0.1700
  input external delay                                                                                     0.4500     0.6200 r
  rinc (in)                                                                 0.0251                         0.0251     0.6451 r
  rinc (net)                                    1     2505.9155                                            0.0000     0.6451 r
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.0251    0.0000               0.0000     0.6451 r
  io_b_rinc/DOUT (I1025_NS)                                                 0.1864                         0.4052     1.0502 r
  io_b_rinc_net (net)                          11      10.9316                                             0.0000     1.0502 r
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     1.0502 r
  rptr_empty/rinc (net)                                10.9316                                             0.0000     1.0502 r
  rptr_empty/U74/A1 (AND3X1_RVT)                                  0.0000    0.1864    0.0000               0.0000     1.0502 r
  rptr_empty/U74/Y (AND3X1_RVT)                                             0.0478                         0.0797     1.1299 r
  rptr_empty/n40 (net)                          1       1.2362                                             0.0000     1.1299 r
  rptr_empty/U77/S0 (MUX21X2_RVT)                                 0.0000    0.0478    0.0000               0.0000     1.1299 r
  rptr_empty/U77/Y (MUX21X2_RVT)                                            0.0404                         0.0944     1.2243 r
  rptr_empty/n84 (net)                          3       1.6251                                             0.0000     1.2243 r
  rptr_empty/rbin_reg_4_/D (SDFFARX1_RVT)                         0.0000    0.0404    0.0000               0.0000     1.2243 r
  data arrival time                                                                                                   1.2243

  clock rclk (rise edge)                                                                                   0.9800     0.9800
  clock network delay (ideal)                                                                              0.1700     1.1500
  rptr_empty/rbin_reg_4_/CLK (SDFFARX1_RVT)                                                                0.0000     1.1500 r
  library setup time                                                                                      -0.1239     1.0261
  data required time                                                                                                  1.0261
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0261
  data arrival time                                                                                                  -1.2243
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1982


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_9_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1700     0.1700
  input external delay                                                                                     0.4500     0.6200 r
  rinc (in)                                                                 0.0251                         0.0251     0.6451 r
  rinc (net)                                    1     2505.9155                                            0.0000     0.6451 r
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.0251    0.0000               0.0000     0.6451 r
  io_b_rinc/DOUT (I1025_NS)                                                 0.1864                         0.4052     1.0502 r
  io_b_rinc_net (net)                          11      10.9316                                             0.0000     1.0502 r
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     1.0502 r
  rptr_empty/rinc (net)                                10.9316                                             0.0000     1.0502 r
  rptr_empty/U87/A (INVX8_RVT)                                    0.0000    0.1864    0.0000               0.0000     1.0502 r
  rptr_empty/U87/Y (INVX8_RVT)                                              0.0652                         0.0142     1.0644 f
  rptr_empty/n76 (net)                          7       4.1301                                             0.0000     1.0644 f
  rptr_empty/U65/A1 (OR3X1_RVT)                                   0.0000    0.0652    0.0000               0.0000     1.0644 f
  rptr_empty/U65/Y (OR3X1_RVT)                                              0.0393                         0.1047     1.1691 f
  rptr_empty/n54 (net)                          2       2.1930                                             0.0000     1.1691 f
  rptr_empty/U40/A2 (AND3X1_RVT)                                  0.0000    0.0393    0.0000               0.0000     1.1691 f
  rptr_empty/U40/Y (AND3X1_RVT)                                             0.0377                         0.0806     1.2498 f
  rptr_empty/n43 (net)                          3       1.8134                                             0.0000     1.2498 f
  rptr_empty/rbin_reg_9_/D (SDFFARX1_RVT)                         0.0000    0.0377    0.0000               0.0000     1.2498 f
  data arrival time                                                                                                   1.2498

  clock rclk (rise edge)                                                                                   0.9800     0.9800
  clock network delay (ideal)                                                                              0.1700     1.1500
  rptr_empty/rbin_reg_9_/CLK (SDFFARX1_RVT)                                                                0.0000     1.1500 r
  library setup time                                                                                      -0.0981     1.0519
  data required time                                                                                                  1.0519
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0519
  data arrival time                                                                                                  -1.2498
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1979


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_8_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1700     0.1700
  input external delay                                                                                     0.4600     0.6300 r
  winc (in)                                                                 0.0251                         0.0251     0.6551 r
  winc (net)                                    1     2505.9155                                            0.0000     0.6551 r
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.0251    0.0000               0.0000     0.6551 r
  io_b_winc/DOUT (I1025_NS)                                                 0.1852                         0.4040     1.0590 r
  io_b_winc_net (net)                          21       9.1820                                             0.0000     1.0590 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     1.0590 r
  wptr_full/winc (net)                                  9.1820                                             0.0000     1.0590 r
  wptr_full/U38/A1 (AND3X1_RVT)                                   0.0000    0.1852    0.0000               0.0000     1.0590 r
  wptr_full/U38/Y (AND3X1_RVT)                                              0.0470                         0.0788     1.1378 r
  wptr_full/n11 (net)                           2       1.1421                                             0.0000     1.1378 r
  wptr_full/U39/A4 (OA22X1_RVT)                                   0.0000    0.0470    0.0000               0.0000     1.1378 r
  wptr_full/U39/Y (OA22X1_RVT)                                              0.0443                         0.0802     1.2181 r
  wptr_full/n111 (net)                          4       2.2352                                             0.0000     1.2181 r
  wptr_full/wbin_reg_8_/D (SDFFARX1_RVT)                          0.0000    0.0443    0.0000               0.0000     1.2181 r
  data arrival time                                                                                                   1.2181

  clock wclk (rise edge)                                                                                   1.0500     1.0500
  clock network delay (ideal)                                                                              0.1700     1.2200
  clock uncertainty                                                                                       -0.0700     1.1500
  wptr_full/wbin_reg_8_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.1500 r
  library setup time                                                                                      -0.1252     1.0248
  data required time                                                                                                  1.0248
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0248
  data arrival time                                                                                                  -1.2181
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1933


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_3_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1700     0.1700
  input external delay                                                                                     0.4500     0.6200 r
  rinc (in)                                                                 0.0251                         0.0251     0.6451 r
  rinc (net)                                    1     2505.9155                                            0.0000     0.6451 r
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.0251    0.0000               0.0000     0.6451 r
  io_b_rinc/DOUT (I1025_NS)                                                 0.1864                         0.4052     1.0502 r
  io_b_rinc_net (net)                          11      10.9316                                             0.0000     1.0502 r
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     1.0502 r
  rptr_empty/rinc (net)                                10.9316                                             0.0000     1.0502 r
  rptr_empty/U87/A (INVX8_RVT)                                    0.0000    0.1864    0.0000               0.0000     1.0502 r
  rptr_empty/U87/Y (INVX8_RVT)                                              0.0652                         0.0142     1.0644 f
  rptr_empty/n76 (net)                          7       4.1301                                             0.0000     1.0644 f
  rptr_empty/U89/A1 (NAND2X0_RVT)                                 0.0000    0.0652    0.0000               0.0000     1.0644 f
  rptr_empty/U89/Y (NAND2X0_RVT)                                            0.0434                         0.0531     1.1175 r
  rptr_empty/n64 (net)                          1       0.5464                                             0.0000     1.1175 r
  rptr_empty/U82/A2 (AND2X1_RVT)                                  0.0000    0.0434    0.0000               0.0000     1.1175 r
  rptr_empty/U82/Y (AND2X1_RVT)                                             0.0228                         0.0550     1.1725 r
  rptr_empty/n53 (net)                          1       0.6082                                             0.0000     1.1725 r
  rptr_empty/U34/A1 (AND2X1_RVT)                                  0.0000    0.0228    0.0000               0.0000     1.1725 r
  rptr_empty/U34/Y (AND2X1_RVT)                                             0.0257                         0.0502     1.2227 r
  rptr_empty/n83 (net)                          2       1.0700                                             0.0000     1.2227 r
  rptr_empty/rbin_reg_3_/D (SDFFARX1_RVT)                         0.0000    0.0257    0.0000               0.0000     1.2227 r
  data arrival time                                                                                                   1.2227

  clock rclk (rise edge)                                                                                   0.9800     0.9800
  clock network delay (ideal)                                                                              0.1700     1.1500
  rptr_empty/rbin_reg_3_/CLK (SDFFARX1_RVT)                                                                0.0000     1.1500 r
  library setup time                                                                                      -0.1196     1.0304
  data required time                                                                                                  1.0304
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0304
  data arrival time                                                                                                  -1.2227
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1923


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_0_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1700     0.1700
  input external delay                                                                                     0.4500     0.6200 r
  rinc (in)                                                                 0.0251                         0.0251     0.6451 r
  rinc (net)                                    1     2505.9155                                            0.0000     0.6451 r
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.0251    0.0000               0.0000     0.6451 r
  io_b_rinc/DOUT (I1025_NS)                                                 0.1864                         0.4052     1.0502 r
  io_b_rinc_net (net)                          11      10.9316                                             0.0000     1.0502 r
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     1.0502 r
  rptr_empty/rinc (net)                                10.9316                                             0.0000     1.0502 r
  rptr_empty/U87/A (INVX8_RVT)                                    0.0000    0.1864    0.0000               0.0000     1.0502 r
  rptr_empty/U87/Y (INVX8_RVT)                                              0.0652                         0.0142     1.0644 f
  rptr_empty/n76 (net)                          7       4.1301                                             0.0000     1.0644 f
  rptr_empty/U92/A2 (OA21X1_RVT)                                  0.0000    0.0652    0.0000               0.0000     1.0644 f
  rptr_empty/U92/Y (OA21X1_RVT)                                             0.0362                         0.0849     1.1493 f
  rptr_empty/n81 (net)                          2       1.7695                                             0.0000     1.1493 f
  rptr_empty/U106/A3 (AOI21X1_RVT)                                0.0000    0.0362    0.0000               0.0000     1.1493 f
  rptr_empty/U106/Y (AOI21X1_RVT)                                           0.0225                         0.0711     1.2204 r
  rptr_empty/n118 (net)                         1       0.5122                                             0.0000     1.2204 r
  rptr_empty/rbin_reg_0_/D (SDFFARX1_RVT)                         0.0000    0.0225    0.0000               0.0000     1.2204 r
  data arrival time                                                                                                   1.2204

  clock rclk (rise edge)                                                                                   0.9800     0.9800
  clock network delay (ideal)                                                                              0.1700     1.1500
  rptr_empty/rbin_reg_0_/CLK (SDFFARX1_RVT)                                                                0.0000     1.1500 r
  library setup time                                                                                      -0.1189     1.0311
  data required time                                                                                                  1.0311
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0311
  data arrival time                                                                                                  -1.2204
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1893


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_6_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1700     0.1700
  input external delay                                                                                     0.4600     0.6300 r
  winc (in)                                                                 0.0251                         0.0251     0.6551 r
  winc (net)                                    1     2505.9155                                            0.0000     0.6551 r
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.0251    0.0000               0.0000     0.6551 r
  io_b_winc/DOUT (I1025_NS)                                                 0.1852                         0.4040     1.0590 r
  io_b_winc_net (net)                          21       9.1820                                             0.0000     1.0590 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     1.0590 r
  wptr_full/winc (net)                                  9.1820                                             0.0000     1.0590 r
  wptr_full/U84/A2 (AND2X1_RVT)                                   0.0000    0.1852    0.0000               0.0000     1.0590 r
  wptr_full/U84/Y (AND2X1_RVT)                                              0.0370                         0.0753     1.1344 r
  wptr_full/n60 (net)                           2       1.1252                                             0.0000     1.1344 r
  wptr_full/U83/A2 (OA21X1_RVT)                                   0.0000    0.0370    0.0000               0.0000     1.1344 r
  wptr_full/U83/Y (OA21X1_RVT)                                              0.0414                         0.0792     1.2136 r
  wptr_full/n59 (net)                           4       2.2152                                             0.0000     1.2136 r
  wptr_full/wbin_reg_6_/D (SDFFARX1_RVT)                          0.0000    0.0414    0.0000               0.0000     1.2136 r
  data arrival time                                                                                                   1.2136

  clock wclk (rise edge)                                                                                   1.0500     1.0500
  clock network delay (ideal)                                                                              0.1700     1.2200
  clock uncertainty                                                                                       -0.0700     1.1500
  wptr_full/wbin_reg_6_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.1500 r
  library setup time                                                                                      -0.1242     1.0258
  data required time                                                                                                  1.0258
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0258
  data arrival time                                                                                                  -1.2136
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1877


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_3_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1700     0.1700
  input external delay                                                                                     0.4600     0.6300 r
  winc (in)                                                                 0.0251                         0.0251     0.6551 r
  winc (net)                                    1     2505.9155                                            0.0000     0.6551 r
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.0251    0.0000               0.0000     0.6551 r
  io_b_winc/DOUT (I1025_NS)                                                 0.1852                         0.4040     1.0590 r
  io_b_winc_net (net)                          21       9.1820                                             0.0000     1.0590 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     1.0590 r
  wptr_full/winc (net)                                  9.1820                                             0.0000     1.0590 r
  wptr_full/U88/A2 (NAND2X0_RVT)                                  0.0000    0.1852    0.0000               0.0000     1.0590 r
  wptr_full/U88/Y (NAND2X0_RVT)                                             0.0909                         0.0802     1.1393 f
  wptr_full/n71 (net)                           3       1.6386                                             0.0000     1.1393 f
  wptr_full/U57/A3 (OA21X1_RVT)                                   0.0000    0.0909    0.0000               0.0000     1.1393 f
  wptr_full/U57/Y (OA21X1_RVT)                                              0.0375                         0.0943     1.2336 f
  wptr_full/n109 (net)                          3       1.6286                                             0.0000     1.2336 f
  wptr_full/wbin_reg_3_/D (SDFFARX1_RVT)                          0.0000    0.0375    0.0000               0.0000     1.2336 f
  data arrival time                                                                                                   1.2336

  clock wclk (rise edge)                                                                                   1.0500     1.0500
  clock network delay (ideal)                                                                              0.1700     1.2200
  clock uncertainty                                                                                       -0.0700     1.1500
  wptr_full/wbin_reg_3_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.1500 r
  library setup time                                                                                      -0.0981     1.0519
  data required time                                                                                                  1.0519
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0519
  data arrival time                                                                                                  -1.2336
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1817


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_1_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1700     0.1700
  input external delay                                                                                     0.4500     0.6200 r
  rinc (in)                                                                 0.0251                         0.0251     0.6451 r
  rinc (net)                                    1     2505.9155                                            0.0000     0.6451 r
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.0251    0.0000               0.0000     0.6451 r
  io_b_rinc/DOUT (I1025_NS)                                                 0.1864                         0.4052     1.0502 r
  io_b_rinc_net (net)                          11      10.9316                                             0.0000     1.0502 r
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     1.0502 r
  rptr_empty/rinc (net)                                10.9316                                             0.0000     1.0502 r
  rptr_empty/U80/A4 (OA22X1_RVT)                                  0.0000    0.1864    0.0000               0.0000     1.0502 r
  rptr_empty/U80/Y (OA22X1_RVT)                                             0.0531                         0.1005     1.1507 r
  rptr_empty/n70 (net)                          2       1.8458                                             0.0000     1.1507 r
  rptr_empty/U79/A1 (AND2X1_RVT)                                  0.0000    0.0531    0.0000               0.0000     1.1507 r
  rptr_empty/U79/Y (AND2X1_RVT)                                             0.0290                         0.0576     1.2083 r
  rptr_empty/n82 (net)                          2       1.0897                                             0.0000     1.2083 r
  rptr_empty/rbin_reg_1_/D (SDFFARX1_RVT)                         0.0000    0.0290    0.0000               0.0000     1.2083 r
  data arrival time                                                                                                   1.2083

  clock rclk (rise edge)                                                                                   0.9800     0.9800
  clock network delay (ideal)                                                                              0.1700     1.1500
  rptr_empty/rbin_reg_1_/CLK (SDFFARX1_RVT)                                                                0.0000     1.1500 r
  library setup time                                                                                      -0.1203     1.0297
  data required time                                                                                                  1.0297
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0297
  data arrival time                                                                                                  -1.2083
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1786


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_1_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1700     0.1700
  input external delay                                                                                     0.4600     0.6300 r
  winc (in)                                                                 0.0251                         0.0251     0.6551 r
  winc (net)                                    1     2505.9155                                            0.0000     0.6551 r
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.0251    0.0000               0.0000     0.6551 r
  io_b_winc/DOUT (I1025_NS)                                                 0.1852                         0.4040     1.0590 r
  io_b_winc_net (net)                          21       9.1820                                             0.0000     1.0590 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     1.0590 r
  wptr_full/winc (net)                                  9.1820                                             0.0000     1.0590 r
  wptr_full/U27/A (INVX2_RVT)                                     0.0000    0.1852    0.0000               0.0000     1.0590 r
  wptr_full/U27/Y (INVX2_RVT)                                               0.0635                         0.0115     1.0705 f
  wptr_full/n13 (net)                           1       0.5546                                             0.0000     1.0705 f
  wptr_full/U94/A1 (NAND2X0_RVT)                                  0.0000    0.0635    0.0000               0.0000     1.0705 f
  wptr_full/U94/Y (NAND2X0_RVT)                                             0.0490                         0.0598     1.1303 r
  wptr_full/n106 (net)                          2       0.9375                                             0.0000     1.1303 r
  wptr_full/U118/A3 (AND3X1_RVT)                                  0.0000    0.0490    0.0000               0.0000     1.1303 r
  wptr_full/U118/Y (AND3X1_RVT)                                             0.0316                         0.0704     1.2007 r
  wptr_full/n136 (net)                          1       0.5122                                             0.0000     1.2007 r
  wptr_full/wbin_reg_1_/D (SDFFARX1_RVT)                          0.0000    0.0316    0.0000               0.0000     1.2007 r
  data arrival time                                                                                                   1.2007

  clock wclk (rise edge)                                                                                   1.0500     1.0500
  clock network delay (ideal)                                                                              0.1700     1.2200
  clock uncertainty                                                                                       -0.0700     1.1500
  wptr_full/wbin_reg_1_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.1500 r
  library setup time                                                                                      -0.1208     1.0292
  data required time                                                                                                  1.0292
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0292
  data arrival time                                                                                                  -1.2007
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1715


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_0_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1700     0.1700
  input external delay                                                                                     0.4600     0.6300 r
  winc (in)                                                                 0.0251                         0.0251     0.6551 r
  winc (net)                                    1     2505.9155                                            0.0000     0.6551 r
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.0251    0.0000               0.0000     0.6551 r
  io_b_winc/DOUT (I1025_NS)                                                 0.1852                         0.4040     1.0590 r
  io_b_winc_net (net)                          21       9.1820                                             0.0000     1.0590 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     1.0590 r
  wptr_full/winc (net)                                  9.1820                                             0.0000     1.0590 r
  wptr_full/U109/A1 (AND2X1_RVT)                                  0.0000    0.1852    0.0000               0.0000     1.0590 r
  wptr_full/U109/Y (AND2X1_RVT)                                             0.0391                         0.0612     1.1203 r
  wptr_full/n83 (net)                           1       0.5798                                             0.0000     1.1203 r
  wptr_full/U5/A2 (OA21X1_RVT)                                    0.0000    0.0391    0.0000               0.0000     1.1203 r
  wptr_full/U5/Y (OA21X1_RVT)                                               0.0390                         0.0763     1.1966 r
  wptr_full/n110 (net)                          2       1.7497                                             0.0000     1.1966 r
  wptr_full/wbin_reg_0_/D (SDFFARX1_RVT)                          0.0000    0.0390    0.0000               0.0000     1.1966 r
  data arrival time                                                                                                   1.1966

  clock wclk (rise edge)                                                                                   1.0500     1.0500
  clock network delay (ideal)                                                                              0.1700     1.2200
  clock uncertainty                                                                                       -0.0700     1.1500
  wptr_full/wbin_reg_0_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.1500 r
  library setup time                                                                                      -0.1234     1.0266
  data required time                                                                                                  1.0266
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0266
  data arrival time                                                                                                  -1.1966
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1700


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_2_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1700     0.1700
  input external delay                                                                                     0.4500     0.6200 r
  rinc (in)                                                                 0.0251                         0.0251     0.6451 r
  rinc (net)                                    1     2505.9155                                            0.0000     0.6451 r
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.0251    0.0000               0.0000     0.6451 r
  io_b_rinc/DOUT (I1025_NS)                                                 0.1864                         0.4052     1.0502 r
  io_b_rinc_net (net)                          11      10.9316                                             0.0000     1.0502 r
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     1.0502 r
  rptr_empty/rinc (net)                                10.9316                                             0.0000     1.0502 r
  rptr_empty/U87/A (INVX8_RVT)                                    0.0000    0.1864    0.0000               0.0000     1.0502 r
  rptr_empty/U87/Y (INVX8_RVT)                                              0.0652                         0.0142     1.0644 f
  rptr_empty/n76 (net)                          7       4.1301                                             0.0000     1.0644 f
  rptr_empty/U94/A1 (NAND2X0_RVT)                                 0.0000    0.0652    0.0000               0.0000     1.0644 f
  rptr_empty/U94/Y (NAND2X0_RVT)                                            0.0539                         0.0644     1.1288 r
  rptr_empty/n74 (net)                          2       1.1759                                             0.0000     1.1288 r
  rptr_empty/U7/A1 (AND3X1_RVT)                                   0.0000    0.0539    0.0000               0.0000     1.1288 r
  rptr_empty/U7/Y (AND3X1_RVT)                                              0.0294                         0.0638     1.1926 r
  rptr_empty/n42 (net)                          1       0.5122                                             0.0000     1.1926 r
  rptr_empty/rbin_reg_2_/D (SDFFARX1_RVT)                         0.0000    0.0294    0.0000               0.0000     1.1926 r
  data arrival time                                                                                                   1.1926

  clock rclk (rise edge)                                                                                   0.9800     0.9800
  clock network delay (ideal)                                                                              0.1700     1.1500
  rptr_empty/rbin_reg_2_/CLK (SDFFARX1_RVT)                                                                0.0000     1.1500 r
  library setup time                                                                                      -0.1204     1.0296
  data required time                                                                                                  1.0296
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0296
  data arrival time                                                                                                  -1.1926
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1629


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_3_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1700     0.1700
  input external delay                                                                                     0.4500     0.6200 r
  rinc (in)                                                                 0.0251                         0.0251     0.6451 r
  rinc (net)                                    1     2505.9155                                            0.0000     0.6451 r
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.0251    0.0000               0.0000     0.6451 r
  io_b_rinc/DOUT (I1025_NS)                                                 0.1864                         0.4052     1.0502 r
  io_b_rinc_net (net)                          11      10.9316                                             0.0000     1.0502 r
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     1.0502 r
  rptr_empty/rinc (net)                                10.9316                                             0.0000     1.0502 r
  rptr_empty/U42/A1 (NAND3X1_RVT)                                 0.0000    0.1864    0.0000               0.0000     1.0502 r
  rptr_empty/U42/Y (NAND3X1_RVT)                                            0.0285                         0.0957     1.1460 f
  rptr_empty/n68 (net)                          2       0.9729                                             0.0000     1.1460 f
  rptr_empty/U78/A3 (NAND3X0_RVT)                                 0.0000    0.0285    0.0000               0.0000     1.1460 f
  rptr_empty/U78/Y (NAND3X0_RVT)                                            0.0452                         0.0356     1.1816 r
  rptr_empty/n45 (net)                          1       0.5122                                             0.0000     1.1816 r
  rptr_empty/rptr_reg_3_/D (SDFFARX1_RVT)                         0.0000    0.0452    0.0000               0.0000     1.1816 r
  data arrival time                                                                                                   1.1816

  clock rclk (rise edge)                                                                                   0.9800     0.9800
  clock network delay (ideal)                                                                              0.1700     1.1500
  rptr_empty/rptr_reg_3_/CLK (SDFFARX1_RVT)                                                                0.0000     1.1500 r
  library setup time                                                                                      -0.1255     1.0245
  data required time                                                                                                  1.0245
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0245
  data arrival time                                                                                                  -1.1816
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1572


  Startpoint: fifomem/genblk1_2__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[7] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1700     0.1700
  fifomem/genblk1_2__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.1700    0.0000               0.0000     0.1700 r
  fifomem/genblk1_2__U/O2[7] (SRAMLP2RW128x8)                               0.0599                         0.1880     0.3580 f
  fifomem/n87 (net)                             1       0.5752                                             0.0000     0.3580 f
  fifomem/U11/A4 (NAND4X0_RVT)                                    0.0000    0.0599    0.0000               0.0000     0.3580 f
  fifomem/U11/Y (NAND4X0_RVT)                                               0.0520                         0.0609     0.4188 r
  fifomem/n16 (net)                             1       0.6138                                             0.0000     0.4188 r
  fifomem/U31/A1 (OR2X2_RVT)                                      0.0000    0.0520    0.0000               0.0000     0.4188 r
  fifomem/U31/Y (OR2X2_RVT)                                                 0.0428                         0.0845     0.5034 r
  fifomem/n24 (net)                             1       5.3638                                             0.0000     0.5034 r
  fifomem/U39/A (INVX8_RVT)                                       0.0000    0.0428    0.0000               0.0000     0.5034 r
  fifomem/U39/Y (INVX8_RVT)                                                 0.0390                         0.0351     0.5385 f
  fifomem/rdata[7] (net)                        1      21.8502                                             0.0000     0.5385 f
  fifomem/rdata[7] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.5385 f
  io_l_rdata_7__net (net)                              21.8502                                             0.0000     0.5385 f
  io_l_rdata_7_/DIN (D8I1025_NS)                                  0.0000    0.0390    0.0000               0.0000     0.5385 f
  io_l_rdata_7_/PADIO (D8I1025_NS)                                          0.8917                         1.3833     1.9219 f
  rdata[7] (net)                                1     1433.7106                                            0.0000     1.9219 f
  rdata[7] (out)                                                  0.0000    0.8917    0.0000               0.0000     1.9219 f
  data arrival time                                                                                                   1.9219

  clock rclk (rise edge)                                                                                   0.9800     0.9800
  clock network delay (ideal)                                                                              0.1700     1.1500
  output external delay                                                                                   -0.4500     0.7000
  data required time                                                                                                  0.7000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.7000
  data arrival time                                                                                                  -1.9219
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -1.2219


  Startpoint: fifomem/genblk1_2__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[6] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1700     0.1700
  fifomem/genblk1_2__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.1700    0.0000               0.0000     0.1700 r
  fifomem/genblk1_2__U/O2[6] (SRAMLP2RW128x8)                               0.0599                         0.1880     0.3580 f
  fifomem/n79 (net)                             1       0.5752                                             0.0000     0.3580 f
  fifomem/U12/A4 (NAND4X0_RVT)                                    0.0000    0.0599    0.0000               0.0000     0.3580 f
  fifomem/U12/Y (NAND4X0_RVT)                                               0.0520                         0.0609     0.4188 r
  fifomem/n14 (net)                             1       0.6138                                             0.0000     0.4188 r
  fifomem/U30/A1 (OR2X2_RVT)                                      0.0000    0.0520    0.0000               0.0000     0.4188 r
  fifomem/U30/Y (OR2X2_RVT)                                                 0.0428                         0.0845     0.5034 r
  fifomem/n23 (net)                             1       5.3638                                             0.0000     0.5034 r
  fifomem/U38/A (INVX8_RVT)                                       0.0000    0.0428    0.0000               0.0000     0.5034 r
  fifomem/U38/Y (INVX8_RVT)                                                 0.0390                         0.0351     0.5385 f
  fifomem/rdata[6] (net)                        1      21.8502                                             0.0000     0.5385 f
  fifomem/rdata[6] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.5385 f
  io_l_rdata_6__net (net)                              21.8502                                             0.0000     0.5385 f
  io_l_rdata_6_/DIN (D8I1025_NS)                                  0.0000    0.0390    0.0000               0.0000     0.5385 f
  io_l_rdata_6_/PADIO (D8I1025_NS)                                          0.8917                         1.3833     1.9219 f
  rdata[6] (net)                                1     1433.7106                                            0.0000     1.9219 f
  rdata[6] (out)                                                  0.0000    0.8917    0.0000               0.0000     1.9219 f
  data arrival time                                                                                                   1.9219

  clock rclk (rise edge)                                                                                   0.9800     0.9800
  clock network delay (ideal)                                                                              0.1700     1.1500
  output external delay                                                                                   -0.4500     0.7000
  data required time                                                                                                  0.7000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.7000
  data arrival time                                                                                                  -1.9219
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -1.2219


  Startpoint: fifomem/genblk1_2__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[5] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1700     0.1700
  fifomem/genblk1_2__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.1700    0.0000               0.0000     0.1700 r
  fifomem/genblk1_2__U/O2[5] (SRAMLP2RW128x8)                               0.0599                         0.1880     0.3580 f
  fifomem/n71 (net)                             1       0.5752                                             0.0000     0.3580 f
  fifomem/U13/A4 (NAND4X0_RVT)                                    0.0000    0.0599    0.0000               0.0000     0.3580 f
  fifomem/U13/Y (NAND4X0_RVT)                                               0.0520                         0.0609     0.4188 r
  fifomem/n12 (net)                             1       0.6138                                             0.0000     0.4188 r
  fifomem/U29/A1 (OR2X2_RVT)                                      0.0000    0.0520    0.0000               0.0000     0.4188 r
  fifomem/U29/Y (OR2X2_RVT)                                                 0.0428                         0.0845     0.5034 r
  fifomem/n22 (net)                             1       5.3638                                             0.0000     0.5034 r
  fifomem/U37/A (INVX8_RVT)                                       0.0000    0.0428    0.0000               0.0000     0.5034 r
  fifomem/U37/Y (INVX8_RVT)                                                 0.0390                         0.0351     0.5385 f
  fifomem/rdata[5] (net)                        1      21.8502                                             0.0000     0.5385 f
  fifomem/rdata[5] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.5385 f
  io_l_rdata_5__net (net)                              21.8502                                             0.0000     0.5385 f
  io_l_rdata_5_/DIN (D8I1025_NS)                                  0.0000    0.0390    0.0000               0.0000     0.5385 f
  io_l_rdata_5_/PADIO (D8I1025_NS)                                          0.8917                         1.3833     1.9219 f
  rdata[5] (net)                                1     1433.7106                                            0.0000     1.9219 f
  rdata[5] (out)                                                  0.0000    0.8917    0.0000               0.0000     1.9219 f
  data arrival time                                                                                                   1.9219

  clock rclk (rise edge)                                                                                   0.9800     0.9800
  clock network delay (ideal)                                                                              0.1700     1.1500
  output external delay                                                                                   -0.4500     0.7000
  data required time                                                                                                  0.7000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.7000
  data arrival time                                                                                                  -1.9219
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -1.2219


  Startpoint: fifomem/genblk1_2__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[4] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1700     0.1700
  fifomem/genblk1_2__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.1700    0.0000               0.0000     0.1700 r
  fifomem/genblk1_2__U/O2[4] (SRAMLP2RW128x8)                               0.0599                         0.1880     0.3580 f
  fifomem/n63 (net)                             1       0.5752                                             0.0000     0.3580 f
  fifomem/U14/A4 (NAND4X0_RVT)                                    0.0000    0.0599    0.0000               0.0000     0.3580 f
  fifomem/U14/Y (NAND4X0_RVT)                                               0.0520                         0.0609     0.4188 r
  fifomem/n10 (net)                             1       0.6138                                             0.0000     0.4188 r
  fifomem/U28/A1 (OR2X2_RVT)                                      0.0000    0.0520    0.0000               0.0000     0.4188 r
  fifomem/U28/Y (OR2X2_RVT)                                                 0.0428                         0.0845     0.5034 r
  fifomem/n21 (net)                             1       5.3638                                             0.0000     0.5034 r
  fifomem/U36/A (INVX8_RVT)                                       0.0000    0.0428    0.0000               0.0000     0.5034 r
  fifomem/U36/Y (INVX8_RVT)                                                 0.0390                         0.0351     0.5385 f
  fifomem/rdata[4] (net)                        1      21.8502                                             0.0000     0.5385 f
  fifomem/rdata[4] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.5385 f
  io_l_rdata_4__net (net)                              21.8502                                             0.0000     0.5385 f
  io_l_rdata_4_/DIN (D8I1025_NS)                                  0.0000    0.0390    0.0000               0.0000     0.5385 f
  io_l_rdata_4_/PADIO (D8I1025_NS)                                          0.8917                         1.3833     1.9219 f
  rdata[4] (net)                                1     1433.7106                                            0.0000     1.9219 f
  rdata[4] (out)                                                  0.0000    0.8917    0.0000               0.0000     1.9219 f
  data arrival time                                                                                                   1.9219

  clock rclk (rise edge)                                                                                   0.9800     0.9800
  clock network delay (ideal)                                                                              0.1700     1.1500
  output external delay                                                                                   -0.4500     0.7000
  data required time                                                                                                  0.7000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.7000
  data arrival time                                                                                                  -1.9219
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -1.2219


  Startpoint: fifomem/genblk1_2__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[3] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1700     0.1700
  fifomem/genblk1_2__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.1700    0.0000               0.0000     0.1700 r
  fifomem/genblk1_2__U/O2[3] (SRAMLP2RW128x8)                               0.0599                         0.1880     0.3580 f
  fifomem/n55 (net)                             1       0.5752                                             0.0000     0.3580 f
  fifomem/U15/A4 (NAND4X0_RVT)                                    0.0000    0.0599    0.0000               0.0000     0.3580 f
  fifomem/U15/Y (NAND4X0_RVT)                                               0.0520                         0.0609     0.4188 r
  fifomem/n8 (net)                              1       0.6138                                             0.0000     0.4188 r
  fifomem/U27/A1 (OR2X2_RVT)                                      0.0000    0.0520    0.0000               0.0000     0.4188 r
  fifomem/U27/Y (OR2X2_RVT)                                                 0.0428                         0.0845     0.5034 r
  fifomem/n20 (net)                             1       5.3638                                             0.0000     0.5034 r
  fifomem/U35/A (INVX8_RVT)                                       0.0000    0.0428    0.0000               0.0000     0.5034 r
  fifomem/U35/Y (INVX8_RVT)                                                 0.0390                         0.0351     0.5385 f
  fifomem/rdata[3] (net)                        1      21.8502                                             0.0000     0.5385 f
  fifomem/rdata[3] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.5385 f
  io_l_rdata_3__net (net)                              21.8502                                             0.0000     0.5385 f
  io_l_rdata_3_/DIN (D8I1025_NS)                                  0.0000    0.0390    0.0000               0.0000     0.5385 f
  io_l_rdata_3_/PADIO (D8I1025_NS)                                          0.8917                         1.3833     1.9219 f
  rdata[3] (net)                                1     1433.7106                                            0.0000     1.9219 f
  rdata[3] (out)                                                  0.0000    0.8917    0.0000               0.0000     1.9219 f
  data arrival time                                                                                                   1.9219

  clock rclk (rise edge)                                                                                   0.9800     0.9800
  clock network delay (ideal)                                                                              0.1700     1.1500
  output external delay                                                                                   -0.4500     0.7000
  data required time                                                                                                  0.7000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.7000
  data arrival time                                                                                                  -1.9219
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -1.2219


  Startpoint: fifomem/genblk1_2__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[2] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1700     0.1700
  fifomem/genblk1_2__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.1700    0.0000               0.0000     0.1700 r
  fifomem/genblk1_2__U/O2[2] (SRAMLP2RW128x8)                               0.0599                         0.1880     0.3580 f
  fifomem/n47 (net)                             1       0.5752                                             0.0000     0.3580 f
  fifomem/U16/A4 (NAND4X0_RVT)                                    0.0000    0.0599    0.0000               0.0000     0.3580 f
  fifomem/U16/Y (NAND4X0_RVT)                                               0.0520                         0.0609     0.4188 r
  fifomem/n6 (net)                              1       0.6138                                             0.0000     0.4188 r
  fifomem/U26/A1 (OR2X2_RVT)                                      0.0000    0.0520    0.0000               0.0000     0.4188 r
  fifomem/U26/Y (OR2X2_RVT)                                                 0.0428                         0.0845     0.5034 r
  fifomem/n19 (net)                             1       5.3638                                             0.0000     0.5034 r
  fifomem/U34/A (INVX8_RVT)                                       0.0000    0.0428    0.0000               0.0000     0.5034 r
  fifomem/U34/Y (INVX8_RVT)                                                 0.0390                         0.0351     0.5385 f
  fifomem/rdata[2] (net)                        1      21.8502                                             0.0000     0.5385 f
  fifomem/rdata[2] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.5385 f
  io_l_rdata_2__net (net)                              21.8502                                             0.0000     0.5385 f
  io_l_rdata_2_/DIN (D8I1025_NS)                                  0.0000    0.0390    0.0000               0.0000     0.5385 f
  io_l_rdata_2_/PADIO (D8I1025_NS)                                          0.8917                         1.3833     1.9219 f
  rdata[2] (net)                                1     1433.7106                                            0.0000     1.9219 f
  rdata[2] (out)                                                  0.0000    0.8917    0.0000               0.0000     1.9219 f
  data arrival time                                                                                                   1.9219

  clock rclk (rise edge)                                                                                   0.9800     0.9800
  clock network delay (ideal)                                                                              0.1700     1.1500
  output external delay                                                                                   -0.4500     0.7000
  data required time                                                                                                  0.7000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.7000
  data arrival time                                                                                                  -1.9219
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -1.2219


  Startpoint: fifomem/genblk1_2__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[1] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1700     0.1700
  fifomem/genblk1_2__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.1700    0.0000               0.0000     0.1700 r
  fifomem/genblk1_2__U/O2[1] (SRAMLP2RW128x8)                               0.0599                         0.1880     0.3580 f
  fifomem/n39 (net)                             1       0.5752                                             0.0000     0.3580 f
  fifomem/U17/A4 (NAND4X0_RVT)                                    0.0000    0.0599    0.0000               0.0000     0.3580 f
  fifomem/U17/Y (NAND4X0_RVT)                                               0.0520                         0.0609     0.4188 r
  fifomem/n4 (net)                              1       0.6138                                             0.0000     0.4188 r
  fifomem/U25/A1 (OR2X2_RVT)                                      0.0000    0.0520    0.0000               0.0000     0.4188 r
  fifomem/U25/Y (OR2X2_RVT)                                                 0.0428                         0.0845     0.5034 r
  fifomem/n18 (net)                             1       5.3638                                             0.0000     0.5034 r
  fifomem/U33/A (INVX8_RVT)                                       0.0000    0.0428    0.0000               0.0000     0.5034 r
  fifomem/U33/Y (INVX8_RVT)                                                 0.0390                         0.0351     0.5385 f
  fifomem/rdata[1] (net)                        1      21.8502                                             0.0000     0.5385 f
  fifomem/rdata[1] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.5385 f
  io_l_rdata_1__net (net)                              21.8502                                             0.0000     0.5385 f
  io_l_rdata_1_/DIN (D8I1025_NS)                                  0.0000    0.0390    0.0000               0.0000     0.5385 f
  io_l_rdata_1_/PADIO (D8I1025_NS)                                          0.8917                         1.3833     1.9219 f
  rdata[1] (net)                                1     1433.7106                                            0.0000     1.9219 f
  rdata[1] (out)                                                  0.0000    0.8917    0.0000               0.0000     1.9219 f
  data arrival time                                                                                                   1.9219

  clock rclk (rise edge)                                                                                   0.9800     0.9800
  clock network delay (ideal)                                                                              0.1700     1.1500
  output external delay                                                                                   -0.4500     0.7000
  data required time                                                                                                  0.7000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.7000
  data arrival time                                                                                                  -1.9219
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -1.2219


  Startpoint: fifomem/genblk1_2__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[0] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1700     0.1700
  fifomem/genblk1_2__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.1700    0.0000               0.0000     0.1700 r
  fifomem/genblk1_2__U/O2[0] (SRAMLP2RW128x8)                               0.0599                         0.1880     0.3580 f
  fifomem/n31 (net)                             1       0.5752                                             0.0000     0.3580 f
  fifomem/U18/A4 (NAND4X0_RVT)                                    0.0000    0.0599    0.0000               0.0000     0.3580 f
  fifomem/U18/Y (NAND4X0_RVT)                                               0.0520                         0.0609     0.4188 r
  fifomem/n2 (net)                              1       0.6138                                             0.0000     0.4188 r
  fifomem/U24/A1 (OR2X2_RVT)                                      0.0000    0.0520    0.0000               0.0000     0.4188 r
  fifomem/U24/Y (OR2X2_RVT)                                                 0.0428                         0.0845     0.5034 r
  fifomem/n17 (net)                             1       5.3638                                             0.0000     0.5034 r
  fifomem/U32/A (INVX8_RVT)                                       0.0000    0.0428    0.0000               0.0000     0.5034 r
  fifomem/U32/Y (INVX8_RVT)                                                 0.0390                         0.0351     0.5385 f
  fifomem/rdata[0] (net)                        1      21.8502                                             0.0000     0.5385 f
  fifomem/rdata[0] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.5385 f
  io_l_rdata_0__net (net)                              21.8502                                             0.0000     0.5385 f
  io_l_rdata_0_/DIN (D8I1025_NS)                                  0.0000    0.0390    0.0000               0.0000     0.5385 f
  io_l_rdata_0_/PADIO (D8I1025_NS)                                          0.8917                         1.3833     1.9219 f
  rdata[0] (net)                                1     1433.7106                                            0.0000     1.9219 f
  rdata[0] (out)                                                  0.0000    0.8917    0.0000               0.0000     1.9219 f
  data arrival time                                                                                                   1.9219

  clock rclk (rise edge)                                                                                   0.9800     0.9800
  clock network delay (ideal)                                                                              0.1700     1.1500
  output external delay                                                                                   -0.4500     0.7000
  data required time                                                                                                  0.7000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.7000
  data arrival time                                                                                                  -1.9219
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -1.2219


  Startpoint: rptr_empty/rempty_reg
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rempty (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1700     0.1700
  rptr_empty/rempty_reg/CLK (SDFFASX1_RVT)                        0.0000    0.1700    0.0000               0.0000     0.1700 r
  rptr_empty/rempty_reg/QN (SDFFASX1_RVT)                                   0.0757                         0.2061     0.3761 r
  rptr_empty/rempty_BAR (net)                   2       3.2918                                             0.0000     0.3761 r
  rptr_empty/rempty_BAR (rptr_empty_ADDRSIZE10)                                                            0.0000     0.3761 r
  io_t_rempty_net (net)                                 3.2918                                             0.0000     0.3761 r
  U13/A (INVX4_RVT)                                               0.0000    0.0757    0.0000               0.0000     0.3761 r
  U13/Y (INVX4_RVT)                                                         0.0711                         0.0625     0.4386 f
  n12 (net)                                     1      21.8502                                             0.0000     0.4386 f
  io_t_rempty/DIN (D8I1025_NS)                                    0.0000    0.0711    0.0000               0.0000     0.4386 f
  io_t_rempty/PADIO (D8I1025_NS)                                            0.8863                         1.3948     1.8334 f
  rempty (net)                                  1     1433.7106                                            0.0000     1.8334 f
  rempty (out)                                                    0.0000    0.8863    0.0000               0.0000     1.8334 f
  data arrival time                                                                                                   1.8334

  clock rclk (rise edge)                                                                                   0.9800     0.9800
  clock network delay (ideal)                                                                              0.1700     1.1500
  output external delay                                                                                   -0.4500     0.7000
  data required time                                                                                                  0.7000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.7000
  data arrival time                                                                                                  -1.8334
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -1.1334


  Startpoint: wptr_full/wfull_reg
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wfull (output port clocked by wclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.1700     0.1700
  wptr_full/wfull_reg/CLK (SDFFARX1_RVT)                          0.0000    0.1700    0.0000               0.0000     0.1700 r
  wptr_full/wfull_reg/QN (SDFFARX1_RVT)                                     0.0391                         0.1579     0.3279 r
  wptr_full/n133 (net)                          1       0.7423                                             0.0000     0.3279 r
  wptr_full/U22/A (NBUFFX4_RVT)                                   0.0000    0.0391    0.0000               0.0000     0.3279 r
  wptr_full/U22/Y (NBUFFX4_RVT)                                             0.0334                         0.0603     0.3882 r
  wptr_full/wfull_BAR (net)                     4       7.0757                                             0.0000     0.3882 r
  wptr_full/wfull_BAR (wptr_full_ADDRSIZE10)                                                               0.0000     0.3882 r
  n10 (net)                                             7.0757                                             0.0000     0.3882 r
  U14/A (INVX8_RVT)                                               0.0000    0.0334    0.0000               0.0000     0.3882 r
  U14/Y (INVX8_RVT)                                                         0.0354                         0.0328     0.4210 f
  n11 (net)                                     1      21.8502                                             0.0000     0.4210 f
  io_t_wfull/DIN (D8I1025_NS)                                     0.0000    0.0354    0.0000               0.0000     0.4210 f
  io_t_wfull/PADIO (D8I1025_NS)                                             0.8923                         1.3820     1.8030 f
  wfull (net)                                   1     1433.7106                                            0.0000     1.8030 f
  wfull (out)                                                     0.0000    0.8923    0.0000               0.0000     1.8030 f
  data arrival time                                                                                                   1.8030

  clock wclk (rise edge)                                                                                   1.0500     1.0500
  clock network delay (ideal)                                                                              0.1700     1.2200
  clock uncertainty                                                                                       -0.0700     1.1500
  output external delay                                                                                   -0.4600     0.6900
  data required time                                                                                                  0.6900
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.6900
  data arrival time                                                                                                  -1.8030
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -1.1130


1
