// Seed: 2337872181
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_4;
  assign id_4 = id_4;
endmodule
module module_1 #(
    parameter id_3 = 32'd14,
    parameter id_9 = 32'd71
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  inout wire id_25;
  input wire id_24;
  output wire id_23;
  inout wire id_22;
  inout wire id_21;
  inout wire id_20;
  output wire id_19;
  output wire id_18;
  output wire id_17;
  input wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  output wor id_12;
  input wire id_11;
  inout wire id_10;
  inout wire _id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  module_0 modCall_1 (
      id_21,
      id_5,
      id_2
  );
  inout wire _id_3;
  output wire id_2;
  inout wire id_1;
  wire [id_3  #  (  .  id_9  (  1  )  ) : 1] id_26;
  assign id_12 = -1;
endmodule
