

================================================================
== Vitis HLS Report for 'fetching_ip'
================================================================
* Date:           Mon Nov 20 21:59:20 2023

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        fetching_ip
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.806 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                      |                     |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |               Instance               |        Module       |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_fetch_fu_62                       |fetch                |        1|        1|  10.000 ns|  10.000 ns|    1|    1|       no|
        |pc_1_execute_fu_69                    |execute              |        0|        0|       0 ns|       0 ns|    0|    0|       no|
        |is_running_running_cond_update_fu_74  |running_cond_update  |        0|        0|       0 ns|       0 ns|    0|    0|       no|
        +--------------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_20_1  |        ?|        ?|         3|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |      128|    -|     188|    259|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     29|    -|
|Register         |        -|    -|      36|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      128|    0|     224|    288|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       45|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+---------------------+---------+----+-----+-----+-----+
    |               Instance               |        Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------+---------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                       |control_s_axi        |      128|   0|  154|  174|    0|
    |pc_1_execute_fu_69                    |execute              |        0|   0|    0|   23|    0|
    |grp_fetch_fu_62                       |fetch                |        0|   0|   34|   23|    0|
    |is_running_running_cond_update_fu_74  |running_cond_update  |        0|   0|    0|   39|    0|
    +--------------------------------------+---------------------+---------+----+-----+-----+-----+
    |Total                                 |                     |      128|   0|  188|  259|    0|
    +--------------------------------------+---------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  20|          4|    1|          4|
    |pc_0_fu_52  |   9|          2|   16|         32|
    +------------+----+-----------+-----+-----------+
    |Total       |  29|          6|   17|         36|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |   3|   0|    3|          0|
    |grp_fetch_fu_62_ap_start_reg  |   1|   0|    1|          0|
    |pc_0_fu_52                    |  16|   0|   16|          0|
    |pc_0_load_reg_106             |  16|   0|   16|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         |  36|   0|   36|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|         array|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|         array|
|s_axi_control_AWADDR   |   in|   19|       s_axi|       control|         array|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|         array|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|         array|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|         array|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|         array|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|         array|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|         array|
|s_axi_control_ARADDR   |   in|   19|       s_axi|       control|         array|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|         array|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|         array|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|         array|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|         array|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|         array|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|         array|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|         array|
|ap_clk                 |   in|    1|  ap_ctrl_hs|   fetching_ip|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|   fetching_ip|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|   fetching_ip|  return value|
+-----------------------+-----+-----+------------+--------------+--------------+

