{
    "id": "1567333310",
    "title": "Efficient modulo 2n+1 adder architectures",
    "venue": "Integration",
    "year": 2009,
    "authors": [
        {
            "name": "Haridimos T. Vergos",
            "id": "2067317982",
            "org": "Computer Engineering and Informatics Department, University of Patras, 26500 Patras, Greece#TAB#"
        },
        {
            "name": "Costas Efstathiou",
            "id": "2136299510",
            "org": "Informatics Department, ATEI of Athens, 12210 Egaleo, Athens, Greece#TAB#"
        }
    ],
    "fields_of_study": [
        "Carry-save adder",
        "Adder",
        "Parallel computing",
        "Residue number system",
        "Discrete mathematics",
        "Computation",
        "Computer science",
        "Integrated circuit",
        "Real-time computing",
        "Modulo",
        "Operand"
    ],
    "references": [
        "136004585",
        "1491543582",
        "1601793793",
        "1963965124",
        "2008730004",
        "2074224805",
        "2104733895",
        "2112998193",
        "2115417744",
        "2117919933",
        "2120088694",
        "2131647018",
        "2133496391",
        "2168543008",
        "2169434178",
        "2222357280",
        "2502035975"
    ]
}