TOPLEVEL_LANG = verilog
VERILOG_SOURCES = ../src/project.v
TOPLEVEL = tt_um_kishorenetheti_tt16_mips
MODULE = test

include $(shell cocotb-config --makefiles)/Makefile.sim
