// Seed: 2150296659
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  module_2 modCall_1 (
      id_3,
      id_2,
      id_2
  );
endmodule : SymbolIdentifier
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  tri0 id_3;
  parameter id_4 = -1 - id_3;
  parameter id_5 = -1;
  always id_1 <= id_1.id_1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4, id_5;
  id_6(
      .id_0(-1), .id_1(1), .id_2(-1)
  );
  wire id_7, id_8;
  wire id_9, id_10, id_11;
  parameter id_12 = 1;
  wire id_13;
endmodule
