module driver_cam(
input VSYNC,
input HREF,
input [7:0]D,
input P_clk,
output rst,
output PWDN
);
reg [15:0] pixel;

always @(posedge P_clk)