Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Dec  7 17:28:49 2024
| Host         : YeYeTheLaptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_control_sets_placed.rpt
| Design       : system
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    38 |
|    Minimum number of control sets                        |    38 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    69 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    38 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |    30 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            2 |
| No           | No                    | Yes                    |              38 |           16 |
| No           | Yes                   | No                     |              23 |            7 |
| Yes          | No                    | No                     |             210 |           66 |
| Yes          | No                    | Yes                    |              25 |           11 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+-------------------------------------------+----------------------+------------------+----------------+--------------+
|         Clock Signal        |               Enable Signal               |   Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+-------------------------------------------+----------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG              |                                           |                      |                1 |              1 |         1.00 |
|  clock_divider/CLK          |                                           |                      |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG              | vga_display/btnC_edge                     | btnU_IBUF            |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG              | vga_display/char_buffer[2][5][6]_i_1_n_0  |                      |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG              | vga_display/char_buffer[2][3][6]_i_1_n_0  |                      |                5 |              7 |         1.40 |
|  clk_IBUF_BUFG              | vga_display/char_buffer[0][4][6]_i_1_n_0  |                      |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG              | vga_display/char_buffer[1][1][6]_i_1_n_0  |                      |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG              | vga_display/char_buffer[2][6][6]_i_1_n_0  |                      |                5 |              7 |         1.40 |
|  clk_IBUF_BUFG              | vga_display/char_buffer[1][0][6]_i_1_n_0  |                      |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG              | vga_display/char_buffer[1][7][6]_i_1_n_0  |                      |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG              | vga_display/char_buffer[0][9][6]_i_1_n_0  |                      |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG              | vga_display/char_buffer[0][0][6]_i_1_n_0  |                      |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG              | vga_display/char_buffer[1][8][6]_i_1_n_0  |                      |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG              | vga_display/char_buffer[0][6][6]_i_1_n_0  |                      |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG              | vga_display/char_buffer[2][0][6]_i_1_n_0  |                      |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG              | vga_display/char_buffer[0][5][6]_i_1_n_0  |                      |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG              | vga_display/char_buffer[2][1][6]_i_1_n_0  |                      |                5 |              7 |         1.40 |
|  clk_IBUF_BUFG              | vga_display/char_buffer[0][7][6]_i_1_n_0  |                      |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG              | vga_display/char_buffer[1][5][6]_i_1_n_0  |                      |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG              | vga_display/char_buffer[1][2][6]_i_1_n_0  |                      |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG              | vga_display/char_buffer[2][4][6]_i_1_n_0  |                      |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG              | vga_display/char_buffer[1][6][6]_i_1_n_0  |                      |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG              | vga_display/char_buffer[1][3][6]_i_1_n_0  |                      |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG              | vga_display/char_buffer[1][9][6]_i_1_n_0  |                      |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG              | vga_display/char_buffer[0][2][6]_i_1_n_0  |                      |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG              | vga_display/char_buffer[0][8][6]_i_1_n_0  |                      |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG              | vga_display/char_buffer[1][4][6]_i_1_n_0  |                      |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG              | vga_display/char_buffer[2][7][6]_i_1_n_0  |                      |                6 |              7 |         1.17 |
|  clk_IBUF_BUFG              | vga_display/char_buffer[2][8][6]_i_1_n_0  |                      |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG              | vga_display/char_buffer[0][3][6]_i_1_n_0  |                      |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG              | vga_display/char_buffer[2][9][6]_i_1_n_0  |                      |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG              | vga_display/char_buffer[0][1][6]_i_1_n_0  |                      |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG              | vga_display/char_buffer[2][2][6]_i_1_n_0  |                      |                3 |              7 |         2.33 |
|  vga_display/vga_c/CLK_BUFG |                                           | btnU_IBUF            |                5 |             10 |         2.00 |
|  vga_display/vga_c/CLK_BUFG | vga_display/vga_c/v_count_next[9]_i_1_n_0 | btnU_IBUF            |                4 |             10 |         2.50 |
|  vga_display/vga_c/CLK_BUFG | vga_display/vga_c/E[0]                    | btnU_IBUF            |                6 |             11 |         1.83 |
|  clk_IBUF_BUFG              |                                           | clock_divider/clkDiv |                7 |             23 |         3.29 |
|  clk_IBUF_BUFG              |                                           | btnU_IBUF            |               11 |             28 |         2.55 |
+-----------------------------+-------------------------------------------+----------------------+------------------+----------------+--------------+


