
;; Function trap_init (trap_init)[0:1083] (unlikely executed)


Basic block 2:
IN:
Stack adjustment: 0

OUT:
Stack adjustment: 0


3 basic blocks, 2 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, probably never executed.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  kill	

Successors:  2 [100.0%]  (fallthru)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 10000, probably never executed.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

Successors:  EXIT [100.0%] 
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


Basic block 1 , prev 2, loop_depth 0, count 0, freq 10000, probably never executed.
Predecessors:  2 [100.0%] 
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(13){ }u-1(14){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

Successors: 
;; lr  out 	
;; live  out 	




trap_init

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r13={1d,2u} r14={1d,1u} 
;;    total ref usage 9{6d,3u,0e} in 1{1 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 1 14 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 14 3 2 2 NOTE_INSN_PROLOGUE_END)

(note 2 14 15 2 NOTE_INSN_FUNCTION_BEG)

(note 15 2 16 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn:TI 16 15 17 2 arch/arm/kernel/traps.c:762 (return) 260 {return} (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 17 16 12)

(note 12 17 13 NOTE_INSN_DELETED)

(note 13 12 0 NOTE_INSN_DELETED)


;; Function early_trap_init (early_trap_init)[0:1085] (unlikely executed)


Basic block 2:
IN:
Stack adjustment: 0

OUT:
Stack adjustment: 16


3 basic blocks, 2 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, probably never executed.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  kill	

Successors:  2 [100.0%]  (fallthru)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]


Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 10000, probably never executed.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; live  kill	 14 [lr]

Successors:  EXIT [100.0%] 
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 1 , prev 2, loop_depth 0, count 0, freq 10000, probably never executed.
Predecessors:  2 [100.0%] 
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(4){ }u-1(5){ }u-1(6){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	
;; live  kill	

Successors: 
;; lr  out 	
;; live  out 	




early_trap_init

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;;  exit block uses 	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 5[r5] 6[r6] 13[sp] 14[lr]
;;  ref usage 	r0={18d,12u} r1={15d,9u} r2={16d,8u} r3={11d,4u} r4={2d,9u} r5={2d,4u} r6={1d,2u} r12={7d} r13={2d,10u} r14={8d,2u} r15={7d} r16={7d} r17={7d} r18={7d} r19={7d} r20={7d} r21={7d} r22={7d} r23={7d} r24={7d} r27={7d} r28={7d} r29={7d} r30={7d} r31={7d} r32={7d} r33={7d} r34={7d} r35={7d} r36={7d} r37={7d} r38={7d} r39={7d} r40={7d} r41={7d} r42={7d} r43={7d} r44={7d} r45={7d} r46={7d} r47={7d} r48={7d} r49={7d} r50={7d} r51={7d} r52={7d} r53={7d} r54={7d} r55={7d} r56={7d} r57={7d} r58={7d} r59={7d} r60={7d} r61={7d} r62={7d} r63={7d} r64={7d} r65={7d} r66={7d} r67={7d} r68={7d} r69={7d} r70={7d} r71={7d} r72={7d} r73={7d} r74={7d} r75={7d} r76={7d} r77={7d} r78={7d} r79={7d} r80={7d} r81={7d} r82={7d} r83={7d} r84={7d} r85={7d} r86={7d} r87={7d} r88={7d} r89={7d} r90={7d} r91={7d} r92={7d} r93={7d} r94={7d} r95={7d} r96={7d} r97={7d} r98={7d} r99={7d} r100={7d} r101={7d} r102={7d} r103={7d} r104={7d} r105={7d} r106={7d} r107={7d} r108={7d} r109={7d} r110={7d} r111={7d} r112={7d} r113={7d} r114={7d} r115={7d} r116={7d} r117={7d} r118={7d} r119={7d} r120={7d} r121={7d} r122={7d} r123={7d} r124={7d} r125={7d} r126={7d} r127={7d} 
;;    total ref usage 919{859d,60u,0e} in 39{32 regular + 7 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 10 2 NOTE_INSN_FUNCTION_BEG)

(note 10 2 20 2 NOTE_INSN_DELETED)

(note 20 10 23 2 NOTE_INSN_DELETED)

(note 23 20 37 2 NOTE_INSN_DELETED)

(note 37 23 49 2 NOTE_INSN_DELETED)

(note 49 37 52 2 NOTE_INSN_DELETED)

(note 52 49 58 2 NOTE_INSN_DELETED)

(note 58 52 59 2 NOTE_INSN_DELETED)

(note 59 58 62 2 NOTE_INSN_DELETED)

(note 62 59 69 2 NOTE_INSN_DELETED)

(note 69 62 70 2 NOTE_INSN_DELETED)

(note 70 69 73 2 NOTE_INSN_DELETED)

(note 73 70 80 2 NOTE_INSN_DELETED)

(note 80 73 5 2 NOTE_INSN_DELETED)

(insn:TI 5 80 96 2 arch/arm/kernel/traps.c:779 (set (reg/f:SI 3 r3 [137])
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn/f:TI 96 5 97 2 arch/arm/kernel/traps.c:775 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 5 r5))
            (use (reg:SI 6 r6))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 5 r5)
            (expr_list:REG_DEAD (reg:SI 4 r4)
                (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                            (set/f (reg/f:SI 13 sp)
                                (plus:SI (reg/f:SI 13 sp)
                                    (const_int -16 [0xfffffffffffffff0])))
                            (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                                (reg:SI 4 r4))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 4 [0x4])) [0 S4 A32])
                                (reg:SI 5 r5))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 8 [0x8])) [0 S4 A32])
                                (reg:SI 6 r6))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 12 [0xc])) [0 S4 A32])
                                (reg:SI 14 lr))
                        ])
                    (nil))))))

(note 97 96 16 2 NOTE_INSN_PROLOGUE_END)

(insn:TI 16 97 6 2 arch/arm/kernel/traps.c:791 (set (reg:SI 1 r1)
        (symbol_ref:SI ("__vectors_start") [flags 0xc0] <var_decl 0x1121f360 __vectors_start>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("__vectors_start") [flags 0xc0] <var_decl 0x1121f360 __vectors_start>)
        (nil)))

(insn:TI 6 16 94 2 arch/arm/kernel/traps.c:779 (set (reg/f:SI 4 r4 [orig:136 vectors_page.310 ] [136])
        (mem/f/c/i:SI (reg/f:SI 3 r3 [137]) [0 vectors_page+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 3 r3 [137])
        (nil)))

(insn:TI 94 6 15 2 arch/arm/kernel/traps.c:791 (set (reg/f:SI 2 r2 [139])
        (symbol_ref:SI ("__vectors_end") [flags 0xc0] <var_decl 0x1121f3c0 __vectors_end>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("__vectors_end") [flags 0xc0] <var_decl 0x1121f3c0 __vectors_end>)
        (nil)))

(insn:TI 15 94 36 2 arch/arm/kernel/traps.c:791 (set (reg:SI 0 r0)
        (reg/f:SI 4 r4 [orig:136 vectors_page.310 ] [136])) 167 {*arm_movsi_insn} (nil))

(insn 36 15 17 2 arch/arm/kernel/traps.c:793 (set (reg/f:SI 5 r5 [orig:134 D.18814 ] [134])
        (plus:SI (reg/f:SI 4 r4 [orig:136 vectors_page.310 ] [136])
            (const_int 4096 [0x1000]))) 4 {*arm_addsi3} (nil))

(insn:TI 17 36 18 2 arch/arm/kernel/traps.c:791 (set (reg:SI 2 r2)
        (minus:SI (reg/f:SI 2 r2 [139])
            (reg:SI 1 r1))) 28 {*arm_subsi3_insn} (nil))

(call_insn:TI 18 17 29 2 arch/arm/kernel/traps.c:791 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memcpy") [flags 0x41] <function_decl 0x1124e800 memcpy>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 29 18 93 2 arch/arm/kernel/traps.c:792 (set (reg:SI 1 r1)
        (symbol_ref:SI ("__stubs_start") [flags 0xc0] <var_decl 0x1121f2a0 __stubs_start>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("__stubs_start") [flags 0xc0] <var_decl 0x1121f2a0 __stubs_start>)
        (nil)))

(insn:TI 93 29 28 2 arch/arm/kernel/traps.c:792 (set (reg/f:SI 2 r2 [148])
        (symbol_ref:SI ("__stubs_end") [flags 0xc0] <var_decl 0x1121f300 __stubs_end>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("__stubs_end") [flags 0xc0] <var_decl 0x1121f300 __stubs_end>)
        (nil)))

(insn 28 93 30 2 arch/arm/kernel/traps.c:792 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 4 r4 [orig:136 vectors_page.310 ] [136])
            (const_int 512 [0x200]))) 4 {*arm_addsi3} (nil))

(insn:TI 30 28 31 2 arch/arm/kernel/traps.c:792 (set (reg:SI 2 r2)
        (minus:SI (reg/f:SI 2 r2 [148])
            (reg:SI 1 r1))) 28 {*arm_subsi3_insn} (nil))

(call_insn:TI 31 30 34 2 arch/arm/kernel/traps.c:792 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memcpy") [flags 0x41] <function_decl 0x1124e800 memcpy>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 34 31 92 2 arch/arm/kernel/traps.c:793 (set (reg/f:SI 3 r3 [156])
        (symbol_ref:SI ("__kuser_helper_start") [flags 0xc0] <var_decl 0x1121f420 __kuser_helper_start>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("__kuser_helper_start") [flags 0xc0] <var_decl 0x1121f420 __kuser_helper_start>)
        (nil)))

(insn:TI 92 34 43 2 arch/arm/kernel/traps.c:793 (set (reg/f:SI 0 r0 [155])
        (symbol_ref:SI ("__kuser_helper_end") [flags 0xc0] <var_decl 0x1121f480 __kuser_helper_end>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("__kuser_helper_end") [flags 0xc0] <var_decl 0x1121f480 __kuser_helper_end>)
        (nil)))

(insn:TI 43 92 35 2 arch/arm/kernel/traps.c:793 (set (reg:SI 1 r1)
        (reg/f:SI 3 r3 [156])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("__kuser_helper_start") [flags 0xc0] <var_decl 0x1121f420 __kuser_helper_start>)
        (nil)))

(insn:TI 35 43 44 2 arch/arm/kernel/traps.c:793 (set (reg:SI 0 r0 [orig:135 kuser_sz.318 ] [135])
        (minus:SI (reg/f:SI 0 r0 [155])
            (reg/f:SI 3 r3 [156]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg/f:SI 3 r3 [156])
        (expr_list:REG_EQUIV (minus:SI (symbol_ref:SI ("__kuser_helper_end") [flags 0xc0] <var_decl 0x1121f480 __kuser_helper_end>)
                (symbol_ref:SI ("__kuser_helper_start") [flags 0xc0] <var_decl 0x1121f420 __kuser_helper_start>))
            (nil))))

(insn:TI 44 35 42 2 arch/arm/kernel/traps.c:793 (set (reg:SI 2 r2)
        (reg:SI 0 r0 [orig:135 kuser_sz.318 ] [135])) 167 {*arm_movsi_insn} (nil))

(insn 42 44 45 2 arch/arm/kernel/traps.c:793 (set (reg:SI 0 r0)
        (minus:SI (reg/f:SI 5 r5 [orig:134 D.18814 ] [134])
            (reg:SI 0 r0 [orig:135 kuser_sz.318 ] [135]))) 28 {*arm_subsi3_insn} (nil))

(call_insn:TI 45 42 47 2 arch/arm/kernel/traps.c:793 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memcpy") [flags 0x41] <function_decl 0x1124e800 memcpy>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 47 45 55 2 arch/arm/kernel/traps.c:771 (set (reg/f:SI 0 r0 [163])
        (plus:SI (reg/f:SI 4 r4 [orig:136 vectors_page.310 ] [136])
            (const_int 4064 [0xfe0]))) 4 {*arm_addsi3} (nil))

(insn:TI 55 47 54 2 arch/arm/kernel/traps.c:771 (set (reg:SI 2 r2)
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 4 [0x4])
        (nil)))

(insn 54 55 56 2 arch/arm/kernel/traps.c:771 (set (reg:SI 1 r1)
        (plus:SI (reg:SI 0 r0)
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))

(call_insn:TI 56 54 64 2 arch/arm/kernel/traps.c:771 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memcpy") [flags 0x41] <function_decl 0x1124e800 memcpy>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 64 56 65 2 arch/arm/kernel/traps.c:804 (set (reg:SI 1 r1)
        (symbol_ref:SI ("sigreturn_codes") [flags 0xc0] <var_decl 0x111bf780 sigreturn_codes>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("sigreturn_codes") [flags 0xc0] <var_decl 0x111bf780 sigreturn_codes>)
        (nil)))

(insn:TI 65 64 63 2 arch/arm/kernel/traps.c:804 (set (reg:SI 2 r2)
        (const_int 28 [0x1c])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 28 [0x1c])
        (nil)))

(insn 63 65 66 2 arch/arm/kernel/traps.c:804 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 4 r4 [orig:136 vectors_page.310 ] [136])
            (const_int 1280 [0x500]))) 4 {*arm_addsi3} (nil))

(call_insn:TI 66 63 68 2 arch/arm/kernel/traps.c:804 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memcpy") [flags 0x41] <function_decl 0x1124e800 memcpy>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 68 66 75 2 arch/arm/kernel/traps.c:806 (set (reg/f:SI 0 r0 [177])
        (plus:SI (reg/f:SI 4 r4 [orig:136 vectors_page.310 ] [136])
            (const_int 1296 [0x510]))) 4 {*arm_addsi3} (nil))

(insn:TI 75 68 76 2 arch/arm/kernel/traps.c:806 (set (reg:SI 1 r1)
        (symbol_ref:SI ("syscall_restart_code") [flags 0xc0] <var_decl 0x111bf7e0 syscall_restart_code>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("syscall_restart_code") [flags 0xc0] <var_decl 0x111bf7e0 syscall_restart_code>)
        (nil)))

(insn 76 75 74 2 arch/arm/kernel/traps.c:806 (set (reg:SI 2 r2)
        (const_int 8 [0x8])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 8 [0x8])
        (nil)))

(insn:TI 74 76 77 2 arch/arm/kernel/traps.c:806 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 0 r0 [177])
            (const_int 12 [0xc]))) 4 {*arm_addsi3} (nil))

(call_insn:TI 77 74 81 2 arch/arm/kernel/traps.c:806 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memcpy") [flags 0x41] <function_decl 0x1124e800 memcpy>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 81 77 82 2 arch/arm/kernel/traps.c:809 (set (reg:SI 0 r0)
        (reg/f:SI 4 r4 [orig:136 vectors_page.310 ] [136])) 167 {*arm_movsi_insn} (nil))

(insn:TI 82 81 79 2 arch/arm/kernel/traps.c:809 (set (reg:SI 1 r1)
        (reg/f:SI 5 r5 [orig:134 D.18814 ] [134])) 167 {*arm_movsi_insn} (nil))

(insn 79 82 83 2 arch/arm/kernel/traps.c:809 (set (reg/f:SI 3 r3 [183])
        (symbol_ref:SI ("cpu_cache") [flags 0xc0] <var_decl 0x111974e0 cpu_cache>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("cpu_cache") [flags 0xc0] <var_decl 0x111974e0 cpu_cache>)
        (nil)))

(call_insn:TI 83 79 98 2 arch/arm/kernel/traps.c:809 (parallel [
            (call (mem:SI (mem/s/f/j/c:SI (plus:SI (reg/f:SI 3 r3 [183])
                            (const_int 16 [0x10])) [0 cpu_cache.coherent_kern_range+0 S4 A32]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 246 {*call_mem} (expr_list:REG_DEAD (reg/f:SI 3 r3 [183])
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(note 98 83 99 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 99 98 100 2 arch/arm/kernel/traps.c:811 (return) 260 {return} (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  EXIT [100.0%] 

(barrier 100 99 91)

(note 91 100 95 NOTE_INSN_DELETED)

(note 95 91 0 NOTE_INSN_DELETED)


;; Function __pgd_error (__pgd_error)[0:1080]


Basic block 2:
IN:
Stack adjustment: 0
Reg 0: file+0
Reg 1: line+0
Reg 2: pgd+0
Variables:
  name: file
    offset 0
      (reg:SI 0 r0 [ file ])
  name: line
    offset 0
      (reg:SI 1 r1 [ line ])
  name: pgd
    offset 0
      (reg:SI 2 r2 [ pgd ])

OUT:
Stack adjustment: 16


3 basic blocks, 2 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  kill	

Successors:  2 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]


Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp]
;; live  kill	 14 [lr]

Successors:  EXIT [100.0%] 
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp]


Basic block 1 , prev 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  2 [100.0%] 
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(13){ }u-1(14){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 13 [sp]
;; live  gen 	
;; live  kill	

Successors: 
;; lr  out 	
;; live  out 	




__pgd_error

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr]
;;  ref usage 	r0={3d,3u} r1={3d,3u} r2={3d,3u} r3={4d,2u} r12={1d} r13={2d,6u,1d} r14={2d,2u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} 
;;    total ref usage 149{129d,19u,1e} in 10{9 regular + 1 call} insns.
(note 1 0 34 NOTE_INSN_DELETED)

(note 34 1 35 2 ( pgd (expr_list:REG_DEP_TRUE (reg:SI 2 r2 [ pgd ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 35 34 36 2 ( file (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ file ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 36 35 6 2 ( line (expr_list:REG_DEP_TRUE (reg:SI 1 r1 [ line ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp]
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 36 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 4 6 5 2 NOTE_INSN_DELETED)

(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)

(note 8 5 29 2 NOTE_INSN_DELETED)

(insn/f:TI 29 8 39 2 arch/arm/kernel/traps.c:739 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 0 r0)
                    ] 2))
            (use (reg:SI 1 r1))
            (use (reg:SI 2 r2))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                    (set/f (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -16 [0xfffffffffffffff0])))
                    (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                        (reg:SI 0 r0))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 4 [0x4])) [0 S4 A32])
                        (reg:SI 1 r1))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 8 [0x8])) [0 S4 A32])
                        (reg:SI 2 r2))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 12 [0xc])) [0 S4 A32])
                        (reg:SI 14 lr))
                ])
            (nil))))

(note 39 29 38 2 ( file (nil)) NOTE_INSN_VAR_LOCATION)

(note 38 39 37 2 ( line (nil)) NOTE_INSN_VAR_LOCATION)

(note 37 38 30 2 ( pgd (nil)) NOTE_INSN_VAR_LOCATION)

(note 30 37 9 2 NOTE_INSN_PROLOGUE_END)

(insn:TI 9 30 40 2 arch/arm/kernel/traps.c:740 (set (reg:SI 3 r3 [137])
        (mem:SI (reg:SI 2 r2 [ pgd ]) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ pgd ])
        (expr_list:REG_EQUIV (mem/i:SI (reg/f:SI 13 sp) [0 S4 A64])
            (nil))))

(note 40 9 3 2 ( pgd (expr_list:REG_DEP_TRUE (reg:SI 2 r2 [ pgd ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 3 40 42 2 arch/arm/kernel/traps.c:739 (set (reg/v:SI 2 r2 [orig:134 line ] [134])
        (reg:SI 1 r1 [ line ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ line ])
        (nil)))

(note 42 3 41 2 ( pgd (nil)) NOTE_INSN_VAR_LOCATION)

(note 41 42 13 2 ( line (expr_list:REG_DEP_TRUE (reg:SI 1 r1 [ line ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 13 41 44 2 arch/arm/kernel/traps.c:740 (set (reg:SI 1 r1)
        (reg/v/f:SI 0 r0 [orig:133 file ] [133])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:133 file ] [133])
        (nil)))

(note 44 13 43 2 ( line (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:134 line ] [134])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 43 44 12 2 ( file (expr_list:REG_DEP_TRUE (reg/v/f:SI 0 r0 [orig:133 file ] [133])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 12 43 45 2 arch/arm/kernel/traps.c:740 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x1124a400>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x1124a400>)
        (nil)))

(note 45 12 25 2 ( file (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 25 45 24 2 arch/arm/kernel/traps.c:740 (set (mem/i:SI (reg/f:SI 13 sp) [0 S4 A64])
        (reg:SI 3 r3 [137])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [137])
        (nil)))

(insn 24 25 26 2 arch/arm/kernel/traps.c:740 (set (reg:SI 3 r3 [orig:140+4 ] [140])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 0 [0x0])
        (nil)))

(insn:TI 26 24 15 2 arch/arm/kernel/traps.c:740 (set (mem/i:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 3 r3 [orig:140+4 ] [140])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:140+4 ] [140])
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(call_insn 15 26 46 2 arch/arm/kernel/traps.c:740 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10aa9180 printk>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(note 46 15 31 2 ( line (nil)) NOTE_INSN_VAR_LOCATION)

(note 31 46 32 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn:TI 32 31 33 2 arch/arm/kernel/traps.c:741 (unspec_volatile [
            (return)
        ] 1) 323 {*epilogue_insns} (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp]


;; Succ edge  EXIT [100.0%] 

(barrier 33 32 27)

(note 27 33 28 NOTE_INSN_DELETED)

(note 28 27 0 NOTE_INSN_DELETED)


;; Function __pmd_error (__pmd_error)[0:1079]


Basic block 2:
IN:
Stack adjustment: 0
Reg 0: file+0
Reg 1: line+0
Reg 2: pmd+0
Variables:
  name: pmd
    offset 0
      (reg:SI 2 r2 [ pmd ])
  name: file
    offset 0
      (reg:SI 0 r0 [ file ])
  name: line
    offset 0
      (reg:SI 1 r1 [ line ])

OUT:
Stack adjustment: 16


3 basic blocks, 2 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  kill	

Successors:  2 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]


Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp]
;; live  kill	 14 [lr]

Successors:  EXIT [100.0%] 
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp]


Basic block 1 , prev 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  2 [100.0%] 
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(13){ }u-1(14){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 13 [sp]
;; live  gen 	
;; live  kill	

Successors: 
;; lr  out 	
;; live  out 	




__pmd_error

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr]
;;  ref usage 	r0={3d,3u} r1={3d,3u} r2={3d,3u} r3={4d,2u} r12={1d} r13={2d,6u} r14={2d,2u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} 
;;    total ref usage 148{129d,19u,0e} in 10{9 regular + 1 call} insns.
(note 1 0 33 NOTE_INSN_DELETED)

(note 33 1 34 2 ( file (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ file ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 34 33 35 2 ( line (expr_list:REG_DEP_TRUE (reg:SI 1 r1 [ line ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 35 34 6 2 ( pmd (expr_list:REG_DEP_TRUE (reg:SI 2 r2 [ pmd ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp]
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 35 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 4 6 5 2 NOTE_INSN_DELETED)

(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)

(note 8 5 3 2 NOTE_INSN_DELETED)

(insn:TI 3 8 28 2 arch/arm/kernel/traps.c:734 (set (reg/v:SI 3 r3 [orig:134 line ] [134])
        (reg:SI 1 r1 [ line ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ line ])
        (nil)))

(insn/f:TI 28 3 38 2 arch/arm/kernel/traps.c:734 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 0 r0)
                    ] 2))
            (use (reg:SI 1 r1))
            (use (reg:SI 2 r2))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                    (set/f (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -16 [0xfffffffffffffff0])))
                    (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                        (reg:SI 0 r0))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 4 [0x4])) [0 S4 A32])
                        (reg:SI 1 r1))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 8 [0x8])) [0 S4 A32])
                        (reg:SI 2 r2))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 12 [0xc])) [0 S4 A32])
                        (reg:SI 14 lr))
                ])
            (nil))))

(note 38 28 37 2 ( file (nil)) NOTE_INSN_VAR_LOCATION)

(note 37 38 36 2 ( line (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:134 line ] [134])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 36 37 29 2 ( pmd (nil)) NOTE_INSN_VAR_LOCATION)

(note 29 36 12 2 NOTE_INSN_PROLOGUE_END)

(insn:TI 12 29 39 2 arch/arm/kernel/traps.c:735 (set (reg:SI 1 r1)
        (reg/v/f:SI 0 r0 [orig:133 file ] [133])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:133 file ] [133])
        (nil)))

(note 39 12 24 2 ( file (expr_list:REG_DEP_TRUE (reg/v/f:SI 0 r0 [orig:133 file ] [133])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 24 39 40 2 arch/arm/kernel/traps.c:735 (set (mem/i:SI (reg/f:SI 13 sp) [0 S4 A64])
        (reg:SI 2 r2 [ pmd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ pmd ])
        (nil)))

(note 40 24 13 2 ( pmd (expr_list:REG_DEP_TRUE (reg:SI 2 r2 [ pmd ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 13 40 41 2 arch/arm/kernel/traps.c:735 (set (reg:SI 2 r2)
        (reg/v:SI 3 r3 [orig:134 line ] [134])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:134 line ] [134])
        (nil)))

(note 41 13 11 2 ( pmd (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 11 41 42 2 arch/arm/kernel/traps.c:735 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x11290f00>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x11290f00>)
        (nil)))

(note 42 11 23 2 ( file (nil)) NOTE_INSN_VAR_LOCATION)

(insn 23 42 43 2 arch/arm/kernel/traps.c:735 (set (reg:SI 3 r3 [orig:139+4 ] [139])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 0 [0x0])
        (nil)))

(note 43 23 25 2 ( line (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 25 43 14 2 arch/arm/kernel/traps.c:735 (set (mem/i:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 3 r3 [orig:139+4 ] [139])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:139+4 ] [139])
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(call_insn 14 25 30 2 arch/arm/kernel/traps.c:735 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10aa9180 printk>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(note 30 14 31 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn:TI 31 30 32 2 arch/arm/kernel/traps.c:736 (unspec_volatile [
            (return)
        ] 1) 323 {*epilogue_insns} (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp]


;; Succ edge  EXIT [100.0%] 

(barrier 32 31 26)

(note 26 32 27 NOTE_INSN_DELETED)

(note 27 26 0 NOTE_INSN_DELETED)


;; Function __pte_error (__pte_error)[0:1078]


Basic block 2:
IN:
Stack adjustment: 0
Reg 0: file+0
Reg 1: line+0
Reg 2: pte+0
Variables:
  name: line
    offset 0
      (reg:SI 1 r1 [ line ])
  name: pte
    offset 0
      (reg:SI 2 r2 [ pte ])
  name: file
    offset 0
      (reg:SI 0 r0 [ file ])

OUT:
Stack adjustment: 16


3 basic blocks, 2 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  kill	

Successors:  2 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]


Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp]
;; live  kill	 14 [lr]

Successors:  EXIT [100.0%] 
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp]


Basic block 1 , prev 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  2 [100.0%] 
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(13){ }u-1(14){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 13 [sp]
;; live  gen 	
;; live  kill	

Successors: 
;; lr  out 	
;; live  out 	




__pte_error

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr]
;;  ref usage 	r0={3d,3u} r1={3d,3u} r2={3d,3u} r3={4d,2u} r12={1d} r13={2d,6u} r14={2d,2u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} 
;;    total ref usage 148{129d,19u,0e} in 10{9 regular + 1 call} insns.
(note 1 0 33 NOTE_INSN_DELETED)

(note 33 1 34 2 ( line (expr_list:REG_DEP_TRUE (reg:SI 1 r1 [ line ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 34 33 35 2 ( pte (expr_list:REG_DEP_TRUE (reg:SI 2 r2 [ pte ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 35 34 6 2 ( file (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ file ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp]
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 35 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 4 6 5 2 NOTE_INSN_DELETED)

(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)

(note 8 5 3 2 NOTE_INSN_DELETED)

(insn:TI 3 8 28 2 arch/arm/kernel/traps.c:729 (set (reg/v:SI 3 r3 [orig:134 line ] [134])
        (reg:SI 1 r1 [ line ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ line ])
        (nil)))

(insn/f:TI 28 3 38 2 arch/arm/kernel/traps.c:729 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 0 r0)
                    ] 2))
            (use (reg:SI 1 r1))
            (use (reg:SI 2 r2))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                    (set/f (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -16 [0xfffffffffffffff0])))
                    (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                        (reg:SI 0 r0))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 4 [0x4])) [0 S4 A32])
                        (reg:SI 1 r1))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 8 [0x8])) [0 S4 A32])
                        (reg:SI 2 r2))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 12 [0xc])) [0 S4 A32])
                        (reg:SI 14 lr))
                ])
            (nil))))

(note 38 28 37 2 ( file (nil)) NOTE_INSN_VAR_LOCATION)

(note 37 38 36 2 ( line (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:134 line ] [134])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 36 37 29 2 ( pte (nil)) NOTE_INSN_VAR_LOCATION)

(note 29 36 12 2 NOTE_INSN_PROLOGUE_END)

(insn:TI 12 29 39 2 arch/arm/kernel/traps.c:730 (set (reg:SI 1 r1)
        (reg/v/f:SI 0 r0 [orig:133 file ] [133])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:133 file ] [133])
        (nil)))

(note 39 12 24 2 ( file (expr_list:REG_DEP_TRUE (reg/v/f:SI 0 r0 [orig:133 file ] [133])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 24 39 40 2 arch/arm/kernel/traps.c:730 (set (mem/i:SI (reg/f:SI 13 sp) [0 S4 A64])
        (reg:SI 2 r2 [ pte ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ pte ])
        (nil)))

(note 40 24 13 2 ( pte (expr_list:REG_DEP_TRUE (reg:SI 2 r2 [ pte ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 13 40 41 2 arch/arm/kernel/traps.c:730 (set (reg:SI 2 r2)
        (reg/v:SI 3 r3 [orig:134 line ] [134])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:134 line ] [134])
        (nil)))

(note 41 13 11 2 ( pte (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 11 41 42 2 arch/arm/kernel/traps.c:730 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x11295400>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x11295400>)
        (nil)))

(note 42 11 23 2 ( file (nil)) NOTE_INSN_VAR_LOCATION)

(insn 23 42 43 2 arch/arm/kernel/traps.c:730 (set (reg:SI 3 r3 [orig:139+4 ] [139])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 0 [0x0])
        (nil)))

(note 43 23 25 2 ( line (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 25 43 14 2 arch/arm/kernel/traps.c:730 (set (mem/i:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 3 r3 [orig:139+4 ] [139])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:139+4 ] [139])
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(call_insn 14 25 30 2 arch/arm/kernel/traps.c:730 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10aa9180 printk>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(note 30 14 31 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn:TI 31 30 32 2 arch/arm/kernel/traps.c:731 (unspec_volatile [
            (return)
        ] 1) 323 {*epilogue_insns} (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp]


;; Succ edge  EXIT [100.0%] 

(barrier 32 31 26)

(note 26 32 27 NOTE_INSN_DELETED)

(note 27 26 0 NOTE_INSN_DELETED)


;; Function __bug (__bug)[0:1076]


Basic block 2:
IN:
Stack adjustment: 0
Reg 0: file+0
Reg 1: line+0
Variables:
  name: file
    offset 0
      (reg:SI 0 r0 [ file ])
  name: line
    offset 0
      (reg:SI 1 r1 [ line ])

OUT:
Stack adjustment: 8


Basic block 3:
IN:
Stack adjustment: 8

OUT:
Stack adjustment: 8


4 basic blocks, 3 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 1.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  kill	

Successors:  2 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]


Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 1.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp]
;; live  kill	 14 [lr]

Successors:  3 [100.0%]  (fallthru)
;; lr  out 	 13 [sp]
;; live  out 	 13 [sp]


Basic block 3 , prev 2, next 1, loop_depth 1, count 0, freq 10000, maybe hot.
Predecessors:  2 [100.0%]  (fallthru) 3 [100.0%]  (dfs_back)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	
;; live  in  	 13 [sp]
;; live  gen 	
;; live  kill	

Successors:  3 [100.0%]  (dfs_back)
;; lr  out 	 13 [sp]
;; live  out 	 13 [sp]


Basic block 1 , prev 3, loop_depth 0, count 0, freq 0.
Predecessors: 
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(4){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	

Successors: 
;; lr  out 	
;; live  out 	




__bug

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;;  exit block uses 	 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 13[sp] 14[lr]
;;  ref usage 	r0={3d,2u} r1={3d,2u} r2={3d,1u} r3={3d,2u} r4={1d,2u} r12={1d} r13={2d,5u} r14={2d,2u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} 
;;    total ref usage 145{129d,16u,0e} in 8{7 regular + 1 call} insns.
(note 1 0 56 NOTE_INSN_DELETED)

(note 56 1 57 2 ( file (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ file ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 57 56 5 2 ( line (expr_list:REG_DEP_TRUE (reg:SI 1 r1 [ line ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp]
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 57 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 4 5 3 2 NOTE_INSN_FUNCTION_BEG)

(insn:TI 3 4 9 2 arch/arm/kernel/traps.c:712 (set (reg/v:SI 2 r2 [orig:134 line ] [134])
        (reg:SI 1 r1 [ line ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ line ])
        (nil)))

(insn 9 3 58 2 arch/arm/kernel/traps.c:713 (set (reg:SI 1 r1)
        (reg/v/f:SI 0 r0 [orig:133 file ] [133])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:133 file ] [133])
        (nil)))

(note 58 9 48 2 ( line (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:134 line ] [134])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn/f:TI 48 58 49 2 arch/arm/kernel/traps.c:712 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 4 r4)
            (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                        (set/f (reg/f:SI 13 sp)
                            (plus:SI (reg/f:SI 13 sp)
                                (const_int -8 [0xfffffffffffffff8])))
                        (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                            (reg:SI 4 r4))
                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                    (const_int 4 [0x4])) [0 S4 A32])
                            (reg:SI 14 lr))
                    ])
                (nil)))))

(note 49 48 8 2 NOTE_INSN_PROLOGUE_END)

(insn:TI 8 49 59 2 arch/arm/kernel/traps.c:713 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x11295300>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x11295300>)
        (nil)))

(note 59 8 11 2 ( file (nil)) NOTE_INSN_VAR_LOCATION)

(call_insn:TI 11 59 60 2 arch/arm/kernel/traps.c:713 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10aa9180 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(note 60 11 12 2 ( line (nil)) NOTE_INSN_VAR_LOCATION)

(insn 12 60 14 2 arch/arm/kernel/traps.c:714 (set (reg/f:SI 3 r3 [136])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 0 [0x0])
        (nil)))

(insn:TI 14 12 16 2 arch/arm/kernel/traps.c:714 (set (mem:SI (reg/f:SI 3 r3 [136]) [0 S4 A32])
        (reg/f:SI 3 r3 [136])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 3 r3 [136])
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))
;; End of basic block 2 -> ( 3)
;; lr  out 	 13 [sp]
;; live  out 	 13 [sp]


;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	
;; live  in  	 13 [sp]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%]  (dfs_back)
(code_label 16 14 15 3 20 "" [1 uses])

(note 15 16 54 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(jump_insn 54 15 55 3 (set (pc)
        (label_ref 16)) -1 (nil))
;; End of basic block 3 -> ( 3)
;; lr  out 	 13 [sp]
;; live  out 	 13 [sp]


;; Succ edge  3 [100.0%]  (dfs_back)

(barrier 55 54 47)

(note 47 55 0 NOTE_INSN_DELETED)


;; Function abort (abort)[0:1082]


Basic block 2:
IN:
Stack adjustment: 0

OUT:
Stack adjustment: 0


Basic block 3:
IN:
Stack adjustment: 0

OUT:
Stack adjustment: 0


4 basic blocks, 3 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 1.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  kill	

Successors:  2 [100.0%]  (fallthru)
;; lr  out 	 13 [sp]
;; live  out 	 13 [sp]


Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 1.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  kill	 14 [lr]

Successors:  3 [100.0%]  (fallthru)
;; lr  out 	 13 [sp]
;; live  out 	 13 [sp]


Basic block 3 , prev 2, next 1, loop_depth 1, count 0, freq 10000, maybe hot.
Predecessors:  2 [100.0%]  (fallthru) 3 [100.0%]  (dfs_back)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	
;; live  in  	 13 [sp]
;; live  gen 	
;; live  kill	

Successors:  3 [100.0%]  (dfs_back)
;; lr  out 	 13 [sp]
;; live  out 	 13 [sp]


Basic block 1 , prev 3, loop_depth 0, count 0, freq 0.
Predecessors: 
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(13){ }u-1(14){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	

Successors: 
;; lr  out 	
;; live  out 	




abort

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr]
;;  ref usage 	r0={3d,1u} r1={3d,1u} r2={3d,1u} r3={3d,2u} r12={1d} r13={1d,4u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} 
;;    total ref usage 137{127d,10u,0e} in 7{6 regular + 1 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 1 29 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 29 3 2 2 NOTE_INSN_PROLOGUE_END)

(note 2 29 7 2 NOTE_INSN_FUNCTION_BEG)

(insn:TI 7 2 9 2 arch/arm/kernel/traps.c:713 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x11295300>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x11295300>)
        (nil)))

(insn 9 7 8 2 arch/arm/kernel/traps.c:713 (set (reg:SI 2 r2)
        (const_int 752 [0x2f0])) 167 {*arm_movsi_insn} (nil))

(insn:TI 8 9 10 2 arch/arm/kernel/traps.c:713 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x1129a800>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x1129a800>)
        (nil)))

(call_insn:TI 10 8 11 2 arch/arm/kernel/traps.c:713 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10aa9180 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 11 10 13 2 arch/arm/kernel/traps.c:714 (set (reg/f:SI 3 r3 [135])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 0 [0x0])
        (nil)))

(insn:TI 13 11 15 2 arch/arm/kernel/traps.c:714 (set (mem:SI (reg/f:SI 3 r3 [135]) [0 S4 A32])
        (reg/f:SI 3 r3 [135])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 3 r3 [135])
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))
;; End of basic block 2 -> ( 3)
;; lr  out 	 13 [sp]
;; live  out 	 13 [sp]


;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	
;; live  in  	 13 [sp]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%]  (dfs_back)
(code_label 15 13 14 3 26 "" [1 uses])

(note 14 15 32 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(jump_insn 32 14 33 3 (set (pc)
        (label_ref 15)) -1 (nil))
;; End of basic block 3 -> ( 3)
;; lr  out 	 13 [sp]
;; live  out 	 13 [sp]


;; Succ edge  3 [100.0%]  (dfs_back)

(barrier 33 32 28)

(note 28 33 0 NOTE_INSN_DELETED)


;; Function __readwrite_bug (__readwrite_bug)[0:1077]


Basic block 2:
IN:
Stack adjustment: 0
Reg 0: fn+0
Variables:
  name: fn
    offset 0
      (reg:SI 0 r0 [ fn ])

OUT:
Stack adjustment: 8


Basic block 3:
IN:
Stack adjustment: 8

OUT:
Stack adjustment: 8


4 basic blocks, 3 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 1.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  kill	

Successors:  2 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]


Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 1.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp]
;; live  kill	 14 [lr]

Successors:  3 [100.0%]  (fallthru)
;; lr  out 	 13 [sp]
;; live  out 	 13 [sp]


Basic block 3 , prev 2, next 1, loop_depth 1, count 0, freq 10000, maybe hot.
Predecessors:  2 [100.0%]  (fallthru) 3 [100.0%]  (dfs_back)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	
;; live  in  	 13 [sp]
;; live  gen 	
;; live  kill	

Successors:  3 [100.0%]  (dfs_back)
;; lr  out 	 13 [sp]
;; live  out 	 13 [sp]


Basic block 1 , prev 3, loop_depth 0, count 0, freq 0.
Predecessors: 
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(4){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	

Successors: 
;; lr  out 	
;; live  out 	




__readwrite_bug

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;;  exit block uses 	 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 13[sp] 14[lr]
;;  ref usage 	r0={5d,3u} r1={5d,2u} r2={4d,1u} r3={4d,2u} r4={1d,2u} r12={2d} r13={2d,6u} r14={3d,2u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} 
;;    total ref usage 266{248d,18u,0e} in 11{9 regular + 2 call} insns.
(note 1 0 40 NOTE_INSN_DELETED)

(note 40 1 4 2 ( fn (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ fn ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp]
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 40 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 4 2 2 NOTE_INSN_FUNCTION_BEG)

(insn:TI 2 3 7 2 arch/arm/kernel/traps.c:722 (set (reg/v/f:SI 1 r1 [orig:133 fn ] [133])
        (reg:SI 0 r0 [ fn ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ fn ])
        (nil)))

(insn 7 2 41 2 arch/arm/kernel/traps.c:723 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x1124ae00>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x1124ae00>)
        (nil)))

(note 41 7 34 2 ( fn (expr_list:REG_DEP_TRUE (reg/v/f:SI 1 r1 [orig:133 fn ] [133])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn/f:TI 34 41 35 2 arch/arm/kernel/traps.c:722 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 4 r4)
            (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                        (set/f (reg/f:SI 13 sp)
                            (plus:SI (reg/f:SI 13 sp)
                                (const_int -8 [0xfffffffffffffff8])))
                        (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                            (reg:SI 4 r4))
                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                    (const_int 4 [0x4])) [0 S4 A32])
                            (reg:SI 14 lr))
                    ])
                (nil)))))

(note 35 34 9 2 NOTE_INSN_PROLOGUE_END)

(call_insn:TI 9 35 42 2 arch/arm/kernel/traps.c:723 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10aa9180 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(note 42 9 12 2 ( fn (nil)) NOTE_INSN_VAR_LOCATION)

(insn 12 42 13 2 arch/arm/kernel/traps.c:713 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x11295300>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x11295300>)
        (nil)))

(insn:TI 13 12 14 2 arch/arm/kernel/traps.c:713 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x1129a800>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x1129a800>)
        (nil)))

(insn 14 13 15 2 arch/arm/kernel/traps.c:713 (set (reg:SI 2 r2)
        (const_int 724 [0x2d4])) 167 {*arm_movsi_insn} (nil))

(call_insn:TI 15 14 16 2 arch/arm/kernel/traps.c:713 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10aa9180 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 16 15 18 2 arch/arm/kernel/traps.c:714 (set (reg/f:SI 3 r3 [137])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 0 [0x0])
        (nil)))

(insn:TI 18 16 20 2 arch/arm/kernel/traps.c:714 (set (mem:SI (reg/f:SI 3 r3 [137]) [0 S4 A32])
        (reg/f:SI 3 r3 [137])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 3 r3 [137])
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))
;; End of basic block 2 -> ( 3)
;; lr  out 	 13 [sp]
;; live  out 	 13 [sp]


;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	
;; live  in  	 13 [sp]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%]  (dfs_back)
(code_label 20 18 19 3 31 "" [1 uses])

(note 19 20 38 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(jump_insn 38 19 39 3 (set (pc)
        (label_ref 20)) -1 (nil))
;; End of basic block 3 -> ( 3)
;; lr  out 	 13 [sp]
;; live  out 	 13 [sp]


;; Succ edge  3 [100.0%]  (dfs_back)

(barrier 39 38 33)

(note 33 39 0 NOTE_INSN_DELETED)


;; Function do_unexp_fiq (do_unexp_fiq)[0:1069]


Basic block 2:
IN:
Stack adjustment: 0
Reg 0: regs+0
Variables:
  name: regs
    offset 0
      (reg:SI 0 r0 [ regs ])

OUT:
Stack adjustment: 8


3 basic blocks, 2 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  kill	

Successors:  2 [100.0%]  (fallthru)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 13 [sp]
;; live  kill	 14 [lr]

Successors:  EXIT [100.0%]  (ab,sibcall)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp]


Basic block 1 , prev 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  2 [100.0%]  (ab,sibcall)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(4){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 4 [r4] 13 [sp]
;; live  gen 	
;; live  kill	

Successors: 
;; lr  out 	
;; live  out 	




do_unexp_fiq

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;;  exit block uses 	 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 4[r4] 13[sp] 14[lr]
;;  ref usage 	r0={5d,2u} r1={3d} r2={3d} r3={3d} r4={1d,2u} r12={2d} r13={2d,5u} r14={2d,3u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} 
;;    total ref usage 255{243d,12u,0e} in 6{4 regular + 2 call} insns.
(note 1 0 25 NOTE_INSN_DELETED)

(note 25 1 4 2 ( regs (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ regs ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 13 [sp]
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 25 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)

(note 6 3 9 2 NOTE_INSN_DELETED)

(note 9 6 21 2 NOTE_INSN_DELETED)

(insn/f:TI 21 9 22 2 arch/arm/kernel/traps.c:400 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                    (set/f (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8])))
                    (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                        (reg:SI 4 r4))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 4 [0x4])) [0 S4 A32])
                        (reg:SI 14 lr))
                ])
            (nil))))

(note 22 21 7 2 NOTE_INSN_PROLOGUE_END)

(insn:TI 7 22 26 2 arch/arm/kernel/traps.c:401 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x11236af0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x11236af0>)
        (nil)))

(note 26 7 8 2 ( regs (nil)) NOTE_INSN_VAR_LOCATION)

(call_insn:TI 8 26 10 2 arch/arm/kernel/traps.c:401 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10aa9180 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 10 8 23 2 arch/arm/kernel/traps.c:402 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC7") [flags 0x82] <string_cst 0x1124a5c0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC7") [flags 0x82] <string_cst 0x1124a5c0>)
        (nil)))

(note 23 10 24 2 NOTE_INSN_EPILOGUE_BEG)

(insn:TI 24 23 11 2 arch/arm/kernel/traps.c:403 (parallel [
            (unspec:SI [
                    (reg:SI 14 lr)
                ] 6)
            (unspec_volatile [
                    (return)
                ] 1)
        ]) 322 {sibcall_epilogue} (expr_list:REG_DEAD (reg:SI 14 lr)
        (nil)))

(call_insn/j:TI 11 24 12 2 arch/arm/kernel/traps.c:402 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10aa9180 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 2 -> ( 1)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 12 11 20)

(note 20 12 0 NOTE_INSN_DELETED)


;; Function __bad_xchg (__bad_xchg)[0:1074]


Basic block 2:
IN:
Stack adjustment: 0
Reg 0: ptr+0
Reg 1: size+0
Variables:
  name: ptr
    offset 0
      (reg:SI 0 r0 [ ptr ])
  name: size
    offset 0
      (reg:SI 1 r1 [ size ])

OUT:
Stack adjustment: 8


Basic block 3:
IN:
Stack adjustment: 8

OUT:
Stack adjustment: 8


4 basic blocks, 3 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 1.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  kill	

Successors:  2 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]


Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 1.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp]
;; live  kill	 14 [lr]

Successors:  3 [100.0%]  (fallthru)
;; lr  out 	 13 [sp]
;; live  out 	 13 [sp]


Basic block 3 , prev 2, next 1, loop_depth 1, count 0, freq 10000, maybe hot.
Predecessors:  2 [100.0%]  (fallthru) 3 [100.0%]  (dfs_back)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	
;; live  in  	 13 [sp]
;; live  gen 	
;; live  kill	

Successors:  3 [100.0%]  (dfs_back)
;; lr  out 	 13 [sp]
;; live  out 	 13 [sp]


Basic block 1 , prev 3, loop_depth 0, count 0, freq 0.
Predecessors: 
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(4){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	

Successors: 
;; lr  out 	
;; live  out 	




__bad_xchg

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;;  exit block uses 	 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 13[sp] 14[lr]
;;  ref usage 	r0={5d,3u} r1={5d,3u} r2={5d,2u} r3={5d,3u} r4={1d,2u} r12={2d} r13={2d,6u} r14={3d,3u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} 
;;    total ref usage 272{250d,22u,0e} in 13{11 regular + 2 call} insns.
(note 1 0 45 NOTE_INSN_DELETED)

(note 45 1 46 2 ( ptr (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ ptr ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 46 45 5 2 ( size (expr_list:REG_DEP_TRUE (reg:SI 1 r1 [ size ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp]
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 46 34 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 34 5 4 2 NOTE_INSN_DELETED)

(note 4 34 3 2 NOTE_INSN_FUNCTION_BEG)

(insn:TI 3 4 2 2 arch/arm/kernel/traps.c:677 (set (reg/v:SI 3 r3 [orig:135 size ] [135])
        (reg:SI 1 r1 [ size ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ size ])
        (nil)))

(insn 2 3 10 2 arch/arm/kernel/traps.c:677 (set (reg/v/f:SI 2 r2 [orig:134 ptr ] [134])
        (reg:SI 0 r0 [ ptr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ ptr ])
        (nil)))

(insn:TI 10 2 47 2 arch/arm/kernel/traps.c:678 (set (reg:SI 1 r1)
        (reg:SI 14 lr)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 14 lr)
        (nil)))

(note 47 10 9 2 ( size (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:135 size ] [135])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 9 47 48 2 arch/arm/kernel/traps.c:678 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC8") [flags 0x82] <string_cst 0x11236b40>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC8") [flags 0x82] <string_cst 0x11236b40>)
        (nil)))

(note 48 9 39 2 ( ptr (expr_list:REG_DEP_TRUE (reg/v/f:SI 2 r2 [orig:134 ptr ] [134])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn/f:TI 39 48 40 2 arch/arm/kernel/traps.c:677 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_DEAD (reg:SI 4 r4)
        (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                    (set/f (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8])))
                    (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                        (reg:SI 4 r4))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 4 [0x4])) [0 S4 A32])
                        (reg:SI 14 lr))
                ])
            (nil))))

(note 40 39 13 2 NOTE_INSN_PROLOGUE_END)

(call_insn:TI 13 40 50 2 arch/arm/kernel/traps.c:678 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10aa9180 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(note 50 13 49 2 ( size (nil)) NOTE_INSN_VAR_LOCATION)

(note 49 50 16 2 ( ptr (nil)) NOTE_INSN_VAR_LOCATION)

(insn 16 49 17 2 arch/arm/kernel/traps.c:713 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x11295300>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x11295300>)
        (nil)))

(insn:TI 17 16 18 2 arch/arm/kernel/traps.c:713 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x1129a800>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x1129a800>)
        (nil)))

(insn 18 17 19 2 arch/arm/kernel/traps.c:713 (set (reg:SI 2 r2)
        (const_int 680 [0x2a8])) 167 {*arm_movsi_insn} (nil))

(call_insn:TI 19 18 20 2 arch/arm/kernel/traps.c:713 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10aa9180 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 20 19 22 2 arch/arm/kernel/traps.c:714 (set (reg/f:SI 3 r3 [140])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 0 [0x0])
        (nil)))

(insn:TI 22 20 24 2 arch/arm/kernel/traps.c:714 (set (mem:SI (reg/f:SI 3 r3 [140]) [0 S4 A32])
        (reg/f:SI 3 r3 [140])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 3 r3 [140])
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))
;; End of basic block 2 -> ( 3)
;; lr  out 	 13 [sp]
;; live  out 	 13 [sp]


;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	
;; live  in  	 13 [sp]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%]  (dfs_back)
(code_label 24 22 23 3 40 "" [1 uses])

(note 23 24 43 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(jump_insn 43 23 44 3 (set (pc)
        (label_ref 24)) -1 (nil))
;; End of basic block 3 -> ( 3)
;; lr  out 	 13 [sp]
;; live  out 	 13 [sp]


;; Succ edge  3 [100.0%]  (dfs_back)

(barrier 44 43 38)

(note 38 44 0 NOTE_INSN_DELETED)


;; Function unregister_undef_hook (unregister_undef_hook)[0:1066]


Basic block 2:
IN:
Stack adjustment: 0
Reg 0: hook+0
Variables:
  name: hook
    offset 0
      (reg:SI 0 r0 [ hook ])

OUT:
Stack adjustment: 16
Reg 4: hook+0
Variables:
  name: hook
    offset 0
      (reg/v/f:SI 4 r4 [orig:136 hook ] [136])


3 basic blocks, 2 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  kill	

Successors:  2 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]


Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; live  kill	 14 [lr]

Successors:  EXIT [100.0%]  (ab,sibcall)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 1 , prev 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  2 [100.0%]  (ab,sibcall)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(4){ }u-1(5){ }u-1(6){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	
;; live  kill	

Successors: 
;; lr  out 	
;; live  out 	




unregister_undef_hook

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;;  exit block uses 	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 5[r5] 6[r6] 13[sp] 14[lr]
;;  ref usage 	r0={5d,4u} r1={4d,1u} r2={4d,2u} r3={6d,4u} r4={2d,6u} r5={2d,4u} r6={1d,2u} r12={2d} r13={2d,5u} r14={2d,3u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} 
;;    total ref usage 283{252d,31u,0e} in 17{15 regular + 2 call} insns.
(note 1 0 45 NOTE_INSN_DELETED)

(note 45 1 4 2 ( hook (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ hook ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 45 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)

(note 6 3 39 2 NOTE_INSN_DELETED)

(insn/f:TI 39 6 40 2 arch/arm/kernel/traps.c:317 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 5 r5))
            (use (reg:SI 6 r6))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 5 r5)
            (expr_list:REG_DEAD (reg:SI 4 r4)
                (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                            (set/f (reg/f:SI 13 sp)
                                (plus:SI (reg/f:SI 13 sp)
                                    (const_int -16 [0xfffffffffffffff0])))
                            (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                                (reg:SI 4 r4))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 4 [0x4])) [0 S4 A32])
                                (reg:SI 5 r5))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 8 [0x8])) [0 S4 A32])
                                (reg:SI 6 r6))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 12 [0xc])) [0 S4 A32])
                                (reg:SI 14 lr))
                        ])
                    (nil))))))

(note 40 39 7 2 NOTE_INSN_PROLOGUE_END)

(insn:TI 7 40 2 2 arch/arm/kernel/traps.c:320 (set (reg/f:SI 5 r5 [138])
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 4 [0x4])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 4 [0x4])))
        (nil)))

(insn:TI 2 7 8 2 arch/arm/kernel/traps.c:317 (set (reg/v/f:SI 4 r4 [orig:136 hook ] [136])
        (reg:SI 0 r0 [ hook ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ hook ])
        (nil)))

(insn:TI 8 2 46 2 arch/arm/kernel/traps.c:320 (set (reg:SI 0 r0)
        (reg/f:SI 5 r5 [138])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 4 [0x4])))
        (nil)))

(note 46 8 9 2 ( hook (expr_list:REG_DEP_TRUE (reg/v/f:SI 4 r4 [orig:136 hook ] [136])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(call_insn:TI 9 46 11 2 arch/arm/kernel/traps.c:320 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("_raw_spin_lock_irqsave") [flags 0x41] <function_decl 0x10b28b80 _raw_spin_lock_irqsave>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 9 12 2 include/linux/list.h:106 (set (reg/f:SI 3 r3 [orig:133 D.18887 ] [133])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 4 r4 [orig:136 hook ] [136])
                (const_int 4 [0x4])) [0 <variable>.node.prev+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn:TI 12 11 13 2 include/linux/list.h:106 (set (reg/f:SI 2 r2 [orig:134 D.18886 ] [134])
        (mem/s/f/j:SI (reg/v/f:SI 4 r4 [orig:136 hook ] [136]) [0 <variable>.node.next+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn:TI 13 12 14 2 include/linux/list.h:88 (set (mem/s/f/j:SI (plus:SI (reg/f:SI 2 r2 [orig:134 D.18886 ] [134])
                (const_int 4 [0x4])) [0 <variable>.prev+0 S4 A32])
        (reg/f:SI 3 r3 [orig:133 D.18887 ] [133])) 167 {*arm_movsi_insn} (nil))

(insn:TI 14 13 35 2 include/linux/list.h:89 (set (mem/s/f/j:SI (reg/f:SI 3 r3 [orig:133 D.18887 ] [133]) [0 <variable>.next+0 S4 A32])
        (reg/f:SI 2 r2 [orig:134 D.18886 ] [134])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:133 D.18887 ] [133])
        (expr_list:REG_DEAD (reg/f:SI 2 r2 [orig:134 D.18886 ] [134])
            (nil))))

(insn:TI 35 14 18 2 include/linux/list.h:108 (set (reg:SI 3 r3 [140])
        (const_int 2097664 [0x200200])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 2097664 [0x200200])
        (nil)))

(insn:TI 18 35 34 2 include/linux/list.h:108 (set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 4 r4 [orig:136 hook ] [136])
                (const_int 4 [0x4])) [0 <variable>.node.prev+0 S4 A32])
        (reg:SI 3 r3 [140])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [140])
        (expr_list:REG_EQUAL (const_int 2097664 [0x200200])
            (nil))))

(insn:TI 34 18 16 2 include/linux/list.h:107 (set (reg:SI 3 r3 [139])
        (const_int 1048832 [0x100100])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 1048832 [0x100100])
        (nil)))

(insn:TI 16 34 10 2 include/linux/list.h:107 (set (mem/s/f/j:SI (reg/v/f:SI 4 r4 [orig:136 hook ] [136]) [0 <variable>.node.next+0 S4 A32])
        (reg:SI 3 r3 [139])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [139])
        (expr_list:REG_EQUAL (const_int 1048832 [0x100100])
            (nil))))

(insn:TI 10 16 47 2 arch/arm/kernel/traps.c:320 (set (reg/v:SI 1 r1 [orig:135 flags ] [135])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(note 47 10 21 2 ( flags (expr_list:REG_DEP_TRUE (reg/v:SI 1 r1 [orig:135 flags ] [135])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 21 47 41 2 include/linux/spinlock.h:340 (set (reg:SI 0 r0)
        (reg/f:SI 5 r5 [138])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 4 [0x4])))
        (nil)))

(note 41 21 42 2 NOTE_INSN_EPILOGUE_BEG)

(insn:TI 42 41 23 2 arch/arm/kernel/traps.c:323 (parallel [
            (unspec:SI [
                    (reg:SI 14 lr)
                ] 6)
            (unspec_volatile [
                    (return)
                ] 1)
        ]) 322 {sibcall_epilogue} (expr_list:REG_DEAD (reg:SI 14 lr)
        (nil)))

(call_insn/j:TI 23 42 48 2 include/linux/spinlock.h:340 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_unlock_irqrestore") [flags 0x41] <function_decl 0x10b28f00 _raw_spin_unlock_irqrestore>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) 258 {*sibcall_insn} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(note 48 23 24 2 ( flags (nil)) NOTE_INSN_VAR_LOCATION)
;; End of basic block 2 -> ( 1)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 24 48 36)

(note 36 24 0 NOTE_INSN_DELETED)


;; Function register_undef_hook (register_undef_hook)[0:1065]


Basic block 2:
IN:
Stack adjustment: 0
Reg 0: hook+0
Variables:
  name: hook
    offset 0
      (reg:SI 0 r0 [ hook ])

OUT:
Stack adjustment: 16
Reg 4: hook+0
Variables:
  name: hook
    offset 0
      (reg/v/f:SI 4 r4 [orig:136 hook ] [136])


3 basic blocks, 2 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  kill	

Successors:  2 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]


Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; live  kill	 14 [lr]

Successors:  EXIT [100.0%]  (ab,sibcall)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 1 , prev 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  2 [100.0%]  (ab,sibcall)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(4){ }u-1(5){ }u-1(6){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	
;; live  kill	

Successors: 
;; lr  out 	
;; live  out 	




register_undef_hook

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;;  exit block uses 	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 5[r5] 6[r6] 13[sp] 14[lr]
;;  ref usage 	r0={5d,4u} r1={4d,1u} r2={4d,2u} r3={4d,3u} r4={2d,6u} r5={2d,4u} r6={1d,2u} r12={2d} r13={2d,5u} r14={2d,3u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} 
;;    total ref usage 280{250d,30u,0e} in 15{13 regular + 2 call} insns.
(note 1 0 38 NOTE_INSN_DELETED)

(note 38 1 4 2 ( hook (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ hook ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 38 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)

(note 6 3 34 2 NOTE_INSN_DELETED)

(insn/f:TI 34 6 35 2 arch/arm/kernel/traps.c:308 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 5 r5))
            (use (reg:SI 6 r6))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 5 r5)
            (expr_list:REG_DEAD (reg:SI 4 r4)
                (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                            (set/f (reg/f:SI 13 sp)
                                (plus:SI (reg/f:SI 13 sp)
                                    (const_int -16 [0xfffffffffffffff0])))
                            (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                                (reg:SI 4 r4))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 4 [0x4])) [0 S4 A32])
                                (reg:SI 5 r5))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 8 [0x8])) [0 S4 A32])
                                (reg:SI 6 r6))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 12 [0xc])) [0 S4 A32])
                                (reg:SI 14 lr))
                        ])
                    (nil))))))

(note 35 34 7 2 NOTE_INSN_PROLOGUE_END)

(insn:TI 7 35 2 2 arch/arm/kernel/traps.c:311 (set (reg/f:SI 5 r5 [138])
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 4 [0x4])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 4 [0x4])))
        (nil)))

(insn:TI 2 7 8 2 arch/arm/kernel/traps.c:308 (set (reg/v/f:SI 4 r4 [orig:136 hook ] [136])
        (reg:SI 0 r0 [ hook ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ hook ])
        (nil)))

(insn:TI 8 2 39 2 arch/arm/kernel/traps.c:311 (set (reg:SI 0 r0)
        (reg/f:SI 5 r5 [138])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 4 [0x4])))
        (nil)))

(note 39 8 9 2 ( hook (expr_list:REG_DEP_TRUE (reg/v/f:SI 4 r4 [orig:136 hook ] [136])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(call_insn:TI 9 39 12 2 arch/arm/kernel/traps.c:311 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("_raw_spin_lock_irqsave") [flags 0x41] <function_decl 0x10b28b80 _raw_spin_lock_irqsave>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 12 9 13 2 include/linux/list.h:62 (set (reg/f:SI 3 r3 [139])
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
        (nil)))

(insn:TI 13 12 14 2 include/linux/list.h:62 (set (reg/f:SI 2 r2 [orig:133 D.18899 ] [133])
        (mem/s/f/j/c:SI (reg/f:SI 3 r3 [139]) [0 undef_hook.next+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn:TI 14 13 15 2 include/linux/list.h:41 (set (mem/s/f/j:SI (plus:SI (reg/f:SI 2 r2 [orig:133 D.18899 ] [133])
                (const_int 4 [0x4])) [0 <variable>.prev+0 S4 A32])
        (reg/v/f:SI 4 r4 [orig:136 hook ] [136])) 167 {*arm_movsi_insn} (nil))

(insn:TI 15 14 17 2 include/linux/list.h:42 (set (mem/s/f/j:SI (reg/v/f:SI 4 r4 [orig:136 hook ] [136]) [0 <variable>.node.next+0 S4 A32])
        (reg/f:SI 2 r2 [orig:133 D.18899 ] [133])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 2 r2 [orig:133 D.18899 ] [133])
        (nil)))

(insn:TI 17 15 19 2 include/linux/list.h:43 (set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 4 r4 [orig:136 hook ] [136])
                (const_int 4 [0x4])) [0 <variable>.node.prev+0 S4 A32])
        (reg/f:SI 3 r3 [139])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
        (nil)))

(insn:TI 19 17 10 2 include/linux/list.h:44 (set (mem/s/f/j/c:SI (reg/f:SI 3 r3 [139]) [0 undef_hook.next+0 S4 A32])
        (reg/v/f:SI 4 r4 [orig:136 hook ] [136])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 3 r3 [139])
        (nil)))

(insn:TI 10 19 40 2 arch/arm/kernel/traps.c:311 (set (reg/v:SI 1 r1 [orig:134 flags ] [134])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(note 40 10 22 2 ( flags (expr_list:REG_DEP_TRUE (reg/v:SI 1 r1 [orig:134 flags ] [134])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 22 40 36 2 include/linux/spinlock.h:340 (set (reg:SI 0 r0)
        (reg/f:SI 5 r5 [138])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 4 [0x4])))
        (nil)))

(note 36 22 37 2 NOTE_INSN_EPILOGUE_BEG)

(insn:TI 37 36 24 2 arch/arm/kernel/traps.c:314 (parallel [
            (unspec:SI [
                    (reg:SI 14 lr)
                ] 6)
            (unspec_volatile [
                    (return)
                ] 1)
        ]) 322 {sibcall_epilogue} (expr_list:REG_DEAD (reg:SI 14 lr)
        (nil)))

(call_insn/j:TI 24 37 41 2 include/linux/spinlock.h:340 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_unlock_irqrestore") [flags 0x41] <function_decl 0x10b28f00 _raw_spin_unlock_irqrestore>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) 258 {*sibcall_insn} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(note 41 24 25 2 ( flags (nil)) NOTE_INSN_VAR_LOCATION)
;; End of basic block 2 -> ( 1)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 25 41 33)

(note 33 25 0 NOTE_INSN_DELETED)


;; Function dump_mem (dump_mem)[0:1057]


Basic block 2:
IN:
Stack adjustment: 0
Reg 0: lvl+0
Reg 1: str+0
Reg 2: bottom+0
Reg 3: top+0
Variables:
  name: lvl
    offset 0
      (reg:SI 0 r0 [ lvl ])
  name: str
    offset 0
      (reg:SI 1 r1 [ str ])
  name: bottom
    offset 0
      (reg:SI 2 r2 [ bottom ])
  name: top
    offset 0
      (reg:SI 3 r3 [ top ])

OUT:
Stack adjustment: 144
Reg 4: first+0
Reg 6: bottom+0
Reg 9: top+0
Reg 11: lvl+0
Variables:
  name: lvl
    offset 0
      (reg/v/f:SI 11 fp [orig:148 lvl ] [148])
  name: bottom
    offset 0
      (reg/v:SI 6 r6 [orig:150 bottom ] [150])
  name: top
    offset 0
      (reg/v:SI 9 r9 [orig:151 top ] [151])
  name: first
    offset 0
      (reg/v:SI 4 r4 [orig:147 first ] [147])


Basic block 3:
IN:
Stack adjustment: 144
Reg 4: first+0
Reg 6: bottom+0
Reg 7: p+0
Reg 9: top+0
Reg 10: i+0
Reg 11: lvl+0
Variables:
  name: lvl
    offset 0
      (reg/v/f:SI 11 fp [orig:148 lvl ] [148])
  name: i
    offset 0
      (reg/v:SI 10 sl [orig:145 i ] [145])
  name: p
    offset 0
      (reg/v:SI 7 r7 [orig:144 p ] [144])
  name: top
    offset 0
      (reg/v:SI 9 r9 [orig:151 top ] [151])
  name: bottom
    offset 0
      (reg/v:SI 6 r6 [orig:150 bottom ] [150])
  name: first
    offset 0
      (reg/v:SI 4 r4 [orig:147 first ] [147])

OUT:
Stack adjustment: 144
Reg 4: first+0
Reg 6: bottom+0
Reg 7: p+0
Reg 9: top+0
Reg 10: i+0
Reg 11: lvl+0
Variables:
  name: top
    offset 0
      (reg/v:SI 9 r9 [orig:151 top ] [151])
  name: first
    offset 0
      (reg/v:SI 4 r4 [orig:147 first ] [147])
  name: i
    offset 0
      (reg/v:SI 10 sl [orig:145 i ] [145])
  name: p
    offset 0
      (reg/v:SI 7 r7 [orig:144 p ] [144])
  name: lvl
    offset 0
      (reg/v/f:SI 11 fp [orig:148 lvl ] [148])
  name: bottom
    offset 0
      (reg/v:SI 6 r6 [orig:150 bottom ] [150])


Basic block 4:
IN:
Stack adjustment: 144
Reg 4: first+0
Reg 6: bottom+0
Reg 7: p+0
Reg 9: top+0
Reg 10: i+0
Reg 11: lvl+0
Variables:
  name: lvl
    offset 0
      (reg/v/f:SI 11 fp [orig:148 lvl ] [148])
  name: i
    offset 0
      (reg/v:SI 10 sl [orig:145 i ] [145])
  name: p
    offset 0
      (reg/v:SI 7 r7 [orig:144 p ] [144])
  name: top
    offset 0
      (reg/v:SI 9 r9 [orig:151 top ] [151])
  name: bottom
    offset 0
      (reg/v:SI 6 r6 [orig:150 bottom ] [150])
  name: first
    offset 0
      (reg/v:SI 4 r4 [orig:147 first ] [147])

OUT:
Stack adjustment: 144
Reg 4: first+0
Reg 6: bottom+0
Reg 7: p+0
Reg 9: top+0
Reg 10: i+0
Reg 11: lvl+0
Variables:
  name: top
    offset 0
      (reg/v:SI 9 r9 [orig:151 top ] [151])
  name: first
    offset 0
      (reg/v:SI 4 r4 [orig:147 first ] [147])
  name: i
    offset 0
      (reg/v:SI 10 sl [orig:145 i ] [145])
  name: p
    offset 0
      (reg/v:SI 7 r7 [orig:144 p ] [144])
  name: lvl
    offset 0
      (reg/v/f:SI 11 fp [orig:148 lvl ] [148])
  name: bottom
    offset 0
      (reg/v:SI 6 r6 [orig:150 bottom ] [150])


Basic block 5:
IN:
Stack adjustment: 144
Reg 4: first+0
Reg 6: bottom+0
Reg 7: p+0
Reg 9: top+0
Reg 10: i+0
Reg 11: lvl+0
Variables:
  name: lvl
    offset 0
      (reg/v/f:SI 11 fp [orig:148 lvl ] [148])
  name: i
    offset 0
      (reg/v:SI 10 sl [orig:145 i ] [145])
  name: p
    offset 0
      (reg/v:SI 7 r7 [orig:144 p ] [144])
  name: top
    offset 0
      (reg/v:SI 9 r9 [orig:151 top ] [151])
  name: bottom
    offset 0
      (reg/v:SI 6 r6 [orig:150 bottom ] [150])
  name: first
    offset 0
      (reg/v:SI 4 r4 [orig:147 first ] [147])

OUT:
Stack adjustment: 144
Reg 2: __gu_val+0
Reg 3: __gu_err+0
Reg 4: first+0
Reg 6: bottom+0
Reg 7: p+0
Reg 9: top+0
Reg 10: i+0
Reg 11: lvl+0
Variables:
  name: top
    offset 0
      (reg/v:SI 9 r9 [orig:151 top ] [151])
  name: __gu_val
    offset 0
      (reg/v:SI 2 r2 [orig:142 __gu_val ] [142])
  name: first
    offset 0
      (reg/v:SI 4 r4 [orig:147 first ] [147])
  name: __gu_err
    offset 0
      (reg/v:SI 3 r3 [orig:143 __gu_err ] [143])
  name: i
    offset 0
      (reg/v:SI 10 sl [orig:145 i ] [145])
  name: p
    offset 0
      (reg/v:SI 7 r7 [orig:144 p ] [144])
  name: lvl
    offset 0
      (reg/v/f:SI 11 fp [orig:148 lvl ] [148])
  name: bottom
    offset 0
      (reg/v:SI 6 r6 [orig:150 bottom ] [150])


Basic block 6:
IN:
Stack adjustment: 144
Reg 2: __gu_val+0
Reg 3: __gu_err+0
Reg 4: first+0
Reg 6: bottom+0
Reg 7: p+0
Reg 9: top+0
Reg 10: i+0
Reg 11: lvl+0
Variables:
  name: top
    offset 0
      (reg/v:SI 9 r9 [orig:151 top ] [151])
  name: __gu_val
    offset 0
      (reg/v:SI 2 r2 [orig:142 __gu_val ] [142])
  name: bottom
    offset 0
      (reg/v:SI 6 r6 [orig:150 bottom ] [150])
  name: first
    offset 0
      (reg/v:SI 4 r4 [orig:147 first ] [147])
  name: i
    offset 0
      (reg/v:SI 10 sl [orig:145 i ] [145])
  name: p
    offset 0
      (reg/v:SI 7 r7 [orig:144 p ] [144])
  name: lvl
    offset 0
      (reg/v/f:SI 11 fp [orig:148 lvl ] [148])
  name: __gu_err
    offset 0
      (reg/v:SI 3 r3 [orig:143 __gu_err ] [143])

OUT:
Stack adjustment: 144
Reg 4: first+0
Reg 6: bottom+0
Reg 7: p+0
Reg 9: top+0
Reg 10: i+0
Reg 11: lvl+0
Variables:
  name: top
    offset 0
      (reg/v:SI 9 r9 [orig:151 top ] [151])
  name: first
    offset 0
      (reg/v:SI 4 r4 [orig:147 first ] [147])
  name: i
    offset 0
      (reg/v:SI 10 sl [orig:145 i ] [145])
  name: p
    offset 0
      (reg/v:SI 7 r7 [orig:144 p ] [144])
  name: lvl
    offset 0
      (reg/v/f:SI 11 fp [orig:148 lvl ] [148])
  name: bottom
    offset 0
      (reg/v:SI 6 r6 [orig:150 bottom ] [150])


Basic block 7:
IN:
Stack adjustment: 144
Reg 2: __gu_val+0
Reg 3: __gu_err+0
Reg 4: first+0
Reg 6: bottom+0
Reg 7: p+0
Reg 9: top+0
Reg 10: i+0
Reg 11: lvl+0
Variables:
  name: top
    offset 0
      (reg/v:SI 9 r9 [orig:151 top ] [151])
  name: __gu_val
    offset 0
      (reg/v:SI 2 r2 [orig:142 __gu_val ] [142])
  name: bottom
    offset 0
      (reg/v:SI 6 r6 [orig:150 bottom ] [150])
  name: first
    offset 0
      (reg/v:SI 4 r4 [orig:147 first ] [147])
  name: i
    offset 0
      (reg/v:SI 10 sl [orig:145 i ] [145])
  name: p
    offset 0
      (reg/v:SI 7 r7 [orig:144 p ] [144])
  name: lvl
    offset 0
      (reg/v/f:SI 11 fp [orig:148 lvl ] [148])
  name: __gu_err
    offset 0
      (reg/v:SI 3 r3 [orig:143 __gu_err ] [143])

OUT:
Stack adjustment: 144
Reg 4: first+0
Reg 6: bottom+0
Reg 7: p+0
Reg 9: top+0
Reg 10: i+0
Reg 11: lvl+0
Variables:
  name: top
    offset 0
      (reg/v:SI 9 r9 [orig:151 top ] [151])
  name: first
    offset 0
      (reg/v:SI 4 r4 [orig:147 first ] [147])
  name: i
    offset 0
      (reg/v:SI 10 sl [orig:145 i ] [145])
  name: p
    offset 0
      (reg/v:SI 7 r7 [orig:144 p ] [144])
  name: lvl
    offset 0
      (reg/v/f:SI 11 fp [orig:148 lvl ] [148])
  name: bottom
    offset 0
      (reg/v:SI 6 r6 [orig:150 bottom ] [150])


Basic block 8:
IN:
Stack adjustment: 144
Reg 4: first+0
Reg 6: bottom+0
Reg 7: p+0
Reg 9: top+0
Reg 10: i+0
Reg 11: lvl+0
Variables:
  name: top
    offset 0
      (reg/v:SI 9 r9 [orig:151 top ] [151])
  name: first
    offset 0
      (reg/v:SI 4 r4 [orig:147 first ] [147])
  name: i
    offset 0
      (reg/v:SI 10 sl [orig:145 i ] [145])
  name: p
    offset 0
      (reg/v:SI 7 r7 [orig:144 p ] [144])
  name: lvl
    offset 0
      (reg/v/f:SI 11 fp [orig:148 lvl ] [148])
  name: bottom
    offset 0
      (reg/v:SI 6 r6 [orig:150 bottom ] [150])

OUT:
Stack adjustment: 144
Reg 4: first+0
Reg 6: bottom+0
Reg 7: p+0
Reg 9: top+0
Reg 10: i+0
Reg 11: lvl+0
Variables:
  name: top
    offset 0
      (reg/v:SI 9 r9 [orig:151 top ] [151])
  name: first
    offset 0
      (reg/v:SI 4 r4 [orig:147 first ] [147])
  name: i
    offset 0
      (reg/v:SI 10 sl [orig:145 i ] [145])
  name: p
    offset 0
      (reg/v:SI 7 r7 [orig:144 p ] [144])
  name: lvl
    offset 0
      (reg/v/f:SI 11 fp [orig:148 lvl ] [148])
  name: bottom
    offset 0
      (reg/v:SI 6 r6 [orig:150 bottom ] [150])


Basic block 9:
IN:
Stack adjustment: 144
Reg 4: first+0
Reg 6: bottom+0
Reg 7: p+0
Reg 9: top+0
Reg 10: i+0
Reg 11: lvl+0
Variables:
  name: top
    offset 0
      (reg/v:SI 9 r9 [orig:151 top ] [151])
  name: first
    offset 0
      (reg/v:SI 4 r4 [orig:147 first ] [147])
  name: i
    offset 0
      (reg/v:SI 10 sl [orig:145 i ] [145])
  name: p
    offset 0
      (reg/v:SI 7 r7 [orig:144 p ] [144])
  name: lvl
    offset 0
      (reg/v/f:SI 11 fp [orig:148 lvl ] [148])
  name: bottom
    offset 0
      (reg/v:SI 6 r6 [orig:150 bottom ] [150])

OUT:
Stack adjustment: 144
Reg 4: first+0
Reg 6: bottom+0
Reg 7: p+0
Reg 9: top+0
Reg 10: i+0
Reg 11: lvl+0
Variables:
  name: top
    offset 0
      (reg/v:SI 9 r9 [orig:151 top ] [151])
  name: first
    offset 0
      (reg/v:SI 4 r4 [orig:147 first ] [147])
  name: i
    offset 0
      (reg/v:SI 10 sl [orig:145 i ] [145])
  name: p
    offset 0
      (reg/v:SI 7 r7 [orig:144 p ] [144])
  name: lvl
    offset 0
      (reg/v/f:SI 11 fp [orig:148 lvl ] [148])
  name: bottom
    offset 0
      (reg/v:SI 6 r6 [orig:150 bottom ] [150])


Basic block 10:
IN:
Stack adjustment: 144
Reg 4: first+0
Reg 6: bottom+0
Reg 7: p+0
Reg 9: top+0
Reg 10: i+0
Reg 11: lvl+0
Variables:
  name: lvl
    offset 0
      (reg/v/f:SI 11 fp [orig:148 lvl ] [148])
  name: i
    offset 0
      (reg/v:SI 10 sl [orig:145 i ] [145])
  name: p
    offset 0
      (reg/v:SI 7 r7 [orig:144 p ] [144])
  name: top
    offset 0
      (reg/v:SI 9 r9 [orig:151 top ] [151])
  name: bottom
    offset 0
      (reg/v:SI 6 r6 [orig:150 bottom ] [150])
  name: first
    offset 0
      (reg/v:SI 4 r4 [orig:147 first ] [147])

OUT:
Stack adjustment: 144
Reg 4: first+0
Reg 6: bottom+0
Reg 7: p+0
Reg 9: top+0
Reg 10: i+0
Reg 11: lvl+0
Variables:
  name: top
    offset 0
      (reg/v:SI 9 r9 [orig:151 top ] [151])
  name: first
    offset 0
      (reg/v:SI 4 r4 [orig:147 first ] [147])
  name: i
    offset 0
      (reg/v:SI 10 sl [orig:145 i ] [145])
  name: p
    offset 0
      (reg/v:SI 7 r7 [orig:144 p ] [144])
  name: lvl
    offset 0
      (reg/v/f:SI 11 fp [orig:148 lvl ] [148])
  name: bottom
    offset 0
      (reg/v:SI 6 r6 [orig:150 bottom ] [150])


Basic block 11:
IN:
Stack adjustment: 144
Reg 4: first+0
Reg 6: bottom+0
Reg 7: p+0
Reg 9: top+0
Reg 10: i+0
Reg 11: lvl+0
Variables:
  name: top
    offset 0
      (reg/v:SI 9 r9 [orig:151 top ] [151])
  name: first
    offset 0
      (reg/v:SI 4 r4 [orig:147 first ] [147])
  name: i
    offset 0
      (reg/v:SI 10 sl [orig:145 i ] [145])
  name: p
    offset 0
      (reg/v:SI 7 r7 [orig:144 p ] [144])
  name: lvl
    offset 0
      (reg/v/f:SI 11 fp [orig:148 lvl ] [148])
  name: bottom
    offset 0
      (reg/v:SI 6 r6 [orig:150 bottom ] [150])

OUT:
Stack adjustment: 144
Reg 4: first+0
Reg 6: bottom+0
Reg 7: p+0
Reg 9: top+0
Reg 10: i+0
Reg 11: lvl+0
Variables:
  name: top
    offset 0
      (reg/v:SI 9 r9 [orig:151 top ] [151])
  name: first
    offset 0
      (reg/v:SI 4 r4 [orig:147 first ] [147])
  name: i
    offset 0
      (reg/v:SI 10 sl [orig:145 i ] [145])
  name: p
    offset 0
      (reg/v:SI 7 r7 [orig:144 p ] [144])
  name: lvl
    offset 0
      (reg/v/f:SI 11 fp [orig:148 lvl ] [148])
  name: bottom
    offset 0
      (reg/v:SI 6 r6 [orig:150 bottom ] [150])


Basic block 12:
IN:
Stack adjustment: 144
Reg 4: first+0
Reg 6: bottom+0
Reg 7: p+0
Reg 9: top+0
Reg 10: i+0
Reg 11: lvl+0
Variables:
  name: lvl
    offset 0
      (reg/v/f:SI 11 fp [orig:148 lvl ] [148])
  name: i
    offset 0
      (reg/v:SI 10 sl [orig:145 i ] [145])
  name: p
    offset 0
      (reg/v:SI 7 r7 [orig:144 p ] [144])
  name: top
    offset 0
      (reg/v:SI 9 r9 [orig:151 top ] [151])
  name: bottom
    offset 0
      (reg/v:SI 6 r6 [orig:150 bottom ] [150])
  name: first
    offset 0
      (reg/v:SI 4 r4 [orig:147 first ] [147])

OUT:
Stack adjustment: 144
Reg 6: bottom+0
Reg 7: p+0
Reg 9: top+0
Reg 10: i+0
Reg 11: lvl+0
Variables:
  name: top
    offset 0
      (reg/v:SI 9 r9 [orig:151 top ] [151])
  name: i
    offset 0
      (reg/v:SI 10 sl [orig:145 i ] [145])
  name: p
    offset 0
      (reg/v:SI 7 r7 [orig:144 p ] [144])
  name: lvl
    offset 0
      (reg/v/f:SI 11 fp [orig:148 lvl ] [148])
  name: bottom
    offset 0
      (reg/v:SI 6 r6 [orig:150 bottom ] [150])


13 basic blocks, 16 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 9996, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(8){ }d-1(9){ }d-1(10){ }d-1(11){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  kill	

Successors:  2 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]


Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 9996, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 9 [r9] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 9 [r9] 11 [fp] 12 [ip] 13 [sp] 14 [lr]
;; live  kill	 14 [lr]

Successors:  11 [100.0%] 
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]


Basic block 3 , prev 2, next 4, loop_depth 1, count 0, freq 4.
Predecessors:  11 [0.0%] 
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 9 [r9] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 8 [r8] 10 [sl] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 9 [r9] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 8 [r8] 10 [sl] 14 [lr]
;; live  kill	 14 [lr]

Successors:  9 [100.0%] 
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


Basic block 4 , prev 3, next 5, loop_depth 2, count 0, freq 40, maybe hot.
Predecessors:  9 [91.0%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 6 [r6] 7 [r7] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

Successors:  5 [50.0%]  (fallthru) 8 [50.0%] 
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


Basic block 5 , prev 4, next 6, loop_depth 2, count 0, freq 20, maybe hot.
Predecessors:  4 [50.0%]  (fallthru)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 3 [r3] 7 [r7] 8 [r8] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc]
;; live  kill	 24 [cc]

Successors:  6 [50.0%]  (fallthru) 7 [50.0%] 
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


Basic block 6 , prev 5, next 7, loop_depth 2, count 0, freq 10, maybe hot.
Predecessors:  5 [50.0%]  (fallthru)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 0 [r0] 2 [r2] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

Successors:  8 [100.0%] 
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


Basic block 7 , prev 6, next 8, loop_depth 2, count 0, freq 10, maybe hot.
Predecessors:  5 [50.0%] 
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 0 [r0] 1 [r1] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

Successors:  8 [100.0%]  (fallthru)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


Basic block 8 , prev 7, next 9, loop_depth 2, count 0, freq 40, maybe hot.
Predecessors:  4 [50.0%]  7 [100.0%]  (fallthru) 6 [100.0%] 
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 7 [r7] 8 [r8] 10 [sl] 13 [sp]
;; lr  def 	 7 [r7] 8 [r8] 10 [sl]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 7 [r7] 8 [r8] 10 [sl]
;; live  kill	

Successors:  9 [100.0%]  (fallthru,dfs_back)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


Basic block 9 , prev 8, next 10, loop_depth 2, count 0, freq 44, maybe hot.
Predecessors:  8 [100.0%]  (fallthru,dfs_back) 3 [100.0%] 
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 7 [r7] 9 [r9] 10 [sl] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3] 24 [cc]
;; live  kill	 24 [cc]

Successors:  4 [91.0%]  10 [9.0%]  (fallthru,loop_exit)
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


Basic block 10 , prev 9, next 11, loop_depth 1, count 0, freq 4.
Predecessors:  9 [9.0%]  (fallthru,loop_exit)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 5 [r5] 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4]
;; live  kill	 14 [lr]

Successors:  11 [100.0%]  (fallthru,dfs_back)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


Basic block 11 , prev 10, next 12, loop_depth 1, count 0, freq 10000, maybe hot.
Predecessors:  10 [100.0%]  (fallthru,dfs_back) 2 [100.0%] 
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 9 [r9] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  gen 	 24 [cc]
;; live  kill	

Successors:  3 [0.0%]  12 [100.0%]  (fallthru,loop_exit)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]


Basic block 12 , prev 11, next 1, loop_depth 0, count 0, freq 9996, maybe hot.
Predecessors:  11 [100.0%]  (fallthru,loop_exit)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 4 [r4]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3] 4 [r4]
;; live  kill	

Successors:  EXIT [100.0%] 
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]


Basic block 1 , prev 12, loop_depth 0, count 0, freq 9996, maybe hot.
Predecessors:  12 [100.0%] 
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(4){ }u-1(5){ }u-1(6){ }u-1(7){ }u-1(8){ }u-1(9){ }u-1(10){ }u-1(11){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

Successors: 
;; lr  out 	
;; live  out 	




dump_mem

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;;  exit block uses 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 5[r5] 6[r6] 7[r7] 8[r8] 9[r9] 10[sl] 11[fp] 12[ip] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={10d,6u} r1={11d,6u} r2={13d,8u} r3={12d,8u} r4={6d,9u} r5={2d,5u} r6={2d,5u} r7={3d,6u} r8={3d,4u} r9={2d,5u} r10={3d,4u} r11={2d,4u} r12={7d,3u} r13={3d,27u,1d} r14={8d,4u} r15={5d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={12d,5u} r25={3d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r32={5d} r33={5d} r34={5d} r35={5d} r36={5d} r37={5d} r38={5d} r39={5d} r40={5d} r41={5d} r42={5d} r43={5d} r44={5d} r45={5d} r46={5d} r47={5d} r48={5d} r49={5d} r50={5d} r51={5d} r52={5d} r53={5d} r54={5d} r55={5d} r56={5d} r57={5d} r58={5d} r59={5d} r60={5d} r61={5d} r62={5d} r63={5d} r64={5d} r65={5d} r66={5d} r67={5d} r68={5d} r69={5d} r70={5d} r71={5d} r72={5d} r73={5d} r74={5d} r75={5d} r76={5d} r77={5d} r78={5d} r79={5d} r80={5d} r81={5d} r82={5d} r83={5d} r84={5d} r85={5d} r86={5d} r87={5d} r88={5d} r89={5d} r90={5d} r91={5d} r92={5d} r93={5d} r94={5d} r95={5d} r96={5d} r97={5d} r98={5d} r99={5d} r100={5d} r101={5d} r102={5d} r103={5d} r104={5d} r105={5d} r106={5d} r107={5d} r108={5d} r109={5d} r110={5d} r111={5d} r112={5d} r113={5d} r114={5d} r115={5d} r116={5d} r117={5d} r118={5d} r119={5d} r120={5d} r121={5d} r122={5d} r123={5d} r124={5d} r125={5d} r126={5d} r127={5d} 
;;    total ref usage 762{649d,109u,4e} in 65{60 regular + 5 call} insns.
(note 6 0 171 NOTE_INSN_DELETED)

(note 171 6 172 2 ( top (expr_list:REG_DEP_TRUE (reg:SI 3 r3 [ top ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 172 171 173 2 ( lvl (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ lvl ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 173 172 174 2 ( str (expr_list:REG_DEP_TRUE (reg:SI 1 r1 [ str ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 174 173 12 2 ( bottom (expr_list:REG_DEP_TRUE (reg:SI 2 r2 [ bottom ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 9 [r9] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 9 [r9] 11 [fp] 12 [ip] 13 [sp] 14 [lr]
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 12 174 11 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 11 12 15 2 NOTE_INSN_FUNCTION_BEG)

(note 15 11 40 2 NOTE_INSN_DELETED)

(note 40 15 153 2 NOTE_INSN_DELETED)

(insn/f:TI 153 40 154 2 arch/arm/kernel/traps.c:88 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 5 r5))
            (use (reg:SI 6 r6))
            (use (reg:SI 7 r7))
            (use (reg:SI 8 r8))
            (use (reg:SI 9 r9))
            (use (reg:SI 10 sl))
            (use (reg:SI 11 fp))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 11 fp)
            (expr_list:REG_DEAD (reg:SI 9 r9)
                (expr_list:REG_DEAD (reg:SI 6 r6)
                    (expr_list:REG_DEAD (reg:SI 5 r5)
                        (expr_list:REG_DEAD (reg:SI 4 r4)
                            (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                                        (set/f (reg/f:SI 13 sp)
                                            (plus:SI (reg/f:SI 13 sp)
                                                (const_int -36 [0xffffffffffffffdc])))
                                        (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                                            (reg:SI 4 r4))
                                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                    (const_int 4 [0x4])) [0 S4 A32])
                                            (reg:SI 5 r5))
                                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                    (const_int 8 [0x8])) [0 S4 A32])
                                            (reg:SI 6 r6))
                                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                    (const_int 12 [0xc])) [0 S4 A32])
                                            (reg:SI 7 r7))
                                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                    (const_int 16 [0x10])) [0 S4 A32])
                                            (reg:SI 8 r8))
                                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                    (const_int 20 [0x14])) [0 S4 A32])
                                            (reg:SI 9 r9))
                                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                    (const_int 24 [0x18])) [0 S4 A32])
                                            (reg:SI 10 sl))
                                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                    (const_int 28 [0x1c])) [0 S4 A32])
                                            (reg:SI 11 fp))
                                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                    (const_int 32 [0x20])) [0 S4 A32])
                                            (reg:SI 14 lr))
                                    ])
                                (nil)))))))))

(insn/f:TI 154 153 155 2 arch/arm/kernel/traps.c:88 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -108 [0xffffffffffffff94]))) 4 {*arm_addsi3} (nil))

(note 155 154 145 2 NOTE_INSN_PROLOGUE_END)

(insn:TI 145 155 9 2 arch/arm/kernel/traps.c:98 (set (reg:SI 4 r4)
        (reg/f:SI 13 sp)) 167 {*arm_movsi_insn} (nil))

(insn 9 145 140 2 arch/arm/kernel/traps.c:88 (set (reg/v:SI 6 r6 [orig:150 bottom ] [150])
        (reg:SI 2 r2 [ bottom ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ bottom ])
        (nil)))

(insn:TI 140 9 7 2 arch/arm/kernel/traps.c:98 (set (reg:SI 12 ip [152])
        (and:SI (reg:SI 4 r4)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 4 r4)
        (nil)))

(insn 7 140 141 2 arch/arm/kernel/traps.c:88 (set (reg/v/f:SI 11 fp [orig:148 lvl ] [148])
        (reg:SI 0 r0 [ lvl ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ lvl ])
        (nil)))

(insn:TI 141 7 10 2 arch/arm/kernel/traps.c:98 (set (reg:SI 12 ip [152])
        (and:SI (reg:SI 12 ip [152])
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (nil))

(insn 10 141 8 2 arch/arm/kernel/traps.c:88 (set (reg/v:SI 9 r9 [orig:151 top ] [151])
        (reg:SI 3 r3 [ top ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [ top ])
        (nil)))

(insn:TI 8 10 175 2 arch/arm/kernel/traps.c:88 (set (reg/v/f:SI 2 r2 [orig:149 str ] [149])
        (reg:SI 1 r1 [ str ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ str ])
        (nil)))

(note 175 8 21 2 ( bottom (expr_list:REG_DEP_TRUE (reg/v:SI 6 r6 [orig:150 bottom ] [150])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 21 175 17 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/uaccess.h:65 (set (reg:SI 14 lr [156])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 0 [0x0])
        (nil)))

(insn:TI 17 21 26 2 arch/arm/kernel/traps.c:98 (set (reg:SI 4 r4)
        (mem/s/j:SI (plus:SI (reg:SI 12 ip [152])
                (const_int 8 [0x8])) [0 <variable>.addr_limit+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 26 17 176 2 arch/arm/kernel/traps.c:101 (set (reg:SI 1 r1)
        (reg/v/f:SI 11 fp [orig:148 lvl ] [148])) 167 {*arm_movsi_insn} (nil))

(note 176 26 28 2 ( str (expr_list:REG_DEP_TRUE (reg/v/f:SI 2 r2 [orig:149 str ] [149])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 28 176 177 2 arch/arm/kernel/traps.c:101 (set (reg:SI 3 r3)
        (reg/v:SI 6 r6 [orig:150 bottom ] [150])) 167 {*arm_movsi_insn} (nil))

(note 177 28 25 2 ( top (expr_list:REG_DEP_TRUE (reg/v:SI 9 r9 [orig:151 top ] [151])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 25 177 178 2 arch/arm/kernel/traps.c:101 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC9") [flags 0x82] <string_cst 0x112b0e00>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC9") [flags 0x82] <string_cst 0x112b0e00>)
        (nil)))

(note 178 25 35 2 ( lvl (expr_list:REG_DEP_TRUE (reg/v/f:SI 11 fp [orig:148 lvl ] [148])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 35 178 146 2 arch/arm/kernel/traps.c:107 discrim 3 (set (reg/f:SI 5 r5 [181])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 20 [0x14]))) 4 {*arm_addsi3} (expr_list:REG_EQUIV (plus:SI (reg/f:SI 13 sp)
            (const_int 20 [0x14]))
        (nil)))

(insn:TI 146 35 30 2 arch/arm/kernel/traps.c:98 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [0 %sfp+-92 S4 A32])
        (reg:SI 4 r4)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 4 r4)
        (nil)))

(insn 30 146 179 2 arch/arm/kernel/traps.c:103 (set (reg/v:SI 4 r4 [orig:147 first ] [147])
        (and:SI (reg/v:SI 6 r6 [orig:150 bottom ] [150])
            (const_int -32 [0xffffffffffffffe0]))) 67 {*arm_andsi3_insn} (nil))

(note 179 30 22 2 ( first (expr_list:REG_DEP_TRUE (reg/v:SI 4 r4 [orig:147 first ] [147])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 22 179 24 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/uaccess.h:65 (set (mem/s/j:SI (plus:SI (reg:SI 12 ip [152])
                (const_int 8 [0x8])) [0 <variable>.addr_limit+0 S4 A64])
        (reg:SI 14 lr [156])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 14 lr [156])
        (expr_list:REG_DEAD (reg:SI 12 ip [152])
            (expr_list:REG_EQUAL (const_int 0 [0x0])
                (nil)))))

(insn:TI 24 22 29 2 arch/arm/kernel/traps.c:101 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/v:SI 9 r9 [orig:151 top ] [151])) 167 {*arm_movsi_insn} (nil))

(call_insn 29 24 180 2 arch/arm/kernel/traps.c:101 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10aa9180 printk>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(note 180 29 165 2 ( str (nil)) NOTE_INSN_VAR_LOCATION)

(jump_insn 165 180 166 2 arch/arm/kernel/traps.c:103 (set (pc)
        (label_ref 100)) -1 (nil))
;; End of basic block 2 -> ( 11)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]


;; Succ edge  11 [100.0%] 

(barrier 166 165 181)

(note 181 166 182 3 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 10 sl [orig:145 i ] [145])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 182 181 102 3 ( p (expr_list:REG_DEP_TRUE (reg/v:SI 7 r7 [orig:144 p ] [144])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 11) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 9 [r9] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 8 [r8] 10 [sl] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 9 [r9] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 8 [r8] 10 [sl] 14 [lr]
;; live  kill	 14 [lr]

;; Pred edge  11 [0.0%] 
(code_label 102 182 33 3 58 "" [1 uses])

(note 33 102 36 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn:TI 36 33 122 3 arch/arm/kernel/traps.c:107 discrim 3 (set (reg:SI 0 r0)
        (reg/f:SI 5 r5 [181])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -84 [0xffffffffffffffac]))
        (nil)))

(insn 122 36 123 3 arch/arm/kernel/traps.c:107 discrim 3 (set (reg:SI 1 r1)
        (const_int 32 [0x20])) 167 {*arm_movsi_insn} (nil))

(insn:TI 123 122 43 3 arch/arm/kernel/traps.c:107 discrim 3 (set (reg:SI 2 r2)
        (const_int 81 [0x51])) 167 {*arm_movsi_insn} (nil))

(insn 43 123 39 3 arch/arm/kernel/traps.c:108 (set (reg:SI 8 r8 [orig:138 ivtmp.628 ] [138])
        (reg/f:SI 5 r5 [181])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -84 [0xffffffffffffffac]))
        (nil)))

(call_insn:TI 39 43 44 3 arch/arm/kernel/traps.c:107 discrim 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memset") [flags 0x41] <function_decl 0x51154f80 memset>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 44 39 147 3 arch/arm/kernel/traps.c:108 (set (reg/v:SI 7 r7 [orig:144 p ] [144])
        (reg/v:SI 4 r4 [orig:147 first ] [147])) 167 {*arm_movsi_insn} (nil))

(insn:TI 147 44 125 3 arch/arm/kernel/traps.c:108 (set (reg:QI 14 lr)
        (const_int 0 [0x0])) 178 {*arm_movqi_insn} (nil))

(insn 125 147 42 3 arch/arm/kernel/traps.c:110 (set (reg/v:SI 10 sl [orig:145 i ] [145])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn:TI 42 125 167 3 arch/arm/kernel/traps.c:108 (set (mem/s/j:QI (plus:SI (reg/f:SI 13 sp)
                (const_int 100 [0x64])) [0 str+80 S1 A32])
        (reg:QI 14 lr)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:QI 14 lr)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(jump_insn 167 42 168 3 arch/arm/kernel/traps.c:110 (set (pc)
        (label_ref 75)) -1 (nil))
;; End of basic block 3 -> ( 9)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  9 [100.0%] 

(barrier 168 167 77)

;; Start of basic block ( 9) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 6 [r6] 7 [r7] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  9 [91.0%] 
(code_label 77 168 48 4 57 "" [1 uses])

(note 48 77 49 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn:TI 49 48 50 4 arch/arm/kernel/traps.c:111 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 7 r7 [orig:144 p ] [144])
            (reg/v:SI 6 r6 [orig:150 bottom ] [150]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 50 49 51 4 arch/arm/kernel/traps.c:111 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 70)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 4 -> ( 5 8)
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  5 [50.0%]  (fallthru)
;; Succ edge  8 [50.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 3 [r3] 7 [r7] 8 [r8] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc]
;; live  kill	 24 [cc]

;; Pred edge  4 [50.0%]  (fallthru)
(note 51 50 53 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn:TI 53 51 184 5 arch/arm/kernel/traps.c:113 discrim 4 (parallel [
            (set (reg/v:SI 3 r3 [orig:143 __gu_err ] [143])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg/v:SI 7 r7 [orig:144 p ] [144])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 3 r3 [orig:143 __gu_err ] [143])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 7011996))
            (set (reg/v:SI 2 r2 [orig:142 __gu_val ] [142])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg/v:SI 7 r7 [orig:144 p ] [144])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 3 r3 [orig:143 __gu_err ] [143])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 7011996))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (nil)))

(note 184 53 183 5 ( __gu_val (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:142 __gu_val ] [142])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 183 184 54 5 ( __gu_err (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:143 __gu_err ] [143])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 54 183 119 5 arch/arm/kernel/traps.c:113 discrim 5 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 3 r3 [orig:143 __gu_err ] [143])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:143 __gu_err ] [143])
        (nil)))

(insn 119 54 67 5 arch/arm/kernel/traps.c:116 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC11") [flags 0x82] <string_cst 0x112b4d50>)) 167 {*arm_movsi_insn} (nil))

(insn:TI 67 119 55 5 arch/arm/kernel/traps.c:116 (set (reg:SI 0 r0)
        (reg:SI 8 r8 [orig:138 ivtmp.628 ] [138])) 167 {*arm_movsi_insn} (nil))

(jump_insn:TI 55 67 56 5 arch/arm/kernel/traps.c:113 discrim 5 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 64)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 5 -> ( 6 7)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  6 [50.0%]  (fallthru)
;; Succ edge  7 [50.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 0 [r0] 2 [r2] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  5 [50.0%]  (fallthru)
(note 56 55 120 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn:TI 120 56 61 6 arch/arm/kernel/traps.c:114 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC10") [flags 0x82] <string_cst 0x112b1700>)) 167 {*arm_movsi_insn} (nil))

(call_insn:TI 61 120 186 6 arch/arm/kernel/traps.c:114 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sprintf") [flags 0x41] <function_decl 0x5115e780 sprintf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(note 186 61 185 6 ( __gu_err (nil)) NOTE_INSN_VAR_LOCATION)

(note 185 186 169 6 ( __gu_val (nil)) NOTE_INSN_VAR_LOCATION)

(jump_insn 169 185 170 6 (set (pc)
        (label_ref 70)) -1 (nil))
;; End of basic block 6 -> ( 8)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  8 [100.0%] 

(barrier 170 169 187)

(note 187 170 188 7 ( __gu_val (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:142 __gu_val ] [142])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 188 187 64 7 ( __gu_err (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:143 __gu_err ] [143])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 5) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 0 [r0] 1 [r1] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  5 [50.0%] 
(code_label 64 188 65 7 56 "" [1 uses])

(note 65 64 69 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(call_insn:TI 69 65 190 7 arch/arm/kernel/traps.c:116 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcpy") [flags 0x41] <function_decl 0x51157700 __builtin_strcpy>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(note 190 69 189 7 ( __gu_err (nil)) NOTE_INSN_VAR_LOCATION)

(note 189 190 70 7 ( __gu_val (nil)) NOTE_INSN_VAR_LOCATION)
;; End of basic block 7 -> ( 8)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 4 7 6) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 7 [r7] 8 [r8] 10 [sl] 13 [sp]
;; lr  def 	 7 [r7] 8 [r8] 10 [sl]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 7 [r7] 8 [r8] 10 [sl]
;; live  kill	

;; Pred edge  4 [50.0%] 
;; Pred edge  7 [100.0%]  (fallthru)
;; Pred edge  6 [100.0%] 
(code_label 70 189 71 8 55 "" [2 uses])

(note 71 70 72 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn:TI 72 71 73 8 arch/arm/kernel/traps.c:110 (set (reg/v:SI 10 sl [orig:145 i ] [145])
        (plus:SI (reg/v:SI 10 sl [orig:145 i ] [145])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 73 72 74 8 arch/arm/kernel/traps.c:110 (set (reg/v:SI 7 r7 [orig:144 p ] [144])
        (plus:SI (reg/v:SI 7 r7 [orig:144 p ] [144])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (nil))

(insn:TI 74 73 75 8 arch/arm/kernel/traps.c:110 (set (reg:SI 8 r8 [orig:138 ivtmp.628 ] [138])
        (plus:SI (reg:SI 8 r8 [orig:138 ivtmp.628 ] [138])
            (const_int 9 [0x9]))) 4 {*arm_addsi3} (nil))
;; End of basic block 8 -> ( 9)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  9 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 8 3) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 7 [r7] 9 [r9] 10 [sl] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3] 24 [cc]
;; live  kill	 24 [cc]

;; Pred edge  8 [100.0%]  (fallthru,dfs_back)
;; Pred edge  3 [100.0%] 
(code_label 75 74 76 9 54 "" [1 uses])

(note 76 75 78 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(note 78 76 79 9 NOTE_INSN_DELETED)

(note 79 78 81 9 NOTE_INSN_DELETED)

(note 81 79 82 9 NOTE_INSN_DELETED)

(note 82 81 84 9 NOTE_INSN_DELETED)

(note 84 82 85 9 NOTE_INSN_DELETED)

(note 85 84 150 9 NOTE_INSN_DELETED)

(insn:TI 150 85 151 9 arch/arm/kernel/traps.c:110 discrim 1 (parallel [
            (set (reg:SI 2 r2 [171])
                (ltu:SI (reg/v:SI 7 r7 [orig:144 p ] [144])
                    (reg/v:SI 9 r9 [orig:151 top ] [151])))
            (clobber (reg:CC 24 cc))
        ]) 278 {*compare_scc} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 151 150 152 9 arch/arm/kernel/traps.c:110 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 10 sl [orig:145 i ] [145])
            (const_int 7 [0x7]))) 219 {*arm_cmpsi_insn} (nil))

(insn:TI 152 151 142 9 arch/arm/kernel/traps.c:110 discrim 1 (set (reg:SI 2 r2 [171])
        (if_then_else:SI (le:SI (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (reg:SI 2 r2 [171])
            (const_int 0 [0x0]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 142 152 191 9 arch/arm/kernel/traps.c:113 discrim 4 (set (reg/v:SI 3 r3 [orig:143 __gu_err ] [143])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(note 191 142 87 9 ( __gu_err (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:143 __gu_err ] [143])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 87 191 192 9 arch/arm/kernel/traps.c:110 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [171])
            (reg:SI 3 r3))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [171])
        (nil)))

(note 192 87 88 9 ( __gu_err (nil)) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 88 192 89 9 arch/arm/kernel/traps.c:110 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 77)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 9 -> ( 4 10)
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  4 [91.0%] 
;; Succ edge  10 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 5 [r5] 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4]
;; live  kill	 14 [lr]

;; Pred edge  9 [9.0%]  (fallthru,loop_exit)
(note 89 88 91 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(note 91 89 92 10 NOTE_INSN_DELETED)

(note 92 91 96 10 NOTE_INSN_DELETED)

(insn:TI 96 92 131 10 arch/arm/kernel/traps.c:119 (set (reg:SI 2 r2)
        (zero_extend:SI (reg:HI 4 r4 [orig:147 first ] [147]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 131 96 95 10 arch/arm/kernel/traps.c:119 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC12") [flags 0x82] <string_cst 0x112b4f00>)) 167 {*arm_movsi_insn} (nil))

(insn:TI 95 131 97 10 arch/arm/kernel/traps.c:119 (set (reg:SI 1 r1)
        (reg/v/f:SI 11 fp [orig:148 lvl ] [148])) 167 {*arm_movsi_insn} (nil))

(insn 97 95 98 10 arch/arm/kernel/traps.c:119 (set (reg:SI 3 r3)
        (reg/f:SI 5 r5 [181])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -84 [0xffffffffffffffac]))
        (nil)))

(call_insn:TI 98 97 99 10 arch/arm/kernel/traps.c:119 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10aa9180 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 99 98 100 10 arch/arm/kernel/traps.c:103 (set (reg/v:SI 4 r4 [orig:147 first ] [147])
        (plus:SI (reg/v:SI 4 r4 [orig:147 first ] [147])
            (const_int 32 [0x20]))) 4 {*arm_addsi3} (nil))
;; End of basic block 10 -> ( 11)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  11 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 10 2) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 9 [r9] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  10 [100.0%]  (fallthru,dfs_back)
;; Pred edge  2 [100.0%] 
(code_label 100 99 101 11 53 "" [1 uses])

(note 101 100 103 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn:TI 103 101 104 11 arch/arm/kernel/traps.c:103 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 4 r4 [orig:147 first ] [147])
            (reg/v:SI 9 r9 [orig:151 top ] [151]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 104 103 105 11 arch/arm/kernel/traps.c:103 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 102)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 11 -> ( 3 12)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]


;; Succ edge  3 [0.0%] 
;; Succ edge  12 [100.0%]  (fallthru,loop_exit)

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 4 [r4]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3] 4 [r4]
;; live  kill	

;; Pred edge  11 [100.0%]  (fallthru,loop_exit)
(note 105 104 107 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(note 107 105 148 12 NOTE_INSN_DELETED)

(insn:TI 148 107 149 12 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/uaccess.h:65 (set (reg:SI 2 r2)
        (reg/f:SI 13 sp)) 167 {*arm_movsi_insn} (nil))

(insn 149 148 193 12 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/uaccess.h:65 (set (reg:SI 4 r4)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [0 %sfp+-92 S4 A32])) 167 {*arm_movsi_insn} (nil))

(note 193 149 138 12 ( first (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 138 193 139 12 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/uaccess.h:65 (set (reg:SI 3 r3 [176])
        (and:SI (reg:SI 2 r2)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 2 r2)
        (nil)))

(insn:TI 139 138 109 12 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/uaccess.h:65 (set (reg:SI 3 r3 [176])
        (and:SI (reg:SI 3 r3 [176])
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (nil))

(insn:TI 109 139 156 12 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/uaccess.h:65 (set (mem/s/j:SI (plus:SI (reg:SI 3 r3 [176])
                (const_int 8 [0x8])) [0 <variable>.addr_limit+0 S4 A64])
        (reg:SI 4 r4)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [176])
        (nil)))

(note 156 109 157 12 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 157 156 158 12 arch/arm/kernel/traps.c:123 (unspec_volatile [
            (return)
        ] 1) 323 {*epilogue_insns} (nil))
;; End of basic block 12 -> ( 1)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 158 157 143)

(note 143 158 144 NOTE_INSN_DELETED)

(note 144 143 0 NOTE_INSN_DELETED)


;; Function dump_backtrace_entry (dump_backtrace_entry)[0:1056]


Basic block 2:
IN:
Stack adjustment: 0
Reg 0: where+0
Reg 1: from+0
Reg 2: frame+0
Variables:
  name: where
    offset 0
      (reg:SI 0 r0 [ where ])
  name: from
    offset 0
      (reg:SI 1 r1 [ from ])
  name: frame
    offset 0
      (reg:SI 2 r2 [ frame ])

OUT:
Stack adjustment: 24
Reg 4: where+0
Reg 5: frame+0
Variables:
  name: where
    offset 0
      (reg/v:SI 4 r4 [orig:133 where ] [133])
  name: frame
    offset 0
      (reg/v:SI 5 r5 [orig:135 frame ] [135])


Basic block 3:
IN:
Stack adjustment: 24
Reg 4: where+0
Reg 5: frame+0
Variables:
  name: where
    offset 0
      (reg/v:SI 4 r4 [orig:133 where ] [133])
  name: frame
    offset 0
      (reg/v:SI 5 r5 [orig:135 frame ] [135])

OUT:
Stack adjustment: 24
Reg 4: where+0
Reg 5: frame+0
Variables:
  name: where
    offset 0
      (reg/v:SI 4 r4 [orig:133 where ] [133])
  name: frame
    offset 0
      (reg/v:SI 5 r5 [orig:135 frame ] [135])


Basic block 4:
IN:
Stack adjustment: 24
Reg 4: where+0
Reg 5: frame+0
Variables:
  name: where
    offset 0
      (reg/v:SI 4 r4 [orig:133 where ] [133])
  name: frame
    offset 0
      (reg/v:SI 5 r5 [orig:135 frame ] [135])

OUT:
Stack adjustment: 24
Reg 4: where+0
Reg 5: frame+0
Variables:
  name: where
    offset 0
      (reg/v:SI 4 r4 [orig:133 where ] [133])
  name: frame
    offset 0
      (reg/v:SI 5 r5 [orig:135 frame ] [135])


Basic block 5:
IN:
Stack adjustment: 24
Reg 4: where+0
Reg 5: frame+0
Variables:
  name: where
    offset 0
      (reg/v:SI 4 r4 [orig:133 where ] [133])
  name: frame
    offset 0
      (reg/v:SI 5 r5 [orig:135 frame ] [135])

OUT:
Stack adjustment: 24
Reg 4: where+0
Reg 5: frame+0
Variables:
  name: where
    offset 0
      (reg/v:SI 4 r4 [orig:133 where ] [133])
  name: frame
    offset 0
      (reg/v:SI 5 r5 [orig:135 frame ] [135])


6 basic blocks, 7 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  kill	

Successors:  2 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 13 [sp] 14 [lr]


Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 24 [cc]
;; live  kill	 14 [lr]

Successors:  3 [50.0%]  (fallthru) 5 [50.0%] 
;; lr  out 	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 13 [sp]


Basic block 3 , prev 2, next 4, loop_depth 0, count 0, freq 5000, maybe hot.
Predecessors:  2 [50.0%]  (fallthru)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

Successors:  4 [50.0%]  (fallthru) 5 [50.0%] 
;; lr  out 	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 13 [sp]


Basic block 4 , prev 3, next 5, loop_depth 0, count 0, freq 5000, maybe hot.
Predecessors:  3 [50.0%]  (fallthru)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 5 [r5] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  kill	

Successors:  EXIT [100.0%]  (ab,sibcall)
;; lr  out 	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 13 [sp]

Invalid sum of incoming frequencies 2500, should be 5000

Basic block 5 , prev 4, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  3 [50.0%]  2 [50.0%] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	
;; live  in  	 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	
;; live  kill	

Successors:  EXIT [100.0%] 
;; lr  out 	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 13 [sp]

Invalid sum of incoming frequencies 7500, should be 10000

Basic block 1 , prev 5, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  4 [100.0%]  (ab,sibcall) 5 [100.0%] 
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(4){ }u-1(5){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	
;; live  kill	

Successors: 
;; lr  out 	
;; live  out 	

Invalid sum of incoming frequencies 15000, should be 10000



dump_backtrace_entry

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;;  exit block uses 	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 5[r5] 12[ip] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={5d,4u} r1={5d,5u} r2={5d,4u} r3={7d,4u} r4={2d,6u,2d} r5={2d,4u} r12={3d,1u} r13={2d,9u,1d} r14={2d,3u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={4d,2u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} 
;;    total ref usage 302{257d,42u,3e} in 23{21 regular + 2 call} insns.
(note 1 0 54 NOTE_INSN_DELETED)

(note 54 1 55 2 ( frame (expr_list:REG_DEP_TRUE (reg:SI 2 r2 [ frame ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 55 54 56 2 ( where (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ where ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 56 55 6 2 ( from (expr_list:REG_DEP_TRUE (reg:SI 1 r1 [ from ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 56 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 5 6 47 2 NOTE_INSN_FUNCTION_BEG)

(insn/f:TI 47 5 59 2 arch/arm/kernel/traps.c:56 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 0 r0)
                    ] 2))
            (use (reg:SI 1 r1))
            (use (reg:SI 2 r2))
            (use (reg:SI 4 r4))
            (use (reg:SI 5 r5))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 5 r5)
            (expr_list:REG_DEAD (reg:SI 4 r4)
                (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                            (set/f (reg/f:SI 13 sp)
                                (plus:SI (reg/f:SI 13 sp)
                                    (const_int -24 [0xffffffffffffffe8])))
                            (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                                (reg:SI 0 r0))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 4 [0x4])) [0 S4 A32])
                                (reg:SI 1 r1))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 8 [0x8])) [0 S4 A32])
                                (reg:SI 2 r2))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 12 [0xc])) [0 S4 A32])
                                (reg:SI 4 r4))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 16 [0x10])) [0 S4 A32])
                                (reg:SI 5 r5))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 20 [0x14])) [0 S4 A32])
                                (reg:SI 14 lr))
                        ])
                    (nil))))))

(note 59 47 58 2 ( where (nil)) NOTE_INSN_VAR_LOCATION)

(note 58 59 57 2 ( from (nil)) NOTE_INSN_VAR_LOCATION)

(note 57 58 48 2 ( frame (nil)) NOTE_INSN_VAR_LOCATION)

(note 48 57 2 2 NOTE_INSN_PROLOGUE_END)

(insn:TI 2 48 60 2 arch/arm/kernel/traps.c:56 (set (reg/v:SI 4 r4 [orig:133 where ] [133])
        (reg:SI 0 r0 [ where ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ where ])
        (nil)))

(note 60 2 3 2 ( where (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ where ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 3 60 61 2 arch/arm/kernel/traps.c:56 (set (reg/v:SI 12 ip [orig:134 from ] [134])
        (reg:SI 1 r1 [ from ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (nil)))

(note 61 3 13 2 ( from (expr_list:REG_DEP_TRUE (reg:SI 1 r1 [ from ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 13 61 4 2 arch/arm/kernel/traps.c:58 (set (reg:SI 3 r3)
        (reg:SI 1 r1 [orig:134 from ] [134])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [orig:134 from ] [134])
        (nil)))

(insn:TI 4 13 62 2 arch/arm/kernel/traps.c:56 (set (reg/v:SI 5 r5 [orig:135 frame ] [135])
        (reg:SI 2 r2 [ frame ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ frame ])
        (nil)))

(note 62 4 10 2 ( frame (expr_list:REG_DEP_TRUE (reg:SI 2 r2 [ frame ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 10 62 63 2 arch/arm/kernel/traps.c:58 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC13") [flags 0x82] <string_cst 0x112bee40>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC13") [flags 0x82] <string_cst 0x112bee40>)
        (nil)))

(note 63 10 11 2 ( where (expr_list:REG_DEP_TRUE (reg/v:SI 4 r4 [orig:133 where ] [133])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 11 63 64 2 arch/arm/kernel/traps.c:58 (set (reg:SI 1 r1)
        (reg/v:SI 4 r4 [orig:133 where ] [133])) 167 {*arm_movsi_insn} (nil))

(note 64 11 12 2 ( from (expr_list:REG_DEP_TRUE (reg/v:SI 12 ip [orig:134 from ] [134])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 12 64 65 2 arch/arm/kernel/traps.c:58 (set (reg:SI 2 r2)
        (reg/v:SI 4 r4 [orig:133 where ] [133])) 167 {*arm_movsi_insn} (nil))

(note 65 12 9 2 ( frame (expr_list:REG_DEP_TRUE (reg/v:SI 5 r5 [orig:135 frame ] [135])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 9 65 14 2 arch/arm/kernel/traps.c:58 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/v:SI 12 ip [orig:134 from ] [134])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 12 ip [orig:134 from ] [134])
        (nil)))

(call_insn 14 9 66 2 arch/arm/kernel/traps.c:58 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10aa9180 printk>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(note 66 14 15 2 ( from (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 15 66 16 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/traps.h:43 (set (reg/f:SI 3 r3 [137])
        (symbol_ref:SI ("__exception_text_start") [flags 0xc0] <var_decl 0x1119ff00 __exception_text_start>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("__exception_text_start") [flags 0xc0] <var_decl 0x1119ff00 __exception_text_start>)
        (nil)))

(insn:TI 16 15 17 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/traps.h:43 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 4 r4 [orig:133 where ] [133])
            (reg/f:SI 3 r3 [137]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/f:SI 3 r3 [137])
        (expr_list:REG_EQUAL (compare:CC (reg/v:SI 4 r4 [orig:133 where ] [133])
                (symbol_ref:SI ("__exception_text_start") [flags 0xc0] <var_decl 0x1119ff00 __exception_text_start>))
            (nil))))

(jump_insn:TI 17 16 18 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/traps.h:43 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 41)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 2 -> ( 3 5)
;; lr  out 	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 13 [sp]


;; Succ edge  3 [50.0%]  (fallthru)
;; Succ edge  5 [50.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  2 [50.0%]  (fallthru)
(note 18 17 19 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn:TI 19 18 20 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/traps.h:44 (set (reg/f:SI 3 r3 [138])
        (symbol_ref:SI ("__exception_text_end") [flags 0xc0] <var_decl 0x1119ff60 __exception_text_end>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("__exception_text_end") [flags 0xc0] <var_decl 0x1119ff60 __exception_text_end>)
        (nil)))

(insn:TI 20 19 21 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/traps.h:44 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 4 r4 [orig:133 where ] [133])
            (reg/f:SI 3 r3 [138]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/f:SI 3 r3 [138])
        (expr_list:REG_EQUAL (compare:CC (reg/v:SI 4 r4 [orig:133 where ] [133])
                (symbol_ref:SI ("__exception_text_end") [flags 0xc0] <var_decl 0x1119ff60 __exception_text_end>))
            (nil))))

(jump_insn:TI 21 20 27 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/traps.h:44 (set (pc)
        (if_then_else (geu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 41)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 3 -> ( 4 5)
;; lr  out 	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 13 [sp]


;; Succ edge  4 [50.0%]  (fallthru)
;; Succ edge  5 [50.0%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 5 [r5] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  kill	

;; Pred edge  3 [50.0%]  (fallthru)
(note 27 21 30 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note 30 27 31 4 NOTE_INSN_DELETED)

(note 31 30 35 4 NOTE_INSN_DELETED)

(insn:TI 35 31 32 4 arch/arm/kernel/traps.c:64 (set (reg:SI 3 r3)
        (plus:SI (reg/v:SI 5 r5 [orig:135 frame ] [135])
            (const_int 76 [0x4c]))) 4 {*arm_addsi3} (nil))

(insn 32 35 33 4 arch/arm/kernel/traps.c:64 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC14") [flags 0x82] <string_cst 0x112bca60>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC14") [flags 0x82] <string_cst 0x112bca60>)
        (nil)))

(insn:TI 33 32 34 4 arch/arm/kernel/traps.c:64 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC15") [flags 0x82] <string_cst 0x112bb570>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC15") [flags 0x82] <string_cst 0x112bb570>)
        (nil)))

(insn 34 33 52 4 arch/arm/kernel/traps.c:64 (set (reg:SI 2 r2)
        (plus:SI (reg/v:SI 5 r5 [orig:135 frame ] [135])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (nil))

(note 52 34 53 4 NOTE_INSN_EPILOGUE_BEG)

(insn:TI 53 52 36 4 arch/arm/kernel/traps.c:65 (parallel [
            (unspec:SI [
                    (reg:SI 14 lr)
                ] 6)
            (unspec_volatile [
                    (return)
                ] 1)
        ]) 322 {sibcall_epilogue} (expr_list:REG_DEAD (reg:SI 14 lr)
        (nil)))

(call_insn/j:TI 36 53 37 4 arch/arm/kernel/traps.c:64 (parallel [
            (call (mem:SI (symbol_ref:SI ("dump_mem") [flags 0x3] <function_decl 0x111aa800 dump_mem>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) 258 {*sibcall_insn} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_EH_REGION (const_int 0 [0x0])
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 4 -> ( 1)
;; lr  out 	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 13 [sp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 37 36 41)

;; Start of basic block ( 3 2) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	
;; live  in  	 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	
;; live  kill	

;; Pred edge  3 [50.0%] 
;; Pred edge  2 [50.0%] 
(code_label 41 37 44 5 65 "" [2 uses])

(note 44 41 49 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(note 49 44 50 5 NOTE_INSN_EPILOGUE_BEG)

(jump_insn:TI 50 49 51 5 arch/arm/kernel/traps.c:65 (unspec_volatile [
            (return)
        ] 1) 323 {*epilogue_insns} (nil))
;; End of basic block 5 -> ( 1)
;; lr  out 	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 13 [sp]


;; Succ edge  EXIT [100.0%] 

(barrier 51 50 45)

(note 45 51 46 NOTE_INSN_DELETED)

(note 46 45 0 NOTE_INSN_DELETED)


;; Function show_stack (show_stack)[0:1061]


Basic block 2:
IN:
Stack adjustment: 0
Reg 0: tsk+0
Reg 1: sp+0
Variables:
  name: sp
    offset 0
      (reg:SI 1 r1 [ sp ])
  name: tsk
    offset 0
      (reg:SI 0 r0 [ tsk ])

OUT:
Stack adjustment: 8


3 basic blocks, 2 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  kill	

Successors:  2 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]


Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 13 [sp]
;; live  kill	 14 [lr]

Successors:  EXIT [100.0%] 
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp]


Basic block 1 , prev 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  2 [100.0%] 
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(4){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 4 [r4] 13 [sp]
;; live  gen 	
;; live  kill	

Successors: 
;; lr  out 	
;; live  out 	




show_stack

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;;  exit block uses 	 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 4[r4] 13[sp] 14[lr]
;;  ref usage 	r0={3d,2u} r1={3d,1u} r2={2d} r3={2d} r4={1d,2u} r12={1d} r13={2d,4u} r14={2d,2u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} 
;;    total ref usage 138{127d,11u,0e} in 6{5 regular + 1 call} insns.
(note 1 0 25 NOTE_INSN_DELETED)

(note 25 1 26 2 ( tsk (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ tsk ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 26 25 5 2 ( sp (expr_list:REG_DEP_TRUE (reg:SI 1 r1 [ sp ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 13 [sp]
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 26 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 4 5 2 2 NOTE_INSN_FUNCTION_BEG)

(insn:TI 2 4 27 2 arch/arm/kernel/traps.c:213 (set (reg/v/f:SI 1 r1 [orig:133 tsk ] [133])
        (reg:SI 0 r0 [ tsk ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ tsk ])
        (nil)))

(note 27 2 7 2 ( sp (nil)) NOTE_INSN_VAR_LOCATION)

(insn 7 27 28 2 arch/arm/kernel/traps.c:166 (set (reg:SI 0 r0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(note 28 7 20 2 ( tsk (expr_list:REG_DEP_TRUE (reg/v/f:SI 1 r1 [orig:133 tsk ] [133])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn/f:TI 20 28 21 2 arch/arm/kernel/traps.c:213 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                    (set/f (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8])))
                    (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                        (reg:SI 4 r4))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 4 [0x4])) [0 S4 A32])
                        (reg:SI 14 lr))
                ])
            (nil))))

(note 21 20 9 2 NOTE_INSN_PROLOGUE_END)

(call_insn:TI 9 21 29 2 arch/arm/kernel/traps.c:166 (parallel [
            (call (mem:SI (symbol_ref:SI ("unwind_backtrace") [flags 0x41] <function_decl 0x111aa680 unwind_backtrace>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(note 29 9 10 2 ( tsk (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 10 29 22 2 arch/arm/kernel/traps.c:215 (parallel [
            (asm_operands/v ("") ("") 0 []
                 [] 6935662)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(note 22 10 23 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn:TI 23 22 24 2 arch/arm/kernel/traps.c:216 (return) 260 {return} (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp]


;; Succ edge  EXIT [100.0%] 

(barrier 24 23 18)

(note 18 24 19 NOTE_INSN_DELETED)

(note 19 18 0 NOTE_INSN_DELETED)


;; Function dump_stack (dump_stack)[0:1060] (unlikely executed)


Basic block 2:
IN:
Stack adjustment: 0

OUT:
Stack adjustment: 0


3 basic blocks, 2 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, probably never executed.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  kill	

Successors:  2 [100.0%]  (fallthru)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 10000, probably never executed.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	

Successors:  EXIT [100.0%]  (ab,sibcall)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


Basic block 1 , prev 2, loop_depth 0, count 0, freq 10000, probably never executed.
Predecessors:  2 [100.0%]  (ab,sibcall)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(13){ }u-1(14){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

Successors: 
;; lr  out 	
;; live  out 	




dump_stack

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr]
;;  ref usage 	r0={3d,2u} r1={3d,1u} r2={2d} r3={2d} r12={1d} r13={1d,3u} r14={1d,2u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} 
;;    total ref usage 132{124d,8u,0e} in 4{3 regular + 1 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 1 17 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 17 3 2 2 NOTE_INSN_PROLOGUE_END)

(note 2 17 5 2 NOTE_INSN_FUNCTION_BEG)

(insn:TI 5 2 6 2 arch/arm/kernel/traps.c:166 (set (reg:SI 0 r0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn:TI 6 5 18 2 arch/arm/kernel/traps.c:166 (set (reg:SI 1 r1)
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(note 18 6 19 2 NOTE_INSN_EPILOGUE_BEG)

(insn 19 18 7 2 arch/arm/kernel/traps.c:208 (parallel [
            (unspec:SI [
                    (reg:SI 14 lr)
                ] 6)
            (unspec_volatile [
                    (return)
                ] 1)
        ]) 322 {sibcall_epilogue} (nil))

(call_insn/j:TI 7 19 8 2 arch/arm/kernel/traps.c:166 (parallel [
            (call (mem:SI (symbol_ref:SI ("unwind_backtrace") [flags 0x41] <function_decl 0x111aa680 unwind_backtrace>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) 258 {*sibcall_insn} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 8 7 16)

(note 16 8 0 NOTE_INSN_DELETED)


;; Function __div0 (__div0)[0:1081]


Basic block 2:
IN:
Stack adjustment: 0

OUT:
Stack adjustment: 8


3 basic blocks, 2 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  kill	

Successors:  2 [100.0%]  (fallthru)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 13 [sp]
;; live  kill	 14 [lr]

Successors:  EXIT [100.0%]  (ab,sibcall)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp]


Basic block 1 , prev 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  2 [100.0%]  (ab,sibcall)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(4){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 4 [r4] 13 [sp]
;; live  gen 	
;; live  kill	

Successors: 
;; lr  out 	
;; live  out 	




__div0

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;;  exit block uses 	 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 4[r4] 13[sp] 14[lr]
;;  ref usage 	r0={4d,1u} r1={3d} r2={3d} r3={3d} r4={1d,2u} r12={2d} r13={2d,5u} r14={2d,3u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} 
;;    total ref usage 253{242d,11u,0e} in 5{3 regular + 2 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 13 [sp]
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(note 5 2 18 2 NOTE_INSN_DELETED)

(insn/f:TI 18 5 19 2 arch/arm/kernel/traps.c:744 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                    (set/f (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8])))
                    (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                        (reg:SI 4 r4))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 4 [0x4])) [0 S4 A32])
                        (reg:SI 14 lr))
                ])
            (nil))))

(note 19 18 6 2 NOTE_INSN_PROLOGUE_END)

(insn:TI 6 19 7 2 arch/arm/kernel/traps.c:745 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC16") [flags 0x82] <string_cst 0x11260d40>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC16") [flags 0x82] <string_cst 0x11260d40>)
        (nil)))

(call_insn:TI 7 6 20 2 arch/arm/kernel/traps.c:745 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10aa9180 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(note 20 7 21 2 NOTE_INSN_EPILOGUE_BEG)

(insn:TI 21 20 8 2 arch/arm/kernel/traps.c:747 (parallel [
            (unspec:SI [
                    (reg:SI 14 lr)
                ] 6)
            (unspec_volatile [
                    (return)
                ] 1)
        ]) 322 {sibcall_epilogue} (expr_list:REG_DEAD (reg:SI 14 lr)
        (nil)))

(call_insn/j:TI 8 21 9 2 arch/arm/kernel/traps.c:746 (parallel [
            (call (mem:SI (symbol_ref:SI ("dump_stack") [flags 0x3] <function_decl 0x10aa9400 dump_stack>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) 258 {*sibcall_insn} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 9 8 17)

(note 17 9 0 NOTE_INSN_DELETED)


;; Function die (die)[0:1063]


Basic block 2:
IN:
Stack adjustment: 0
Reg 0: str+0
Reg 1: regs+0
Reg 2: err+0
Variables:
  name: str
    offset 0
      (reg:SI 0 r0 [ str ])
  name: regs
    offset 0
      (reg:SI 1 r1 [ regs ])
  name: err
    offset 0
      (reg:SI 2 r2 [ err ])

OUT:
Stack adjustment: 112
Reg 4: regs+0
Reg 5: thread+0
Reg 6: str+0
Reg 7: tsk+0
Reg 8: err+0
Reg 10: ret+0
Variables:
  name: tsk
    offset 0
      (reg/v/f:SI 7 r7 [orig:138 tsk ] [138])
  name: str
    offset 0
      (reg/v/f:SI 6 r6 [orig:161 str ] [161])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:162 regs ] [162])
  name: err
    offset 0
      (reg/v:SI 8 r8 [orig:163 err ] [163])
  name: thread
    offset 0
      (reg/v/f:SI 5 r5 [orig:160 thread ] [160])
  name: ret
    offset 0
      (reg/v:SI 10 sl [orig:159 ret ] [159])


Basic block 3:
IN:
Stack adjustment: 112
Reg 4: regs+0
Reg 5: thread+0
Reg 6: str+0
Reg 7: tsk+0
Reg 8: err+0
Reg 10: ret+0
Variables:
  name: thread
    offset 0
      (reg/v/f:SI 5 r5 [orig:160 thread ] [160])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:162 regs ] [162])
  name: ret
    offset 0
      (reg/v:SI 10 sl [orig:159 ret ] [159])
  name: str
    offset 0
      (reg/v/f:SI 6 r6 [orig:161 str ] [161])
  name: tsk
    offset 0
      (reg/v/f:SI 7 r7 [orig:138 tsk ] [138])
  name: err
    offset 0
      (reg/v:SI 8 r8 [orig:163 err ] [163])

OUT:
Stack adjustment: 112
Reg 4: regs+0
Reg 6: str+0
Reg 7: tsk+0
Reg 8: err+0
Reg 10: ret+0
Variables:
  name: tsk
    offset 0
      (reg/v/f:SI 7 r7 [orig:138 tsk ] [138])
  name: str
    offset 0
      (reg/v/f:SI 6 r6 [orig:161 str ] [161])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:162 regs ] [162])
  name: err
    offset 0
      (reg/v:SI 8 r8 [orig:163 err ] [163])
  name: ret
    offset 0
      (reg/v:SI 10 sl [orig:159 ret ] [159])


Basic block 4:
IN:
Stack adjustment: 112
Reg 4: regs+0
Reg 6: str+0
Reg 7: tsk+0
Reg 8: err+0
Reg 10: ret+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:162 regs ] [162])
  name: ret
    offset 0
      (reg/v:SI 10 sl [orig:159 ret ] [159])
  name: str
    offset 0
      (reg/v/f:SI 6 r6 [orig:161 str ] [161])
  name: tsk
    offset 0
      (reg/v/f:SI 7 r7 [orig:138 tsk ] [138])
  name: err
    offset 0
      (reg/v:SI 8 r8 [orig:163 err ] [163])

OUT:
Stack adjustment: 112
Reg 4: regs+0
Reg 6: str+0
Reg 7: tsk+0
Reg 8: err+0
Reg 10: ret+0
Variables:
  name: tsk
    offset 0
      (reg/v/f:SI 7 r7 [orig:138 tsk ] [138])
  name: ret
    offset 0
      (reg/v:SI 10 sl [orig:159 ret ] [159])
  name: str
    offset 0
      (reg/v/f:SI 6 r6 [orig:161 str ] [161])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:162 regs ] [162])
  name: err
    offset 0
      (reg/v:SI 8 r8 [orig:163 err ] [163])


Basic block 5:
IN:
Stack adjustment: 112
Reg 4: regs+0
Reg 6: str+0
Reg 7: tsk+0
Reg 8: err+0
Reg 10: ret+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:162 regs ] [162])
  name: ret
    offset 0
      (reg/v:SI 10 sl [orig:159 ret ] [159])
  name: str
    offset 0
      (reg/v/f:SI 6 r6 [orig:161 str ] [161])
  name: tsk
    offset 0
      (reg/v/f:SI 7 r7 [orig:138 tsk ] [138])
  name: err
    offset 0
      (reg/v:SI 8 r8 [orig:163 err ] [163])

OUT:
Stack adjustment: 112
Reg 5: p+0
Reg 6: i+0
Reg 7: thumb+0
Reg 9: width+0
Reg 10: ret+0
Variables:
  name: i
    offset 0
      (reg/v:SI 6 r6 [orig:149 i ] [149])
  name: thumb
    offset 0
      (reg/v:SI 7 r7 [orig:153 thumb ] [153])
  name: width
    offset 0
      (reg/v:SI 9 r9 [orig:152 width ] [152])
  name: p
    offset 0
      (reg/v/f:SI 5 r5 [orig:150 p ] [150])
  name: ret
    offset 0
      (reg/v:SI 10 sl [orig:159 ret ] [159])


Basic block 6:
IN:
Stack adjustment: 112
Reg 5: p+0
Reg 6: i+0
Reg 7: thumb+0
Reg 9: width+0
Reg 10: ret+0
Variables:
  name: i
    offset 0
      (reg/v:SI 6 r6 [orig:149 i ] [149])
  name: thumb
    offset 0
      (reg/v:SI 7 r7 [orig:153 thumb ] [153])
  name: width
    offset 0
      (reg/v:SI 9 r9 [orig:152 width ] [152])
  name: ret
    offset 0
      (reg/v:SI 10 sl [orig:159 ret ] [159])
  name: p
    offset 0
      (reg/v/f:SI 5 r5 [orig:150 p ] [150])

OUT:
Stack adjustment: 112
Reg 5: p+0
Reg 6: i+0
Reg 7: thumb+0
Reg 9: width+0
Reg 10: ret+0
Variables:
  name: i
    offset 0
      (reg/v:SI 6 r6 [orig:149 i ] [149])
  name: thumb
    offset 0
      (reg/v:SI 7 r7 [orig:153 thumb ] [153])
  name: width
    offset 0
      (reg/v:SI 9 r9 [orig:152 width ] [152])
  name: p
    offset 0
      (reg/v/f:SI 5 r5 [orig:150 p ] [150])
  name: ret
    offset 0
      (reg/v:SI 10 sl [orig:159 ret ] [159])


Basic block 7:
IN:
Stack adjustment: 112
Reg 5: p+0
Reg 6: i+0
Reg 7: thumb+0
Reg 9: width+0
Reg 10: ret+0
Variables:
  name: i
    offset 0
      (reg/v:SI 6 r6 [orig:149 i ] [149])
  name: thumb
    offset 0
      (reg/v:SI 7 r7 [orig:153 thumb ] [153])
  name: width
    offset 0
      (reg/v:SI 9 r9 [orig:152 width ] [152])
  name: ret
    offset 0
      (reg/v:SI 10 sl [orig:159 ret ] [159])
  name: p
    offset 0
      (reg/v/f:SI 5 r5 [orig:150 p ] [150])

OUT:
Stack adjustment: 112
Reg 0: __b2+0
Reg 2: __gu_err+0
Reg 3: val+0
Reg 5: p+0
Reg 6: i+0
Reg 7: thumb+0
Reg 9: width+0
Reg 10: ret+0
Variables:
  name: i
    offset 0
      (reg/v:SI 6 r6 [orig:149 i ] [149])
  name: val
    offset 0
      (reg/v:SI 3 r3 [orig:148 val ] [148])
  name: ret
    offset 0
      (reg/v:SI 10 sl [orig:159 ret ] [159])
  name: __gu_err
    offset 0
      (reg/v:SI 2 r2 [orig:146 __gu_err ] [146])
  name: thumb
    offset 0
      (reg/v:SI 7 r7 [orig:153 thumb ] [153])
  name: width
    offset 0
      (reg/v:SI 9 r9 [orig:152 width ] [152])
  name: __b2
    offset 0
      (reg/v:SI 0 r0 [orig:144 __b2 ] [144])
  name: p
    offset 0
      (reg/v/f:SI 5 r5 [orig:150 p ] [150])


Basic block 8:
IN:
Stack adjustment: 112
Reg 5: p+0
Reg 6: i+0
Reg 7: thumb+0
Reg 9: width+0
Reg 10: ret+0
Variables:
  name: i
    offset 0
      (reg/v:SI 6 r6 [orig:149 i ] [149])
  name: thumb
    offset 0
      (reg/v:SI 7 r7 [orig:153 thumb ] [153])
  name: width
    offset 0
      (reg/v:SI 9 r9 [orig:152 width ] [152])
  name: ret
    offset 0
      (reg/v:SI 10 sl [orig:159 ret ] [159])
  name: p
    offset 0
      (reg/v/f:SI 5 r5 [orig:150 p ] [150])

OUT:
Stack adjustment: 112
Reg 2: bad+0
Reg 3: val+0
Reg 5: p+0
Reg 6: i+0
Reg 7: thumb+0
Reg 9: width+0
Reg 10: ret+0
Variables:
  name: i
    offset 0
      (reg/v:SI 6 r6 [orig:149 i ] [149])
  name: val
    offset 0
      (reg/v:SI 3 r3 [orig:148 val ] [148])
  name: ret
    offset 0
      (reg/v:SI 10 sl [orig:159 ret ] [159])
  name: bad
    offset 0
      (reg/v:SI 2 r2 [orig:147 bad ] [147])
  name: thumb
    offset 0
      (reg/v:SI 7 r7 [orig:153 thumb ] [153])
  name: width
    offset 0
      (reg/v:SI 9 r9 [orig:152 width ] [152])
  name: p
    offset 0
      (reg/v/f:SI 5 r5 [orig:150 p ] [150])


Basic block 9:
IN:
Stack adjustment: 112
Reg 0: __b2+0
Reg 2: __gu_err+0 bad+0
Reg 3: val+0
Reg 5: p+0
Reg 6: i+0
Reg 7: thumb+0
Reg 9: width+0
Reg 10: ret+0
Variables:
  name: i
    offset 0
      (reg/v:SI 6 r6 [orig:149 i ] [149])
  name: __b2
    offset 0
      (reg/v:SI 0 r0 [orig:144 __b2 ] [144])
  name: val
    offset 0
      (reg/v:SI 3 r3 [orig:148 val ] [148])
  name: bad
    offset 0
      (reg/v:SI 2 r2 [orig:147 bad ] [147])
  name: __gu_err
    offset 0
      (reg/v:SI 2 r2 [orig:146 __gu_err ] [146])
  name: thumb
    offset 0
      (reg/v:SI 7 r7 [orig:153 thumb ] [153])
  name: width
    offset 0
      (reg/v:SI 9 r9 [orig:152 width ] [152])
  name: p
    offset 0
      (reg/v/f:SI 5 r5 [orig:150 p ] [150])
  name: ret
    offset 0
      (reg/v:SI 10 sl [orig:159 ret ] [159])

OUT:
Stack adjustment: 112
Reg 0: __b2+0
Reg 2: bad+0 __gu_err+0
Reg 3: val+0
Reg 5: p+0
Reg 6: i+0
Reg 7: thumb+0
Reg 9: width+0
Reg 10: ret+0
Variables:
  name: i
    offset 0
      (reg/v:SI 6 r6 [orig:149 i ] [149])
  name: ret
    offset 0
      (reg/v:SI 10 sl [orig:159 ret ] [159])
  name: val
    offset 0
      (reg/v:SI 3 r3 [orig:148 val ] [148])
  name: bad
    offset 0
      (reg/v:SI 2 r2 [orig:147 bad ] [147])
  name: __gu_err
    offset 0
      (reg/v:SI 2 r2 [orig:146 __gu_err ] [146])
  name: thumb
    offset 0
      (reg/v:SI 7 r7 [orig:153 thumb ] [153])
  name: width
    offset 0
      (reg/v:SI 9 r9 [orig:152 width ] [152])
  name: __b2
    offset 0
      (reg/v:SI 0 r0 [orig:144 __b2 ] [144])
  name: p
    offset 0
      (reg/v/f:SI 5 r5 [orig:150 p ] [150])


Basic block 10:
IN:
Stack adjustment: 112
Reg 0: __b2+0
Reg 2: __gu_err+0 bad+0
Reg 3: val+0
Reg 5: p+0
Reg 6: i+0
Reg 7: thumb+0
Reg 9: width+0
Reg 10: ret+0
Variables:
  name: i
    offset 0
      (reg/v:SI 6 r6 [orig:149 i ] [149])
  name: p
    offset 0
      (reg/v/f:SI 5 r5 [orig:150 p ] [150])
  name: val
    offset 0
      (reg/v:SI 3 r3 [orig:148 val ] [148])
  name: bad
    offset 0
      (reg/v:SI 2 r2 [orig:147 bad ] [147])
  name: __gu_err
    offset 0
      (reg/v:SI 2 r2 [orig:146 __gu_err ] [146])
  name: thumb
    offset 0
      (reg/v:SI 7 r7 [orig:153 thumb ] [153])
  name: width
    offset 0
      (reg/v:SI 9 r9 [orig:152 width ] [152])
  name: __b2
    offset 0
      (reg/v:SI 0 r0 [orig:144 __b2 ] [144])
  name: ret
    offset 0
      (reg/v:SI 10 sl [orig:159 ret ] [159])

OUT:
Stack adjustment: 112
Reg 5: p+0
Reg 6: i+0
Reg 7: thumb+0
Reg 9: width+0
Reg 10: ret+0
Variables:
  name: i
    offset 0
      (reg/v:SI 6 r6 [orig:149 i ] [149])
  name: ret
    offset 0
      (reg/v:SI 10 sl [orig:159 ret ] [159])
  name: thumb
    offset 0
      (reg/v:SI 7 r7 [orig:153 thumb ] [153])
  name: width
    offset 0
      (reg/v:SI 9 r9 [orig:152 width ] [152])
  name: p
    offset 0
      (reg/v/f:SI 5 r5 [orig:150 p ] [150])


Basic block 11:
IN:
Stack adjustment: 112
Reg 0: __b2+0
Reg 2: __gu_err+0 bad+0
Reg 3: val+0
Reg 5: p+0
Reg 6: i+0
Reg 7: thumb+0
Reg 9: width+0
Reg 10: ret+0
Variables:
  name: i
    offset 0
      (reg/v:SI 6 r6 [orig:149 i ] [149])
  name: p
    offset 0
      (reg/v/f:SI 5 r5 [orig:150 p ] [150])
  name: val
    offset 0
      (reg/v:SI 3 r3 [orig:148 val ] [148])
  name: bad
    offset 0
      (reg/v:SI 2 r2 [orig:147 bad ] [147])
  name: __gu_err
    offset 0
      (reg/v:SI 2 r2 [orig:146 __gu_err ] [146])
  name: thumb
    offset 0
      (reg/v:SI 7 r7 [orig:153 thumb ] [153])
  name: width
    offset 0
      (reg/v:SI 9 r9 [orig:152 width ] [152])
  name: __b2
    offset 0
      (reg/v:SI 0 r0 [orig:144 __b2 ] [144])
  name: ret
    offset 0
      (reg/v:SI 10 sl [orig:159 ret ] [159])

OUT:
Stack adjustment: 112
Reg 5: p+0
Reg 6: i+0
Reg 7: thumb+0
Reg 9: width+0
Reg 10: ret+0
Variables:
  name: i
    offset 0
      (reg/v:SI 6 r6 [orig:149 i ] [149])
  name: ret
    offset 0
      (reg/v:SI 10 sl [orig:159 ret ] [159])
  name: thumb
    offset 0
      (reg/v:SI 7 r7 [orig:153 thumb ] [153])
  name: width
    offset 0
      (reg/v:SI 9 r9 [orig:152 width ] [152])
  name: p
    offset 0
      (reg/v/f:SI 5 r5 [orig:150 p ] [150])


Basic block 12:
IN:
Stack adjustment: 112
Reg 5: p+0
Reg 6: i+0
Reg 7: thumb+0
Reg 9: width+0
Reg 10: ret+0
Variables:
  name: i
    offset 0
      (reg/v:SI 6 r6 [orig:149 i ] [149])
  name: thumb
    offset 0
      (reg/v:SI 7 r7 [orig:153 thumb ] [153])
  name: width
    offset 0
      (reg/v:SI 9 r9 [orig:152 width ] [152])
  name: ret
    offset 0
      (reg/v:SI 10 sl [orig:159 ret ] [159])
  name: p
    offset 0
      (reg/v/f:SI 5 r5 [orig:150 p ] [150])

OUT:
Stack adjustment: 112
Reg 5: p+0
Reg 6: i+0
Reg 7: thumb+0
Reg 9: width+0
Reg 10: ret+0
Variables:
  name: i
    offset 0
      (reg/v:SI 6 r6 [orig:149 i ] [149])
  name: thumb
    offset 0
      (reg/v:SI 7 r7 [orig:153 thumb ] [153])
  name: width
    offset 0
      (reg/v:SI 9 r9 [orig:152 width ] [152])
  name: p
    offset 0
      (reg/v/f:SI 5 r5 [orig:150 p ] [150])
  name: ret
    offset 0
      (reg/v:SI 10 sl [orig:159 ret ] [159])


Basic block 13:
IN:
Stack adjustment: 112
Reg 5: p+0
Reg 6: i+0
Reg 7: thumb+0
Reg 9: width+0
Reg 10: ret+0
Variables:
  name: i
    offset 0
      (reg/v:SI 6 r6 [orig:149 i ] [149])
  name: thumb
    offset 0
      (reg/v:SI 7 r7 [orig:153 thumb ] [153])
  name: width
    offset 0
      (reg/v:SI 9 r9 [orig:152 width ] [152])
  name: ret
    offset 0
      (reg/v:SI 10 sl [orig:159 ret ] [159])
  name: p
    offset 0
      (reg/v/f:SI 5 r5 [orig:150 p ] [150])

OUT:
Stack adjustment: 112
Reg 5: p+0
Reg 6: i+0
Reg 7: thumb+0
Reg 9: width+0
Reg 10: ret+0
Variables:
  name: i
    offset 0
      (reg/v:SI 6 r6 [orig:149 i ] [149])
  name: thumb
    offset 0
      (reg/v:SI 7 r7 [orig:153 thumb ] [153])
  name: width
    offset 0
      (reg/v:SI 9 r9 [orig:152 width ] [152])
  name: p
    offset 0
      (reg/v/f:SI 5 r5 [orig:150 p ] [150])
  name: ret
    offset 0
      (reg/v:SI 10 sl [orig:159 ret ] [159])


Basic block 14:
IN:
Stack adjustment: 112
Reg 4: regs+0
Reg 5: p+0 thread+0
Reg 6: i+0 str+0
Reg 7: thumb+0 tsk+0
Reg 8: err+0
Reg 9: width+0
Reg 10: ret+0
Variables:
  name: tsk
    offset 0
      (reg/v/f:SI 7 r7 [orig:138 tsk ] [138])
  name: p
    offset 0
      (reg/v/f:SI 5 r5 [orig:150 p ] [150])
  name: thumb
    offset 0
      (reg/v:SI 7 r7 [orig:153 thumb ] [153])
  name: width
    offset 0
      (reg/v:SI 9 r9 [orig:152 width ] [152])
  name: str
    offset 0
      (reg/v/f:SI 6 r6 [orig:161 str ] [161])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:162 regs ] [162])
  name: err
    offset 0
      (reg/v:SI 8 r8 [orig:163 err ] [163])
  name: i
    offset 0
      (reg/v:SI 6 r6 [orig:149 i ] [149])
  name: thread
    offset 0
      (reg/v/f:SI 5 r5 [orig:160 thread ] [160])
  name: ret
    offset 0
      (reg/v:SI 10 sl [orig:159 ret ] [159])

OUT:
Stack adjustment: 112
Reg 4: regs+0
Reg 5: thread+0 p+0
Reg 6: str+0 i+0
Reg 7: tsk+0 thumb+0
Reg 8: err+0
Reg 9: width+0
Reg 10: ret+0
Variables:
  name: err
    offset 0
      (reg/v:SI 8 r8 [orig:163 err ] [163])
  name: i
    offset 0
      (reg/v:SI 6 r6 [orig:149 i ] [149])
  name: tsk
    offset 0
      (reg/v/f:SI 7 r7 [orig:138 tsk ] [138])
  name: ret
    offset 0
      (reg/v:SI 10 sl [orig:159 ret ] [159])
  name: str
    offset 0
      (reg/v/f:SI 6 r6 [orig:161 str ] [161])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:162 regs ] [162])
  name: thumb
    offset 0
      (reg/v:SI 7 r7 [orig:153 thumb ] [153])
  name: width
    offset 0
      (reg/v:SI 9 r9 [orig:152 width ] [152])
  name: thread
    offset 0
      (reg/v/f:SI 5 r5 [orig:160 thread ] [160])
  name: p
    offset 0
      (reg/v/f:SI 5 r5 [orig:150 p ] [150])


Basic block 15:
IN:
Stack adjustment: 112
Reg 4: regs+0
Reg 5: p+0 thread+0
Reg 6: i+0 str+0
Reg 7: thumb+0 tsk+0
Reg 8: err+0
Reg 9: width+0
Reg 10: ret+0
Variables:
  name: i
    offset 0
      (reg/v:SI 6 r6 [orig:149 i ] [149])
  name: thumb
    offset 0
      (reg/v:SI 7 r7 [orig:153 thumb ] [153])
  name: tsk
    offset 0
      (reg/v/f:SI 7 r7 [orig:138 tsk ] [138])
  name: str
    offset 0
      (reg/v/f:SI 6 r6 [orig:161 str ] [161])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:162 regs ] [162])
  name: err
    offset 0
      (reg/v:SI 8 r8 [orig:163 err ] [163])
  name: width
    offset 0
      (reg/v:SI 9 r9 [orig:152 width ] [152])
  name: p
    offset 0
      (reg/v/f:SI 5 r5 [orig:150 p ] [150])
  name: thread
    offset 0
      (reg/v/f:SI 5 r5 [orig:160 thread ] [160])
  name: ret
    offset 0
      (reg/v:SI 10 sl [orig:159 ret ] [159])

OUT:
Stack adjustment: 112
Reg 4: regs+0
Reg 5: thread+0 p+0
Reg 6: str+0 i+0
Reg 7: tsk+0 thumb+0
Reg 8: err+0
Reg 9: width+0
Reg 10: ret+0
Variables:
  name: i
    offset 0
      (reg/v:SI 6 r6 [orig:149 i ] [149])
  name: tsk
    offset 0
      (reg/v/f:SI 7 r7 [orig:138 tsk ] [138])
  name: ret
    offset 0
      (reg/v:SI 10 sl [orig:159 ret ] [159])
  name: err
    offset 0
      (reg/v:SI 8 r8 [orig:163 err ] [163])
  name: str
    offset 0
      (reg/v/f:SI 6 r6 [orig:161 str ] [161])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:162 regs ] [162])
  name: thumb
    offset 0
      (reg/v:SI 7 r7 [orig:153 thumb ] [153])
  name: width
    offset 0
      (reg/v:SI 9 r9 [orig:152 width ] [152])
  name: thread
    offset 0
      (reg/v/f:SI 5 r5 [orig:160 thread ] [160])
  name: p
    offset 0
      (reg/v/f:SI 5 r5 [orig:150 p ] [150])


Basic block 16:
IN:
Stack adjustment: 112
Reg 4: regs+0
Reg 5: p+0 thread+0
Reg 6: i+0 str+0
Reg 7: thumb+0 tsk+0
Reg 8: err+0
Reg 9: width+0
Reg 10: ret+0
Variables:
  name: i
    offset 0
      (reg/v:SI 6 r6 [orig:149 i ] [149])
  name: thumb
    offset 0
      (reg/v:SI 7 r7 [orig:153 thumb ] [153])
  name: tsk
    offset 0
      (reg/v/f:SI 7 r7 [orig:138 tsk ] [138])
  name: str
    offset 0
      (reg/v/f:SI 6 r6 [orig:161 str ] [161])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:162 regs ] [162])
  name: err
    offset 0
      (reg/v:SI 8 r8 [orig:163 err ] [163])
  name: width
    offset 0
      (reg/v:SI 9 r9 [orig:152 width ] [152])
  name: p
    offset 0
      (reg/v/f:SI 5 r5 [orig:150 p ] [150])
  name: thread
    offset 0
      (reg/v/f:SI 5 r5 [orig:160 thread ] [160])
  name: ret
    offset 0
      (reg/v:SI 10 sl [orig:159 ret ] [159])

OUT:
Stack adjustment: 112
Reg 4: regs+0
Reg 5: thread+0 p+0
Reg 6: str+0 i+0
Reg 7: tsk+0 thumb+0
Reg 8: err+0
Reg 9: width+0
Reg 10: ret+0
Variables:
  name: i
    offset 0
      (reg/v:SI 6 r6 [orig:149 i ] [149])
  name: tsk
    offset 0
      (reg/v/f:SI 7 r7 [orig:138 tsk ] [138])
  name: ret
    offset 0
      (reg/v:SI 10 sl [orig:159 ret ] [159])
  name: err
    offset 0
      (reg/v:SI 8 r8 [orig:163 err ] [163])
  name: str
    offset 0
      (reg/v/f:SI 6 r6 [orig:161 str ] [161])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:162 regs ] [162])
  name: thumb
    offset 0
      (reg/v:SI 7 r7 [orig:153 thumb ] [153])
  name: width
    offset 0
      (reg/v:SI 9 r9 [orig:152 width ] [152])
  name: thread
    offset 0
      (reg/v/f:SI 5 r5 [orig:160 thread ] [160])
  name: p
    offset 0
      (reg/v/f:SI 5 r5 [orig:150 p ] [150])


Basic block 17:
IN:
Stack adjustment: 112
Reg 4: regs+0
Reg 5: p+0 thread+0
Reg 6: i+0 str+0
Reg 7: thumb+0 tsk+0
Reg 8: err+0
Reg 9: width+0
Reg 10: ret+0
Variables:
  name: tsk
    offset 0
      (reg/v/f:SI 7 r7 [orig:138 tsk ] [138])
  name: p
    offset 0
      (reg/v/f:SI 5 r5 [orig:150 p ] [150])
  name: thumb
    offset 0
      (reg/v:SI 7 r7 [orig:153 thumb ] [153])
  name: width
    offset 0
      (reg/v:SI 9 r9 [orig:152 width ] [152])
  name: str
    offset 0
      (reg/v/f:SI 6 r6 [orig:161 str ] [161])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:162 regs ] [162])
  name: err
    offset 0
      (reg/v:SI 8 r8 [orig:163 err ] [163])
  name: i
    offset 0
      (reg/v:SI 6 r6 [orig:149 i ] [149])
  name: thread
    offset 0
      (reg/v/f:SI 5 r5 [orig:160 thread ] [160])
  name: ret
    offset 0
      (reg/v:SI 10 sl [orig:159 ret ] [159])

OUT:
Stack adjustment: 112
Reg 4: regs+0
Reg 5: thread+0 p+0
Reg 6: str+0 i+0
Reg 7: tsk+0 thumb+0
Reg 8: err+0
Reg 9: width+0
Reg 10: ret+0
Variables:
  name: err
    offset 0
      (reg/v:SI 8 r8 [orig:163 err ] [163])
  name: i
    offset 0
      (reg/v:SI 6 r6 [orig:149 i ] [149])
  name: tsk
    offset 0
      (reg/v/f:SI 7 r7 [orig:138 tsk ] [138])
  name: ret
    offset 0
      (reg/v:SI 10 sl [orig:159 ret ] [159])
  name: str
    offset 0
      (reg/v/f:SI 6 r6 [orig:161 str ] [161])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:162 regs ] [162])
  name: thumb
    offset 0
      (reg/v:SI 7 r7 [orig:153 thumb ] [153])
  name: width
    offset 0
      (reg/v:SI 9 r9 [orig:152 width ] [152])
  name: thread
    offset 0
      (reg/v/f:SI 5 r5 [orig:160 thread ] [160])
  name: p
    offset 0
      (reg/v/f:SI 5 r5 [orig:150 p ] [150])


Basic block 18:
IN:
Stack adjustment: 112
Reg 4: regs+0
Reg 5: p+0 thread+0
Reg 6: i+0 str+0
Reg 7: thumb+0 tsk+0
Reg 8: err+0
Reg 9: width+0
Reg 10: ret+0
Variables:
  name: i
    offset 0
      (reg/v:SI 6 r6 [orig:149 i ] [149])
  name: thumb
    offset 0
      (reg/v:SI 7 r7 [orig:153 thumb ] [153])
  name: tsk
    offset 0
      (reg/v/f:SI 7 r7 [orig:138 tsk ] [138])
  name: str
    offset 0
      (reg/v/f:SI 6 r6 [orig:161 str ] [161])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:162 regs ] [162])
  name: err
    offset 0
      (reg/v:SI 8 r8 [orig:163 err ] [163])
  name: width
    offset 0
      (reg/v:SI 9 r9 [orig:152 width ] [152])
  name: p
    offset 0
      (reg/v/f:SI 5 r5 [orig:150 p ] [150])
  name: thread
    offset 0
      (reg/v/f:SI 5 r5 [orig:160 thread ] [160])
  name: ret
    offset 0
      (reg/v:SI 10 sl [orig:159 ret ] [159])

OUT:
Stack adjustment: 112
Reg 4: regs+0
Reg 5: thread+0 p+0
Reg 6: str+0 i+0
Reg 7: tsk+0 thumb+0
Reg 8: err+0
Reg 9: width+0
Reg 10: ret+0
Variables:
  name: tsk
    offset 0
      (reg/v/f:SI 7 r7 [orig:138 tsk ] [138])
  name: p
    offset 0
      (reg/v/f:SI 5 r5 [orig:150 p ] [150])
  name: thumb
    offset 0
      (reg/v:SI 7 r7 [orig:153 thumb ] [153])
  name: width
    offset 0
      (reg/v:SI 9 r9 [orig:152 width ] [152])
  name: str
    offset 0
      (reg/v/f:SI 6 r6 [orig:161 str ] [161])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:162 regs ] [162])
  name: err
    offset 0
      (reg/v:SI 8 r8 [orig:163 err ] [163])
  name: i
    offset 0
      (reg/v:SI 6 r6 [orig:149 i ] [149])
  name: thread
    offset 0
      (reg/v/f:SI 5 r5 [orig:160 thread ] [160])
  name: ret
    offset 0
      (reg/v:SI 10 sl [orig:159 ret ] [159])


Basic block 19:
IN:
Stack adjustment: 112
Reg 4: regs+0
Reg 5: p+0 thread+0
Reg 6: i+0 str+0
Reg 7: thumb+0 tsk+0
Reg 8: err+0
Reg 9: width+0
Reg 10: ret+0
Variables:
  name: err
    offset 0
      (reg/v:SI 8 r8 [orig:163 err ] [163])
  name: i
    offset 0
      (reg/v:SI 6 r6 [orig:149 i ] [149])
  name: tsk
    offset 0
      (reg/v/f:SI 7 r7 [orig:138 tsk ] [138])
  name: ret
    offset 0
      (reg/v:SI 10 sl [orig:159 ret ] [159])
  name: str
    offset 0
      (reg/v/f:SI 6 r6 [orig:161 str ] [161])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:162 regs ] [162])
  name: thumb
    offset 0
      (reg/v:SI 7 r7 [orig:153 thumb ] [153])
  name: width
    offset 0
      (reg/v:SI 9 r9 [orig:152 width ] [152])
  name: thread
    offset 0
      (reg/v/f:SI 5 r5 [orig:160 thread ] [160])
  name: p
    offset 0
      (reg/v/f:SI 5 r5 [orig:150 p ] [150])

OUT:
Stack adjustment: 112
Reg 4: regs+0
Reg 5: thread+0 p+0
Reg 6: str+0 i+0
Reg 7: tsk+0 thumb+0
Reg 8: err+0
Reg 9: width+0
Reg 10: ret+0
Variables:
  name: i
    offset 0
      (reg/v:SI 6 r6 [orig:149 i ] [149])
  name: thumb
    offset 0
      (reg/v:SI 7 r7 [orig:153 thumb ] [153])
  name: tsk
    offset 0
      (reg/v/f:SI 7 r7 [orig:138 tsk ] [138])
  name: str
    offset 0
      (reg/v/f:SI 6 r6 [orig:161 str ] [161])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:162 regs ] [162])
  name: err
    offset 0
      (reg/v:SI 8 r8 [orig:163 err ] [163])
  name: width
    offset 0
      (reg/v:SI 9 r9 [orig:152 width ] [152])
  name: p
    offset 0
      (reg/v/f:SI 5 r5 [orig:150 p ] [150])
  name: thread
    offset 0
      (reg/v/f:SI 5 r5 [orig:160 thread ] [160])
  name: ret
    offset 0
      (reg/v:SI 10 sl [orig:159 ret ] [159])


Basic block 20:
IN:
Stack adjustment: 112
Reg 4: regs+0
Reg 5: p+0 thread+0
Reg 6: i+0 str+0
Reg 7: thumb+0 tsk+0
Reg 8: err+0
Reg 9: width+0
Reg 10: ret+0
Variables:
  name: err
    offset 0
      (reg/v:SI 8 r8 [orig:163 err ] [163])
  name: i
    offset 0
      (reg/v:SI 6 r6 [orig:149 i ] [149])
  name: tsk
    offset 0
      (reg/v/f:SI 7 r7 [orig:138 tsk ] [138])
  name: ret
    offset 0
      (reg/v:SI 10 sl [orig:159 ret ] [159])
  name: str
    offset 0
      (reg/v/f:SI 6 r6 [orig:161 str ] [161])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:162 regs ] [162])
  name: thumb
    offset 0
      (reg/v:SI 7 r7 [orig:153 thumb ] [153])
  name: width
    offset 0
      (reg/v:SI 9 r9 [orig:152 width ] [152])
  name: thread
    offset 0
      (reg/v/f:SI 5 r5 [orig:160 thread ] [160])
  name: p
    offset 0
      (reg/v/f:SI 5 r5 [orig:150 p ] [150])

OUT:
Stack adjustment: 112
Reg 4: regs+0
Reg 5: thread+0 p+0
Reg 6: str+0 i+0
Reg 7: tsk+0 thumb+0
Reg 8: err+0
Reg 9: width+0
Reg 10: ret+0
Variables:
  name: i
    offset 0
      (reg/v:SI 6 r6 [orig:149 i ] [149])
  name: thumb
    offset 0
      (reg/v:SI 7 r7 [orig:153 thumb ] [153])
  name: tsk
    offset 0
      (reg/v/f:SI 7 r7 [orig:138 tsk ] [138])
  name: str
    offset 0
      (reg/v/f:SI 6 r6 [orig:161 str ] [161])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:162 regs ] [162])
  name: err
    offset 0
      (reg/v:SI 8 r8 [orig:163 err ] [163])
  name: width
    offset 0
      (reg/v:SI 9 r9 [orig:152 width ] [152])
  name: p
    offset 0
      (reg/v/f:SI 5 r5 [orig:150 p ] [150])
  name: thread
    offset 0
      (reg/v/f:SI 5 r5 [orig:160 thread ] [160])
  name: ret
    offset 0
      (reg/v:SI 10 sl [orig:159 ret ] [159])


21 basic blocks, 27 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(8){ }d-1(9){ }d-1(10){ }d-1(11){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  kill	

Successors:  2 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]


Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 12 [ip] 13 [sp] 24 [cc]
;; live  kill	 14 [lr]

Successors:  14 [100.0%]  3 [0.0%]  (fallthru)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


Basic block 3 , prev 2, next 4, loop_depth 0, count 0, freq 4.
Predecessors:  2 [0.0%]  (fallthru)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 5 [r5] 7 [r7] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 24 [cc]
;; live  kill	 14 [lr]

Successors:  5 [0.0%]  4 [100.0%]  (fallthru)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


Basic block 4 , prev 3, next 5, loop_depth 0, count 0, freq 4.
Predecessors:  3 [100.0%]  (fallthru)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3] 24 [cc]
;; live  kill	

Successors:  5 [0.0%]  (fallthru) 14 [100.0%] 
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


Basic block 5 , prev 4, next 6, loop_depth 0, count 0, freq 0.
Predecessors:  3 [0.0%]  4 [0.0%]  (fallthru)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 7 [r7] 10 [sl] 13 [sp]
;; lr  use 	 4 [r4] 7 [r7] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 7 [r7] 10 [sl] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 12 [ip] 24 [cc]
;; live  kill	 14 [lr]

Successors:  12 [100.0%] 
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]


Basic block 6 , prev 5, next 7, loop_depth 1, count 0, freq 0.
Predecessors:  12 [95.5%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; lr  use 	 7 [r7] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

Successors:  7 [50.0%]  (fallthru) 8 [50.0%] 
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]


Basic block 7 , prev 6, next 8, loop_depth 1, count 0, freq 0.
Predecessors:  6 [50.0%]  (fallthru)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; lr  use 	 4 [r4] 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  kill	 24 [cc]

Successors:  9 [100.0%] 
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]


Basic block 8 , prev 7, next 9, loop_depth 1, count 0, freq 0.
Predecessors:  6 [50.0%] 
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; lr  use 	 7 [r7] 8 [r8] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	 24 [cc]

Successors:  9 [100.0%]  (fallthru)
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]


Basic block 9 , prev 8, next 10, loop_depth 1, count 0, freq 0.
Predecessors:  8 [100.0%]  (fallthru) 7 [100.0%] 
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

Successors:  10 [95.5%]  (fallthru) 11 [4.5%]  (loop_exit)
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]


Basic block 10 , prev 9, next 11, loop_depth 1, count 0, freq 0.
Predecessors:  9 [95.5%]  (fallthru)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; lr  use 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 12 [ip] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 12 [ip] 24 [cc]
;; live  kill	 14 [lr]

Successors:  12 [100.0%]  (dfs_back)
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]


Basic block 11 , prev 10, next 12, loop_depth 0, count 0, freq 0.
Predecessors:  9 [4.5%]  (loop_exit)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

Successors:  13 [100.0%] 
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


Basic block 12 , prev 11, next 13, loop_depth 1, count 0, freq 0.
Predecessors:  5 [100.0%]  10 [100.0%]  (dfs_back)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; lr  use 	 3 [r3] 6 [r6] 7 [r7] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

Successors:  6 [95.5%]  13 [4.5%]  (fallthru,loop_exit)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]


Basic block 13 , prev 12, next 14, loop_depth 0, count 0, freq 0.
Predecessors:  12 [4.5%]  (fallthru,loop_exit) 11 [100.0%] 
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  kill	 14 [lr]

Successors:  14 [100.0%]  (fallthru)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


Basic block 14 , prev 13, next 15, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  2 [100.0%]  4 [100.0%]  13 [100.0%]  (fallthru)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 2 [r2] 3 [r3] 24 [cc]
;; live  kill	 14 [lr]

Successors:  15 [100.0%]  (fallthru) 17 [0.0%] 
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


Basic block 15 , prev 14, next 16, loop_depth 0, count 0, freq 9996, maybe hot.
Predecessors:  14 [100.0%]  (fallthru)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

Successors:  16 [0.0%]  (fallthru) 18 [100.0%] 
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


Basic block 16 , prev 15, next 17, loop_depth 0, count 0, freq 4.
Predecessors:  15 [0.0%]  (fallthru)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	

Successors:  17 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 13 [sp]
;; live  out 	 0 [r0] 13 [sp]


Basic block 17 , prev 16, next 18, loop_depth 0, count 0, freq 8.
Predecessors:  16 [100.0%]  (fallthru) 14 [0.0%] 
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 13 [sp]
;; live  gen 	
;; live  kill	 14 [lr]

Successors: 
;; lr  out 	 13 [sp]
;; live  out 	 13 [sp]


Basic block 18 , prev 17, next 19, loop_depth 0, count 0, freq 9992, maybe hot.
Predecessors:  15 [100.0%] 
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  use 	 10 [sl] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

Successors:  19 [0.0%]  (fallthru) 20 [100.0%] 
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


Basic block 19 , prev 18, next 20, loop_depth 0, count 0, freq 4.
Predecessors:  18 [0.0%]  (fallthru)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

Successors: 
;; lr  out 	 13 [sp]
;; live  out 	 13 [sp]


Basic block 20 , prev 19, next 1, loop_depth 0, count 0, freq 9988, maybe hot.
Predecessors:  18 [100.0%] 
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	
;; live  kill	

Successors:  EXIT [100.0%] 
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


Basic block 1 , prev 20, loop_depth 0, count 0, freq 9988, maybe hot.
Predecessors:  20 [100.0%] 
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(4){ }u-1(5){ }u-1(6){ }u-1(7){ }u-1(8){ }u-1(9){ }u-1(10){ }u-1(11){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	
;; live  kill	

Successors: 
;; lr  out 	
;; live  out 	




die

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;;  exit block uses 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 5[r5] 6[r6] 7[r7] 8[r8] 9[r9] 10[sl] 11[fp] 12[ip] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={38d,22u} r1={34d,15u} r2={37d,19u} r3={52d,35u,3d} r4={5d,14u,1d} r5={6d,9u} r6={4d,7u} r7={4d,12u,2d} r8={4d,6u} r9={2d,3u} r10={2d,3u,2d} r11={2d,3u} r12={24d,6u,1d} r13={3d,56u,2d} r14={20d,2u} r15={19d} r16={19d} r17={19d} r18={19d} r19={19d} r20={19d} r21={19d} r22={19d} r23={19d} r24={35d,16u} r27={19d} r28={19d} r29={19d} r30={19d} r31={19d} r32={19d} r33={19d} r34={19d} r35={19d} r36={19d} r37={19d} r38={19d} r39={19d} r40={19d} r41={19d} r42={19d} r43={19d} r44={19d} r45={19d} r46={19d} r47={19d} r48={19d} r49={19d} r50={19d} r51={19d} r52={19d} r53={19d} r54={19d} r55={19d} r56={19d} r57={19d} r58={19d} r59={19d} r60={19d} r61={19d} r62={19d} r63={19d} r64={19d} r65={19d} r66={19d} r67={19d} r68={19d} r69={19d} r70={19d} r71={19d} r72={19d} r73={19d} r74={19d} r75={19d} r76={19d} r77={19d} r78={19d} r79={19d} r80={19d} r81={19d} r82={19d} r83={19d} r84={19d} r85={19d} r86={19d} r87={19d} r88={19d} r89={19d} r90={19d} r91={19d} r92={19d} r93={19d} r94={19d} r95={19d} r96={19d} r97={19d} r98={19d} r99={19d} r100={19d} r101={19d} r102={19d} r103={19d} r104={19d} r105={19d} r106={19d} r107={19d} r108={19d} r109={19d} r110={19d} r111={19d} r112={19d} r113={19d} r114={19d} r115={19d} r116={19d} r117={19d} r118={19d} r119={19d} r120={19d} r121={19d} r122={19d} r123={19d} r124={19d} r125={19d} r126={19d} r127={19d} 
;;    total ref usage 2601{2362d,228u,11e} in 160{141 regular + 19 call} insns.
(note 2 0 353 NOTE_INSN_DELETED)

(note 353 2 354 2 ( str (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ str ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 354 353 355 2 ( regs (expr_list:REG_DEP_TRUE (reg:SI 1 r1 [ regs ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 355 354 7 2 ( err (expr_list:REG_DEP_TRUE (reg:SI 2 r2 [ err ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 10 [sl] 12 [ip] 13 [sp] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 355 6 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 6 7 10 2 NOTE_INSN_FUNCTION_BEG)

(note 10 6 324 2 NOTE_INSN_DELETED)

(insn/f:TI 324 10 325 2 arch/arm/kernel/traps.c:264 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 5 r5))
            (use (reg:SI 6 r6))
            (use (reg:SI 7 r7))
            (use (reg:SI 8 r8))
            (use (reg:SI 9 r9))
            (use (reg:SI 10 sl))
            (use (reg:SI 11 fp))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 10 sl)
            (expr_list:REG_DEAD (reg:SI 8 r8)
                (expr_list:REG_DEAD (reg:SI 7 r7)
                    (expr_list:REG_DEAD (reg:SI 6 r6)
                        (expr_list:REG_DEAD (reg:SI 5 r5)
                            (expr_list:REG_DEAD (reg:SI 4 r4)
                                (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                                            (set/f (reg/f:SI 13 sp)
                                                (plus:SI (reg/f:SI 13 sp)
                                                    (const_int -36 [0xffffffffffffffdc])))
                                            (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                                                (reg:SI 4 r4))
                                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                        (const_int 4 [0x4])) [0 S4 A32])
                                                (reg:SI 5 r5))
                                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                        (const_int 8 [0x8])) [0 S4 A32])
                                                (reg:SI 6 r6))
                                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                        (const_int 12 [0xc])) [0 S4 A32])
                                                (reg:SI 7 r7))
                                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                        (const_int 16 [0x10])) [0 S4 A32])
                                                (reg:SI 8 r8))
                                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                        (const_int 20 [0x14])) [0 S4 A32])
                                                (reg:SI 9 r9))
                                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                        (const_int 24 [0x18])) [0 S4 A32])
                                                (reg:SI 10 sl))
                                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                        (const_int 28 [0x1c])) [0 S4 A32])
                                                (reg:SI 11 fp))
                                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                        (const_int 32 [0x20])) [0 S4 A32])
                                                (reg:SI 14 lr))
                                        ])
                                    (nil))))))))))

(insn/f:TI 325 324 326 2 arch/arm/kernel/traps.c:264 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -76 [0xffffffffffffffb4]))) 4 {*arm_addsi3} (nil))

(note 326 325 5 2 NOTE_INSN_PROLOGUE_END)

(insn:TI 5 326 3 2 arch/arm/kernel/traps.c:264 (set (reg/v:SI 8 r8 [orig:163 err ] [163])
        (reg:SI 2 r2 [ err ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ err ])
        (nil)))

(insn 3 5 4 2 arch/arm/kernel/traps.c:264 (set (reg/v/f:SI 6 r6 [orig:161 str ] [161])
        (reg:SI 0 r0 [ str ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ str ])
        (nil)))

(insn:TI 4 3 12 2 arch/arm/kernel/traps.c:264 (set (reg/v/f:SI 4 r4 [orig:162 regs ] [162])
        (reg:SI 1 r1 [ regs ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ regs ])
        (nil)))

(call_insn 12 4 358 2 arch/arm/kernel/traps.c:268 (parallel [
            (call (mem:SI (symbol_ref:SI ("oops_enter") [flags 0x41] <function_decl 0x10aa9d80 oops_enter>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(note 358 12 357 2 ( err (expr_list:REG_DEP_TRUE (reg/v:SI 8 r8 [orig:163 err ] [163])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 357 358 356 2 ( regs (expr_list:REG_DEP_TRUE (reg/v/f:SI 4 r4 [orig:162 regs ] [162])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 356 357 309 2 ( str (expr_list:REG_DEP_TRUE (reg/v/f:SI 6 r6 [orig:161 str ] [161])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 309 356 15 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 1 r1)
        (reg/f:SI 13 sp)) 167 {*arm_movsi_insn} (nil))

(insn 15 309 290 2 include/linux/spinlock.h:310 (set (reg:SI 0 r0)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 12 [0xc])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 12 [0xc])))
        (nil)))

(insn:TI 290 15 359 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/v/f:SI 5 r5 [orig:160 thread ] [160])
        (and:SI (reg:SI 1 r1)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil)))

(note 359 290 16 2 ( thread (expr_list:REG_DEP_TRUE (reg/v/f:SI 5 r5 [orig:160 thread ] [160])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(call_insn 16 359 17 2 include/linux/spinlock.h:310 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_lock_irq") [flags 0x41] <function_decl 0x10b28b00 _raw_spin_lock_irq>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn:TI 17 16 27 2 include/linux/printk.h:41 (set (reg/f:SI 3 r3 [167])
        (symbol_ref:SI ("console_printk") [flags 0xc0] <var_decl 0x10a9ad20 console_printk>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("console_printk") [flags 0xc0] <var_decl 0x10a9ad20 console_printk>)
        (nil)))

(insn 27 17 291 2 arch/arm/kernel/traps.c:272 (set (reg:SI 0 r0)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn:TI 291 27 18 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/v/f:SI 5 r5 [orig:160 thread ] [160])
        (and:SI (reg/v/f:SI 5 r5 [orig:160 thread ] [160])
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (nil))

(insn:TI 18 291 19 2 include/linux/printk.h:41 (set (reg:SI 2 r2 [orig:168 console_printk ] [168])
        (mem/s/j:SI (reg/f:SI 3 r3 [167]) [0 console_printk+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (reg/f:SI 3 r3 [167]) [0 console_printk+0 S4 A32])
        (expr_list:REG_EQUAL (mem/s/j:SI (symbol_ref:SI ("console_printk") [flags 0xc0] <var_decl 0x10a9ad20 console_printk>) [0 console_printk+0 S4 A32])
            (nil))))

(insn:TI 19 18 23 2 include/linux/printk.h:41 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [orig:168 console_printk ] [168])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn:TI 23 19 24 2 include/linux/printk.h:42 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 2 r2 [170])
            (const_int 15 [0xf]))) 2345 {neon_vornv2di+78} (expr_list:REG_EQUIV (const_int 15 [0xf])
        (nil)))

(insn 24 23 28 2 include/linux/printk.h:42 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (mem/s/j:SI (reg/f:SI 3 r3 [167]) [0 console_printk+0 S4 A32])
            (reg:SI 2 r2 [170]))) 2345 {neon_vornv2di+78} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_DEAD (reg/f:SI 3 r3 [167])
            (expr_list:REG_DEAD (reg:SI 2 r2 [170])
                (expr_list:REG_EQUAL (const_int 15 [0xf])
                    (nil))))))

(call_insn:TI 28 24 30 2 arch/arm/kernel/traps.c:272 (parallel [
            (call (mem:SI (symbol_ref:SI ("bust_spinlocks") [flags 0x41] <function_decl 0x10ad6080 bust_spinlocks>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 30 28 29 2 arch/arm/kernel/traps.c:235 (set (reg/f:SI 12 ip [171])
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn:TI 29 30 360 2 arch/arm/kernel/traps.c:231 (set (reg/v/f:SI 7 r7 [orig:138 tsk ] [138])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 5 r5 [orig:160 thread ] [160])
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(note 360 29 37 2 ( tsk (expr_list:REG_DEP_TRUE (reg/v/f:SI 7 r7 [orig:138 tsk ] [138])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 37 360 38 2 arch/arm/kernel/traps.c:235 (set (reg:SI 1 r1)
        (reg/v/f:SI 6 r6 [orig:161 str ] [161])) 167 {*arm_movsi_insn} (nil))

(insn:TI 38 37 36 2 arch/arm/kernel/traps.c:235 (set (reg:SI 2 r2)
        (reg/v:SI 8 r8 [orig:163 err ] [163])) 167 {*arm_movsi_insn} (nil))

(insn 36 38 31 2 arch/arm/kernel/traps.c:235 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC17") [flags 0x82] <string_cst 0x11236c80>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC17") [flags 0x82] <string_cst 0x11236c80>)
        (nil)))

(insn:TI 31 36 32 2 arch/arm/kernel/traps.c:235 (set (reg:SI 3 r3 [orig:172 die_counter ] [172])
        (mem/c/i:SI (plus:SI (reg/f:SI 12 ip [171])
                (const_int 20 [0x14])) [0 die_counter+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/c/i:SI (plus:SI (reg/f:SI 12 ip [171])
                (const_int 20 [0x14])) [0 die_counter+0 S4 A32])
        (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 20 [0x14]))) [0 die_counter+0 S4 A32])
            (nil))))

(insn:TI 32 31 34 2 arch/arm/kernel/traps.c:235 (set (reg:SI 3 r3 [orig:137 die_counter.280 ] [137])
        (plus:SI (reg:SI 3 r3 [orig:172 die_counter ] [172])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 34 32 40 2 arch/arm/kernel/traps.c:235 (set (mem/c/i:SI (plus:SI (reg/f:SI 12 ip [171])
                (const_int 20 [0x14])) [0 die_counter+0 S4 A32])
        (reg:SI 3 r3 [orig:137 die_counter.280 ] [137])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 12 ip [171])
        (nil)))

(call_insn:TI 40 34 41 2 arch/arm/kernel/traps.c:235 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10aa9180 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 41 40 48 2 arch/arm/kernel/traps.c:239 (set (reg:SI 12 ip [orig:175 <variable>.thread.trap_no ] [175])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 7 r7 [orig:138 tsk ] [138])
                (const_int 788 [0x314])) [0 <variable>.thread.trap_no+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 7 r7 [orig:138 tsk ] [138])
                (const_int 788 [0x314])) [0 <variable>.thread.trap_no+0 S4 A32])
        (nil)))

(insn:TI 48 41 46 2 arch/arm/kernel/traps.c:239 (set (reg:SI 3 r3)
        (reg/v:SI 8 r8 [orig:163 err ] [163])) 167 {*arm_movsi_insn} (nil))

(insn 46 48 45 2 arch/arm/kernel/traps.c:239 (set (reg:SI 1 r1)
        (reg/v/f:SI 6 r6 [orig:161 str ] [161])) 167 {*arm_movsi_insn} (nil))

(insn:TI 45 46 47 2 arch/arm/kernel/traps.c:239 (set (reg:SI 0 r0)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 47 45 42 2 arch/arm/kernel/traps.c:239 (set (reg:SI 2 r2)
        (reg/v/f:SI 4 r4 [orig:162 regs ] [162])) 167 {*arm_movsi_insn} (nil))

(insn:TI 42 47 43 2 arch/arm/kernel/traps.c:239 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 12 ip [orig:175 <variable>.thread.trap_no ] [175])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 12 ip [orig:175 <variable>.thread.trap_no ] [175])
        (nil)))

(insn 43 42 44 2 arch/arm/kernel/traps.c:239 (set (reg:SI 12 ip [176])
        (const_int 11 [0xb])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 11 [0xb])
        (nil)))

(insn:TI 44 43 49 2 arch/arm/kernel/traps.c:239 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 12 ip [176])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 12 ip [176])
        (expr_list:REG_EQUAL (const_int 11 [0xb])
            (nil))))

(call_insn 49 44 51 2 arch/arm/kernel/traps.c:239 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("notify_die") [flags 0x41] <function_decl 0x10bcbc80 notify_die>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn:TI 51 49 52 2 arch/arm/kernel/traps.c:240 (set (reg:SI 3 r3 [177])
        (const_int 32769 [0x8001])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 32769 [0x8001])
        (nil)))

(insn:TI 52 51 361 2 arch/arm/kernel/traps.c:240 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0 [orig:159 ret ] [159])
            (reg:SI 3 r3 [177]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [177])
        (expr_list:REG_DEAD (reg:SI 0 r0 [orig:159 ret ] [159])
            (expr_list:REG_EQUAL (compare:CC (reg/v:SI 10 sl [orig:159 ret ] [159])
                    (const_int 32769 [0x8001]))
                (nil)))))

(note 361 52 50 2 ( ret (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [orig:159 ret ] [159])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 50 361 363 2 arch/arm/kernel/traps.c:239 (set (reg/v:SI 10 sl [orig:159 ret ] [159])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(note 363 50 362 2 ( ret (expr_list:REG_DEP_TRUE (reg/v:SI 10 sl [orig:159 ret ] [159])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 362 363 53 2 ( ret (nil)) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 53 362 54 2 arch/arm/kernel/traps.c:240 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 208)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 2 -> ( 14 3)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  14 [100.0%] 
;; Succ edge  3 [0.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 5 [r5] 7 [r7] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  2 [0.0%]  (fallthru)
(note 54 53 59 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 59 54 68 3 NOTE_INSN_DELETED)

(note 68 59 55 3 NOTE_INSN_DELETED)

(call_insn:TI 55 68 56 3 arch/arm/kernel/traps.c:243 (parallel [
            (call (mem:SI (symbol_ref:SI ("print_modules") [flags 0x41] <function_decl 0x10e8fc80 print_modules>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 56 55 57 3 arch/arm/kernel/traps.c:244 (set (reg:SI 0 r0)
        (reg/v/f:SI 4 r4 [orig:162 regs ] [162])) 167 {*arm_movsi_insn} (nil))

(call_insn:TI 57 56 60 3 arch/arm/kernel/traps.c:244 (parallel [
            (call (mem:SI (symbol_ref:SI ("__show_regs") [flags 0x41] <function_decl 0x512f9000 __show_regs>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 60 57 364 3 arch/arm/kernel/traps.c:245 (set (reg/f:SI 5 r5 [180])
        (plus:SI (reg/v/f:SI 5 r5 [orig:160 thread ] [160])
            (const_int 752 [0x2f0]))) 4 {*arm_addsi3} (expr_list:REG_EQUIV (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (nil)))

(note 364 60 63 3 ( thread (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 63 364 61 3 arch/arm/kernel/traps.c:245 (set (reg:SI 1 r1)
        (const_int 16 [0x10])) 167 {*arm_movsi_insn} (nil))

(insn 61 63 62 3 arch/arm/kernel/traps.c:245 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/f:SI 5 r5 [180])) 167 {*arm_movsi_insn} (nil))

(insn:TI 62 61 64 3 arch/arm/kernel/traps.c:245 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC18") [flags 0x82] <string_cst 0x11236cd0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC18") [flags 0x82] <string_cst 0x11236cd0>)
        (nil)))

(insn 64 62 65 3 arch/arm/kernel/traps.c:245 (set (reg:SI 2 r2)
        (plus:SI (reg/v/f:SI 7 r7 [orig:138 tsk ] [138])
            (const_int 756 [0x2f4]))) 4 {*arm_addsi3} (nil))

(insn:TI 65 64 66 3 arch/arm/kernel/traps.c:245 (set (reg:SI 3 r3)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 7 r7 [orig:138 tsk ] [138])
                (const_int 532 [0x214])) [0 <variable>.pid+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn:TI 66 65 67 3 arch/arm/kernel/traps.c:245 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10aa9180 printk>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 67 66 69 3 arch/arm/kernel/traps.c:248 (set (reg:SI 3 r3 [orig:182 <variable>.uregs+64 ] [182])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 4 r4 [orig:162 regs ] [162])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 4 r4 [orig:162 regs ] [162])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
        (nil)))

(insn:TI 69 67 70 3 arch/arm/kernel/traps.c:248 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 3 r3 [orig:182 <variable>.uregs+64 ] [182])
                (const_int 4 [0x4])
                (const_int 0 [0x0]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:182 <variable>.uregs+64 ] [182])
        (nil)))

(jump_insn:TI 70 69 71 3 arch/arm/kernel/traps.c:248 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 80)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 3 -> ( 5 4)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  5 [0.0%] 
;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  3 [100.0%]  (fallthru)
(note 71 70 73 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note 73 71 310 4 NOTE_INSN_DELETED)

(insn:TI 310 73 287 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 2 r2)
        (reg/f:SI 13 sp)) 167 {*arm_movsi_insn} (nil))

(insn:TI 287 310 288 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 3 r3 [183])
        (and:SI (reg:SI 2 r2)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 2 r2)
        (nil)))

(insn:TI 288 287 75 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 3 r3 [183])
        (and:SI (reg:SI 3 r3 [183])
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (nil))

(insn:TI 75 288 76 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 3 r3 [orig:186 <variable>.preempt_count ] [186])
        (mem/s/j:SI (plus:SI (reg:SI 3 r3 [183])
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn:TI 76 75 77 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 3 r3 [187])
        (and:SI (reg:SI 3 r3 [orig:186 <variable>.preempt_count ] [186])
            (const_int 67108863 [0x3ffffff]))) 67 {*arm_andsi3_insn} (nil))

(insn:TI 77 76 78 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 3 r3 [185])
        (and:SI (reg:SI 3 r3 [187])
            (const_int -256 [0xffffffffffffff00]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 3 r3 [orig:186 <variable>.preempt_count ] [186])
            (const_int 67108608 [0x3ffff00]))
        (nil)))

(insn:TI 78 77 79 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [185])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [185])
        (nil)))

(jump_insn:TI 79 78 80 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 208)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 4 -> ( 5 14)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  5 [0.0%]  (fallthru)
;; Succ edge  14 [100.0%] 

;; Start of basic block ( 3 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 7 [r7] 10 [sl] 13 [sp]
;; lr  use 	 4 [r4] 7 [r7] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 7 [r7] 10 [sl] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 11 [fp] 12 [ip] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  3 [0.0%] 
;; Pred edge  4 [0.0%]  (fallthru)
(code_label 80 79 81 5 79 "" [1 uses])

(note 81 80 85 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(note 85 81 96 5 NOTE_INSN_DELETED)

(note 96 85 109 5 NOTE_INSN_DELETED)

(note 109 96 263 5 NOTE_INSN_DELETED)

(note 263 109 84 5 NOTE_INSN_DELETED)

(insn:TI 84 263 119 5 arch/arm/kernel/traps.c:249 (set (reg/f:SI 3 r3 [orig:191 <variable>.stack ] [191])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 7 r7 [orig:138 tsk ] [138])
                (const_int 4 [0x4])) [0 <variable>.stack+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/f/j:SI (plus:SI (reg/v/f:SI 7 r7 [orig:138 tsk ] [138])
                (const_int 4 [0x4])) [0 <variable>.stack+0 S4 A32])
        (nil)))

(insn 119 84 365 5 arch/arm/kernel/traps.c:142 (set (reg/v:SI 6 r6 [orig:149 i ] [149])
        (const_int -4 [0xfffffffffffffffc])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int -4 [0xfffffffffffffffc])
        (nil)))

(note 365 119 366 5 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 6 r6 [orig:149 i ] [149])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 366 365 88 5 ( str (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 88 366 120 5 arch/arm/kernel/traps.c:249 (set (reg:SI 2 r2)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 4 r4 [orig:162 regs ] [162])
                (const_int 52 [0x34])) [0 <variable>.uregs+52 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 120 88 367 5 arch/arm/kernel/traps.c:131 (set (reg/v/f:SI 5 r5 [orig:150 p ] [150])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 16 [0x10]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 13 sp)
            (const_int 16 [0x10]))
        (nil)))

(note 367 120 89 5 ( p (expr_list:REG_DEP_TRUE (reg/v/f:SI 5 r5 [orig:150 p ] [150])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 89 367 86 5 arch/arm/kernel/traps.c:249 (set (reg:SI 3 r3)
        (plus:SI (reg/f:SI 3 r3 [orig:191 <variable>.stack ] [191])
            (const_int 8192 [0x2000]))) 4 {*arm_addsi3} (nil))

(insn 86 89 87 5 arch/arm/kernel/traps.c:249 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC19") [flags 0x82] <string_cst 0x112cf6a0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC19") [flags 0x82] <string_cst 0x112cf6a0>)
        (nil)))

(insn:TI 87 86 90 5 arch/arm/kernel/traps.c:249 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC20") [flags 0x82] <string_cst 0x112d3360>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC20") [flags 0x82] <string_cst 0x112d3360>)
        (nil)))

(call_insn:TI 90 87 92 5 arch/arm/kernel/traps.c:249 (parallel [
            (call (mem:SI (symbol_ref:SI ("dump_mem") [flags 0x3] <function_decl 0x111aa800 dump_mem>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_EH_REGION (const_int 0 [0x0])
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 92 90 91 5 arch/arm/kernel/traps.c:166 (set (reg:SI 1 r1)
        (reg/v/f:SI 7 r7 [orig:138 tsk ] [138])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 7 r7 [orig:138 tsk ] [138])
        (nil)))

(insn:TI 91 92 93 5 arch/arm/kernel/traps.c:166 (set (reg:SI 0 r0)
        (reg/v/f:SI 4 r4 [orig:162 regs ] [162])) 167 {*arm_movsi_insn} (nil))

(call_insn:TI 93 91 311 5 arch/arm/kernel/traps.c:166 (parallel [
            (call (mem:SI (symbol_ref:SI ("unwind_backtrace") [flags 0x41] <function_decl 0x111aa680 unwind_backtrace>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 311 93 285 5 arch/arm/kernel/traps.c:139 (set (reg:SI 1 r1)
        (reg/f:SI 13 sp)) 167 {*arm_movsi_insn} (nil))

(insn:TI 285 311 95 5 arch/arm/kernel/traps.c:139 (set (reg:SI 3 r3 [193])
        (and:SI (reg:SI 1 r1)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil)))

(insn 95 285 368 5 arch/arm/kernel/traps.c:128 (set (reg:SI 7 r7 [orig:192 <variable>.uregs+64 ] [192])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 4 r4 [orig:162 regs ] [162])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])) 167 {*arm_movsi_insn} (nil))

(note 368 95 286 5 ( tsk (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 286 368 94 5 arch/arm/kernel/traps.c:139 (set (reg:SI 3 r3 [193])
        (and:SI (reg:SI 3 r3 [193])
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (nil))

(insn 94 286 369 5 arch/arm/kernel/traps.c:127 (set (reg/v:SI 4 r4 [orig:154 addr ] [154])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 4 r4 [orig:162 regs ] [162])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])) 167 {*arm_movsi_insn} (nil))

(note 369 94 370 5 ( addr (expr_list:REG_DEP_TRUE (reg/v:SI 4 r4 [orig:154 addr ] [154])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 370 369 115 5 ( regs (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 115 370 261 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/uaccess.h:65 (set (reg:SI 2 r2 [197])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 0 [0x0])
        (nil)))

(insn 261 115 371 5 arch/arm/kernel/traps.c:129 discrim 2 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (and:SI (reg:SI 7 r7 [orig:192 <variable>.uregs+64 ] [192])
                        (const_int 32 [0x20]))
                    (const_int 0 [0x0])))
            (set (reg/v:SI 7 r7 [orig:153 thumb ] [153])
                (and:SI (reg:SI 7 r7 [orig:192 <variable>.uregs+64 ] [192])
                    (const_int 32 [0x20])))
        ]) 69 {*andsi3_compare0} (nil))

(note 371 261 111 5 ( thumb (expr_list:REG_DEP_TRUE (reg/v:SI 7 r7 [orig:153 thumb ] [153])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 111 371 118 5 arch/arm/kernel/traps.c:139 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg:SI 3 r3 [193])
                (const_int 8 [0x8])) [0 <variable>.addr_limit+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 118 111 372 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/uaccess.h:65 (set (reg:SI 8 r8 [orig:134 ivtmp.756 ] [134])
        (plus:SI (reg/v:SI 4 r4 [orig:154 addr ] [154])
            (const_int -16 [0xfffffffffffffff0]))) 4 {*arm_addsi3} (nil))

(note 372 118 262 5 ( err (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 262 372 373 5 arch/arm/kernel/traps.c:129 discrim 2 (set (reg/v:SI 9 r9 [orig:152 width ] [152])
        (if_then_else:SI (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (const_int 4 [0x4])
            (const_int 8 [0x8]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (nil)))

(note 373 262 127 5 ( width (expr_list:REG_DEP_TRUE (reg/v:SI 9 r9 [orig:152 width ] [152])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 127 373 117 5 arch/arm/kernel/traps.c:146 discrim 3 (set (reg:SI 11 fp [224])
        (reg:SI 2 r2 [197])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 0 [0x0])
        (nil)))

(insn:TI 117 127 374 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/uaccess.h:65 (set (reg:SI 4 r4 [orig:135 ivtmp.752 ] [135])
        (plus:SI (reg/v:SI 4 r4 [orig:154 addr ] [154])
            (const_int -8 [0xfffffffffffffff8]))) 4 {*arm_addsi3} (nil))

(note 374 117 264 5 ( addr (nil)) NOTE_INSN_VAR_LOCATION)

(insn 264 374 312 5 arch/arm/kernel/traps.c:151 discrim 2 (set (reg/f:SI 12 ip [226])
        (symbol_ref/v/f:SI ("*.LC21") [flags 0x82] <string_cst 0x112da3a0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref/v/f:SI ("*.LC21") [flags 0x82] <string_cst 0x112da3a0>)
        (nil)))

(insn:TI 312 264 116 5 arch/arm/kernel/traps.c:139 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [0 %sfp+-60 S4 A32])
        (reg:SI 1 r1)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil)))

(insn:TI 116 312 345 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/uaccess.h:65 (set (mem/s/j:SI (plus:SI (reg:SI 3 r3 [193])
                (const_int 8 [0x8])) [0 <variable>.addr_limit+0 S4 A64])
        (reg:SI 2 r2 [197])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [197])
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(jump_insn 345 116 346 5 (set (pc)
        (label_ref 179)) -1 (nil))
;; End of basic block 5 -> ( 12)
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]


;; Succ edge  12 [100.0%] 

(barrier 346 345 192)

;; Start of basic block ( 12) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; lr  use 	 7 [r7] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  12 [95.5%] 
(code_label 192 346 123 6 91 "" [1 uses])

(note 123 192 124 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn:TI 124 123 125 6 arch/arm/kernel/traps.c:145 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 7 r7 [orig:153 thumb ] [153])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 125 124 126 6 arch/arm/kernel/traps.c:145 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 137)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 6 -> ( 7 8)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]


;; Succ edge  7 [50.0%]  (fallthru)
;; Succ edge  8 [50.0%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; lr  use 	 4 [r4] 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  kill	 24 [cc]

;; Pred edge  6 [50.0%]  (fallthru)
(note 126 125 131 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(note 131 126 292 7 NOTE_INSN_DELETED)

(insn:TI 292 131 375 7 arch/arm/kernel/traps.c:146 discrim 3 (set (reg/v:SI 2 r2 [orig:146 __gu_err ] [146])
        (reg:SI 11 fp [224])) 167 {*arm_movsi_insn} (nil))

(note 375 292 128 7 ( __gu_err (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:146 __gu_err ] [146])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 128 375 376 7 arch/arm/kernel/traps.c:146 discrim 3 (parallel [
            (set (reg/v:SI 2 r2 [orig:146 __gu_err ] [146])
                (asm_operands/v:SI ("1:	ldrb	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 4 r4 [orig:135 ivtmp.752 ] [135])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 2 r2 [orig:146 __gu_err ] [146])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 7012004))
            (set (reg/v:SI 3 r3 [orig:145 __b1 ] [145])
                (asm_operands/v:SI ("1:	ldrb	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 4 r4 [orig:135 ivtmp.752 ] [135])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 2 r2 [orig:146 __gu_err ] [146])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 7012004))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (nil)))

(note 376 128 129 7 ( __b1 (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:145 __b1 ] [145])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 129 376 130 7 arch/arm/kernel/traps.c:146 discrim 3 (set (reg:SI 1 r1 [199])
        (plus:SI (reg:SI 4 r4 [orig:135 ivtmp.752 ] [135])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn:TI 130 129 377 7 arch/arm/kernel/traps.c:146 discrim 3 (parallel [
            (set (reg/v:SI 2 r2 [orig:146 __gu_err ] [146])
                (asm_operands/v:SI ("1:	ldrb	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 1 r1 [199])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 2 r2 [orig:146 __gu_err ] [146])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 7012004))
            (set (reg/v:SI 0 r0 [orig:144 __b2 ] [144])
                (asm_operands/v:SI ("1:	ldrb	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 1 r1 [199])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 2 r2 [orig:146 __gu_err ] [146])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 7012004))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg:SI 1 r1 [199])
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))

(note 377 130 132 7 ( __b2 (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [orig:144 __b2 ] [144])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 132 377 378 7 arch/arm/kernel/traps.c:146 discrim 5 (set (reg:SI 3 r3 [201])
        (ior:SI (ashift:SI (reg/v:SI 0 r0 [orig:144 __b2 ] [144])
                (const_int 8 [0x8]))
            (reg/v:SI 3 r3 [orig:145 __b1 ] [145]))) 270 {*arith_shiftsi} (expr_list:REG_DEAD (reg/v:SI 0 r0 [orig:144 __b2 ] [144])
        (nil)))

(note 378 132 133 7 ( __b1 (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 133 378 379 7 arch/arm/kernel/traps.c:146 discrim 5 (set (reg/v:SI 3 r3 [orig:148 val ] [148])
        (zero_extend:SI (reg:HI 3 r3 [201]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(note 379 133 347 7 ( val (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:148 val ] [148])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn 347 379 348 7 (set (pc)
        (label_ref 142)) -1 (nil))
;; End of basic block 7 -> ( 9)
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]


;; Succ edge  9 [100.0%] 

(barrier 348 347 380)

(note 380 348 381 8 ( val (nil)) NOTE_INSN_VAR_LOCATION)

(note 381 380 382 8 ( __gu_err (nil)) NOTE_INSN_VAR_LOCATION)

(note 382 381 137 8 ( __b2 (nil)) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 6) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; lr  use 	 7 [r7] 8 [r8] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	 24 [cc]

;; Pred edge  6 [50.0%] 
(code_label 137 382 138 8 83 "" [1 uses])

(note 138 137 140 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(note 140 138 293 8 NOTE_INSN_DELETED)

(insn:TI 293 140 383 8 arch/arm/kernel/traps.c:148 discrim 5 (set (reg/v:SI 2 r2 [orig:147 bad ] [147])
        (reg/v:SI 7 r7 [orig:153 thumb ] [153])) 167 {*arm_movsi_insn} (nil))

(note 383 293 141 8 ( bad (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:147 bad ] [147])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 141 383 384 8 arch/arm/kernel/traps.c:148 discrim 5 (parallel [
            (set (reg/v:SI 2 r2 [orig:147 bad ] [147])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 8 r8 [orig:134 ivtmp.756 ] [134])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 2 r2 [orig:147 bad ] [147])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 7012010))
            (set (reg/v:SI 3 r3 [orig:148 val ] [148])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 8 r8 [orig:134 ivtmp.756 ] [134])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 2 r2 [orig:147 bad ] [147])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 7012010))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (nil)))
;; End of basic block 8 -> ( 9)
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]


;; Succ edge  9 [100.0%]  (fallthru)

(note 384 141 385 9 ( val (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:148 val ] [148])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 385 384 386 9 ( __gu_err (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:146 __gu_err ] [146])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 386 385 142 9 ( __b2 (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [orig:144 __b2 ] [144])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 8 7) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  8 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%] 
(code_label 142 386 143 9 84 "" [1 uses])

(note 143 142 144 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn:TI 144 143 145 9 arch/arm/kernel/traps.c:150 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 2 r2 [orig:147 bad ] [147])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:147 bad ] [147])
        (nil)))

(jump_insn:TI 145 144 146 9 arch/arm/kernel/traps.c:150 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 171)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 450 [0x1c2])
            (nil))))
;; End of basic block 9 -> ( 10 11)
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]


;; Succ edge  10 [95.5%]  (fallthru)
;; Succ edge  11 [4.5%]  (loop_exit)

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; lr  use 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 12 [ip] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 12 [ip] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  9 [95.5%]  (fallthru)
(note 146 145 265 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(note 265 146 266 10 NOTE_INSN_DELETED)

(note 266 265 163 10 NOTE_INSN_DELETED)

(note 163 266 321 10 NOTE_INSN_DELETED)

(insn:TI 321 163 313 10 arch/arm/kernel/traps.c:151 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 6 r6 [orig:149 i ] [149])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 313 321 158 10 arch/arm/kernel/traps.c:151 discrim 3 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC22") [flags 0x82] <string_cst 0x112dc0f0>)) 167 {*arm_movsi_insn} (nil))

(insn:TI 158 313 387 10 arch/arm/kernel/traps.c:151 discrim 3 (set (reg:SI 0 r0)
        (reg/v/f:SI 5 r5 [orig:150 p ] [150])) 167 {*arm_movsi_insn} (nil))

(note 387 158 322 10 ( __b2 (nil)) NOTE_INSN_VAR_LOCATION)

(insn 322 387 160 10 arch/arm/kernel/traps.c:151 discrim 3 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 1 r1)
            (reg/f:SI 12 ip [226]))) 2345 {neon_vornv2di+78} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn:TI 160 322 388 10 arch/arm/kernel/traps.c:151 discrim 3 (set (reg:SI 2 r2)
        (reg/v:SI 9 r9 [orig:152 width ] [152])) 167 {*arm_movsi_insn} (nil))

(note 388 160 389 10 ( bad (nil)) NOTE_INSN_VAR_LOCATION)

(note 389 388 307 10 ( __gu_err (nil)) NOTE_INSN_VAR_LOCATION)

(insn 307 389 162 10 arch/arm/kernel/traps.c:151 discrim 3 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg:SI 12 ip)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(call_insn:TI 162 307 390 10 arch/arm/kernel/traps.c:151 discrim 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sprintf") [flags 0x41] <function_decl 0x5115e780 sprintf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(note 390 162 166 10 ( val (nil)) NOTE_INSN_VAR_LOCATION)

(insn 166 390 391 10 arch/arm/kernel/traps.c:142 (set (reg/v:SI 6 r6 [orig:149 i ] [149])
        (plus:SI (reg/v:SI 6 r6 [orig:149 i ] [149])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(note 391 166 167 10 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 6 r6 [orig:149 i ] [149])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 167 391 168 10 arch/arm/kernel/traps.c:142 (set (reg:SI 4 r4 [orig:135 ivtmp.752 ] [135])
        (plus:SI (reg:SI 4 r4 [orig:135 ivtmp.752 ] [135])
            (const_int 2 [0x2]))) 4 {*arm_addsi3} (nil))

(insn 168 167 308 10 arch/arm/kernel/traps.c:142 (set (reg:SI 8 r8 [orig:134 ivtmp.756 ] [134])
        (plus:SI (reg:SI 8 r8 [orig:134 ivtmp.756 ] [134])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (nil))

(insn:TI 308 168 165 10 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn:TI 165 308 392 10 arch/arm/kernel/traps.c:151 discrim 3 (set (reg/v/f:SI 5 r5 [orig:150 p ] [150])
        (plus:SI (reg/v/f:SI 5 r5 [orig:150 p ] [150])
            (reg:SI 0 r0))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(note 392 165 349 10 ( p (expr_list:REG_DEP_TRUE (reg/v/f:SI 5 r5 [orig:150 p ] [150])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn 349 392 350 10 (set (pc)
        (label_ref 179)) -1 (nil))
;; End of basic block 10 -> ( 12)
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]


;; Succ edge  12 [100.0%]  (dfs_back)

(barrier 350 349 393)

(note 393 350 394 11 ( val (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:148 val ] [148])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 394 393 395 11 ( bad (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:147 bad ] [147])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 395 394 396 11 ( __gu_err (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:146 __gu_err ] [146])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 396 395 171 11 ( __b2 (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [orig:144 __b2 ] [144])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 9) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  9 [4.5%]  (loop_exit)
(code_label 171 396 172 11 85 "" [1 uses])

(note 172 171 174 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn:TI 174 172 397 11 arch/arm/kernel/traps.c:154 (set (reg:SI 0 r0)
        (reg/v/f:SI 5 r5 [orig:150 p ] [150])) 167 {*arm_movsi_insn} (nil))

(note 397 174 175 11 ( __b2 (nil)) NOTE_INSN_VAR_LOCATION)

(insn 175 397 176 11 arch/arm/kernel/traps.c:154 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC23") [flags 0x82] <string_cst 0x112dc5a0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC23") [flags 0x82] <string_cst 0x112dc5a0>)
        (nil)))

(call_insn:TI 176 175 400 11 arch/arm/kernel/traps.c:154 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcpy") [flags 0x41] <function_decl 0x51157700 __builtin_strcpy>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(note 400 176 399 11 ( __gu_err (nil)) NOTE_INSN_VAR_LOCATION)

(note 399 400 398 11 ( bad (nil)) NOTE_INSN_VAR_LOCATION)

(note 398 399 351 11 ( val (nil)) NOTE_INSN_VAR_LOCATION)

(jump_insn 351 398 352 11 (set (pc)
        (label_ref 195)) -1 (nil))
;; End of basic block 11 -> ( 13)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  13 [100.0%] 

(barrier 352 351 179)

;; Start of basic block ( 5 10) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; lr  use 	 3 [r3] 6 [r6] 7 [r7] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  5 [100.0%] 
;; Pred edge  10 [100.0%]  (dfs_back)
(code_label 179 352 180 12 82 "" [2 uses])

(note 180 179 267 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(note 267 180 318 12 NOTE_INSN_DELETED)

(insn:TI 318 267 319 12 arch/arm/kernel/traps.c:142 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 7 r7 [orig:153 thumb ] [153])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn:TI 319 318 320 12 arch/arm/kernel/traps.c:142 discrim 3 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 3 r3 [orig:155 iftmp.278 ] [155])
            (const_int 2 [0x2]))) 2345 {neon_vornv2di+78} (nil))

(insn 320 319 193 12 arch/arm/kernel/traps.c:142 discrim 3 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 3 r3 [orig:155 iftmp.278 ] [155])
            (const_int 1 [0x1]))) 2345 {neon_vornv2di+78} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn:TI 193 320 194 12 arch/arm/kernel/traps.c:142 discrim 4 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 6 r6 [orig:149 i ] [149])
            (reg:SI 3 r3 [orig:155 iftmp.278 ] [155]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:155 iftmp.278 ] [155])
        (nil)))

(jump_insn:TI 194 193 195 12 arch/arm/kernel/traps.c:142 discrim 4 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 192)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
            (nil))))
;; End of basic block 12 -> ( 6 13)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]


;; Succ edge  6 [95.5%] 
;; Succ edge  13 [4.5%]  (fallthru,loop_exit)

;; Start of basic block ( 12 11) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  kill	 14 [lr]

;; Pred edge  12 [4.5%]  (fallthru,loop_exit)
;; Pred edge  11 [100.0%] 
(code_label 195 194 196 13 88 "" [1 uses])

(note 196 195 199 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(note 199 196 205 13 NOTE_INSN_DELETED)

(note 205 199 202 13 NOTE_INSN_DELETED)

(insn:TI 202 205 201 13 arch/arm/kernel/traps.c:158 (set (reg:SI 2 r2)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 16 [0x10]))) 4 {*arm_addsi3} (nil))

(insn 201 202 200 13 arch/arm/kernel/traps.c:158 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC19") [flags 0x82] <string_cst 0x112cf6a0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC19") [flags 0x82] <string_cst 0x112cf6a0>)
        (nil)))

(insn:TI 200 201 203 13 arch/arm/kernel/traps.c:158 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC24") [flags 0x82] <string_cst 0x112dc9f0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC24") [flags 0x82] <string_cst 0x112dc9f0>)
        (nil)))

(call_insn:TI 203 200 314 13 arch/arm/kernel/traps.c:158 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10aa9180 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 314 203 283 13 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/uaccess.h:65 (set (reg:SI 2 r2)
        (reg/f:SI 13 sp)) 167 {*arm_movsi_insn} (nil))

(insn:TI 283 314 315 13 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/uaccess.h:65 (set (reg:SI 3 r3 [208])
        (and:SI (reg:SI 2 r2)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 2 r2)
        (nil)))

(insn 315 283 284 13 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/uaccess.h:65 (set (reg:SI 1 r1)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [0 %sfp+-60 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn:TI 284 315 207 13 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/uaccess.h:65 (set (reg:SI 3 r3 [208])
        (and:SI (reg:SI 3 r3 [208])
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (nil))

(insn:TI 207 284 401 13 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/uaccess.h:65 (set (mem/s/j:SI (plus:SI (reg:SI 3 r3 [208])
                (const_int 8 [0x8])) [0 <variable>.addr_limit+0 S4 A64])
        (reg:SI 1 r1)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [208])
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (nil))))
;; End of basic block 13 -> ( 14)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  14 [100.0%]  (fallthru)

(note 401 207 402 14 ( tsk (expr_list:REG_DEP_TRUE (reg/v/f:SI 7 r7 [orig:138 tsk ] [138])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 402 401 403 14 ( str (expr_list:REG_DEP_TRUE (reg/v/f:SI 6 r6 [orig:161 str ] [161])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 403 402 404 14 ( regs (expr_list:REG_DEP_TRUE (reg/v/f:SI 4 r4 [orig:162 regs ] [162])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 404 403 405 14 ( err (expr_list:REG_DEP_TRUE (reg/v:SI 8 r8 [orig:163 err ] [163])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 405 404 208 14 ( thread (expr_list:REG_DEP_TRUE (reg/v/f:SI 5 r5 [orig:160 thread ] [160])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 2 4 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 2 [r2] 3 [r3] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  2 [100.0%] 
;; Pred edge  4 [100.0%] 
;; Pred edge  13 [100.0%]  (fallthru)
(code_label 208 405 209 14 78 "" [2 uses])

(note 209 208 220 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(note 220 209 210 14 NOTE_INSN_DELETED)

(insn:TI 210 220 211 14 arch/arm/kernel/traps.c:278 (set (reg:SI 0 r0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn:TI 211 210 212 14 arch/arm/kernel/traps.c:278 (parallel [
            (call (mem:SI (symbol_ref:SI ("bust_spinlocks") [flags 0x41] <function_decl 0x10ad6080 bust_spinlocks>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 212 211 213 14 arch/arm/kernel/traps.c:279 (set (reg:SI 0 r0)
        (const_int 7 [0x7])) 167 {*arm_movsi_insn} (nil))

(call_insn:TI 213 212 216 14 arch/arm/kernel/traps.c:279 (parallel [
            (call (mem:SI (symbol_ref:SI ("add_taint") [flags 0x41] <function_decl 0x10ad6200 add_taint>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 216 213 217 14 include/linux/spinlock.h:335 (set (reg:SI 0 r0)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 12 [0xc])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 12 [0xc])))
        (nil)))

(call_insn:TI 217 216 218 14 include/linux/spinlock.h:335 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_unlock_irq") [flags 0x41] <function_decl 0x10b28e80 _raw_spin_unlock_irq>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(call_insn:TI 218 217 316 14 arch/arm/kernel/traps.c:281 (parallel [
            (call (mem:SI (symbol_ref:SI ("oops_exit") [flags 0x41] <function_decl 0x10aa9e00 oops_exit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 316 218 281 14 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 2 r2)
        (reg/f:SI 13 sp)) 167 {*arm_movsi_insn} (nil))

(insn:TI 281 316 282 14 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 3 r3 [212])
        (and:SI (reg:SI 2 r2)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 2 r2)
        (nil)))

(insn:TI 282 281 222 14 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 3 r3 [212])
        (and:SI (reg:SI 3 r3 [212])
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (nil))

(insn:TI 222 282 223 14 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 3 r3 [orig:215 <variable>.preempt_count ] [215])
        (mem/s/j:SI (plus:SI (reg:SI 3 r3 [212])
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn:TI 223 222 224 14 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 3 r3 [216])
        (and:SI (reg:SI 3 r3 [orig:215 <variable>.preempt_count ] [215])
            (const_int 67108863 [0x3ffffff]))) 67 {*arm_andsi3_insn} (nil))

(insn:TI 224 223 225 14 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 3 r3 [214])
        (and:SI (reg:SI 3 r3 [216])
            (const_int -256 [0xffffffffffffff00]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 3 r3 [orig:215 <variable>.preempt_count ] [215])
            (const_int 67108608 [0x3ffff00]))
        (nil)))

(insn:TI 225 224 229 14 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [214])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [214])
        (nil)))

(insn:TI 229 225 226 14 arch/arm/kernel/traps.c:284 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 0 r0)
            (symbol_ref/v/f:SI ("*.LC25") [flags 0x82] <string_cst 0x11266dc0>))) 2345 {neon_vornv2di+78} (nil))

(jump_insn 226 229 233 14 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 332)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 14 -> ( 15 17)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  15 [100.0%]  (fallthru)
;; Succ edge  17 [0.0%] 

;; Start of basic block ( 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  14 [100.0%]  (fallthru)
(note 233 226 234 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn:TI 234 233 235 15 arch/arm/kernel/traps.c:285 (set (reg/f:SI 3 r3 [218])
        (symbol_ref:SI ("panic_on_oops") [flags 0xc0] <var_decl 0x10ac6900 panic_on_oops>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("panic_on_oops") [flags 0xc0] <var_decl 0x10ac6900 panic_on_oops>)
        (nil)))

(insn:TI 235 234 236 15 arch/arm/kernel/traps.c:285 (set (reg:SI 3 r3 [orig:219 panic_on_oops ] [219])
        (mem/c/i:SI (reg/f:SI 3 r3 [218]) [0 panic_on_oops+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("panic_on_oops") [flags 0xc0] <var_decl 0x10ac6900 panic_on_oops>) [0 panic_on_oops+0 S4 A32])
        (nil)))

(insn:TI 236 235 237 15 arch/arm/kernel/traps.c:285 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [orig:219 panic_on_oops ] [219])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:219 panic_on_oops ] [219])
        (nil)))

(jump_insn:TI 237 236 238 15 arch/arm/kernel/traps.c:285 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 243)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 15 -> ( 16 18)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  16 [0.0%]  (fallthru)
;; Succ edge  18 [100.0%] 

;; Start of basic block ( 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  15 [0.0%]  (fallthru)
(note 238 237 240 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn:TI 240 238 332 16 arch/arm/kernel/traps.c:286 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC26") [flags 0x82] <string_cst 0x112dcd50>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC26") [flags 0x82] <string_cst 0x112dcd50>)
        (nil)))
;; End of basic block 16 -> ( 17)
;; lr  out 	 0 [r0] 13 [sp]
;; live  out 	 0 [r0] 13 [sp]


;; Succ edge  17 [100.0%]  (fallthru)

;; Start of basic block ( 16 14) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 13 [sp]
;; live  gen 	
;; live  kill	 14 [lr]

;; Pred edge  16 [100.0%]  (fallthru)
;; Pred edge  14 [0.0%] 
(code_label 332 240 330 17 96 "" [1 uses])

(note 330 332 241 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(call_insn:TI 241 330 242 17 arch/arm/kernel/traps.c:286 (parallel [
            (call (mem:SI (symbol_ref:SI ("panic") [flags 0x41] <function_decl 0x10aa9d00 panic>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_NORETURN (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 17 -> ()
;; lr  out 	 13 [sp]
;; live  out 	 13 [sp]



(barrier 242 241 243)

;; Start of basic block ( 15) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  use 	 10 [sl] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  15 [100.0%] 
(code_label 243 242 244 18 93 "" [1 uses])

(note 244 243 245 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn:TI 245 244 246 18 arch/arm/kernel/traps.c:287 (set (reg:SI 3 r3 [221])
        (const_int 32769 [0x8001])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 32769 [0x8001])
        (nil)))

(insn:TI 246 245 247 18 arch/arm/kernel/traps.c:287 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 10 sl [orig:159 ret ] [159])
            (reg:SI 3 r3 [221]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [221])
        (expr_list:REG_EQUAL (compare:CC (reg/v:SI 10 sl [orig:159 ret ] [159])
                (const_int 32769 [0x8001]))
            (nil))))

(jump_insn:TI 247 246 248 18 arch/arm/kernel/traps.c:287 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 257)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 18 -> ( 19 20)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  19 [0.0%]  (fallthru)
;; Succ edge  20 [100.0%] 

;; Start of basic block ( 18) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  18 [0.0%]  (fallthru)
(note 248 247 249 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn:TI 249 248 250 19 arch/arm/kernel/traps.c:288 (set (reg:SI 0 r0)
        (const_int 11 [0xb])) 167 {*arm_movsi_insn} (nil))

(call_insn:TI 250 249 251 19 arch/arm/kernel/traps.c:288 (parallel [
            (call (mem:SI (symbol_ref:SI ("do_exit") [flags 0x41] <function_decl 0x10aa9f80 do_exit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_NORETURN (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 19 -> ()
;; lr  out 	 13 [sp]
;; live  out 	 13 [sp]



(barrier 251 250 257)

;; Start of basic block ( 18) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	
;; live  kill	

;; Pred edge  18 [100.0%] 
(code_label 257 251 260 20 95 "" [1 uses])

(note 260 257 327 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(note 327 260 328 20 NOTE_INSN_EPILOGUE_BEG)

(jump_insn:TI 328 327 329 20 arch/arm/kernel/traps.c:289 (unspec_volatile [
            (return)
        ] 1) 323 {*epilogue_insns} (nil))
;; End of basic block 20 -> ( 1)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  EXIT [100.0%] 

(barrier 329 328 294)

(note 294 329 306 NOTE_INSN_DELETED)

(note 306 294 0 NOTE_INSN_DELETED)


;; Function bad_mode (bad_mode)[0:1070]


Basic block 2:
IN:
Stack adjustment: 0
Reg 0: regs+0
Reg 1: reason+0
Variables:
  name: reason
    offset 0
      (reg:SI 1 r1 [ reason ])
  name: regs
    offset 0
      (reg:SI 0 r0 [ regs ])

OUT:
Stack adjustment: 8
Reg 4: regs+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:133 regs ] [133])


3 basic blocks, 1 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  kill	

Successors:  2 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]


Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 24 [cc]
;; live  kill	 14 [lr] 24 [cc]

Successors: 
;; lr  out 	 13 [sp]
;; live  out 	 13 [sp]


Basic block 1 , prev 2, loop_depth 0, count 0, freq 0.
Predecessors: 
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(4){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	

Successors: 
;; lr  out 	
;; live  out 	




bad_mode

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;;  exit block uses 	 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={7d,4u} r1={6d,3u,1d} r2={7d,4u} r3={6d,3u,1d} r4={2d,3u} r12={3d} r13={2d,6u} r14={4d,2u} r15={3d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={5d,2u} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={3d} r38={3d} r39={3d} r40={3d} r41={3d} r42={3d} r43={3d} r44={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={3d} r101={3d} r102={3d} r103={3d} r104={3d} r105={3d} r106={3d} r107={3d} r108={3d} r109={3d} r110={3d} r111={3d} r112={3d} r113={3d} r114={3d} r115={3d} r116={3d} r117={3d} r118={3d} r119={3d} r120={3d} r121={3d} r122={3d} r123={3d} r124={3d} r125={3d} r126={3d} r127={3d} 
;;    total ref usage 401{372d,27u,2e} in 18{15 regular + 3 call} insns.
(note 1 0 43 NOTE_INSN_DELETED)

(note 43 1 44 2 ( regs (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ regs ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 44 43 5 2 ( reason (expr_list:REG_DEP_TRUE (reg:SI 1 r1 [ reason ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 24 [cc]
;; live  kill	 14 [lr] 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 44 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 4 5 7 2 NOTE_INSN_FUNCTION_BEG)

(insn:TI 7 4 41 2 include/linux/printk.h:41 (set (reg/f:SI 3 r3 [135])
        (symbol_ref:SI ("console_printk") [flags 0xc0] <var_decl 0x10a9ad20 console_printk>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("console_printk") [flags 0xc0] <var_decl 0x10a9ad20 console_printk>)
        (nil)))

(insn/f:TI 41 7 42 2 arch/arm/kernel/traps.c:412 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 4 r4)
            (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                        (set/f (reg/f:SI 13 sp)
                            (plus:SI (reg/f:SI 13 sp)
                                (const_int -8 [0xfffffffffffffff8])))
                        (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                            (reg:SI 4 r4))
                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                    (const_int 4 [0x4])) [0 S4 A32])
                            (reg:SI 14 lr))
                    ])
                (nil)))))

(note 42 41 2 2 NOTE_INSN_PROLOGUE_END)

(insn:TI 2 42 8 2 arch/arm/kernel/traps.c:412 (set (reg/v/f:SI 4 r4 [orig:133 regs ] [133])
        (reg:SI 0 r0 [ regs ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ regs ])
        (nil)))

(insn:TI 8 2 19 2 include/linux/printk.h:41 (set (reg:SI 2 r2 [orig:136 console_printk ] [136])
        (mem/s/j:SI (reg/f:SI 3 r3 [135]) [0 console_printk+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (reg/f:SI 3 r3 [135]) [0 console_printk+0 S4 A32])
        (expr_list:REG_EQUAL (mem/s/j:SI (symbol_ref:SI ("console_printk") [flags 0xc0] <var_decl 0x10a9ad20 console_printk>) [0 console_printk+0 S4 A32])
            (nil))))

(insn:TI 19 8 45 2 arch/arm/kernel/traps.c:415 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC27") [flags 0x82] <string_cst 0x11271a40>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC27") [flags 0x82] <string_cst 0x11271a40>)
        (nil)))

(note 45 19 9 2 ( regs (expr_list:REG_DEP_TRUE (reg/v/f:SI 4 r4 [orig:133 regs ] [133])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 9 45 13 2 include/linux/printk.h:41 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [orig:136 console_printk ] [136])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn:TI 13 9 14 2 include/linux/printk.h:42 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 2 r2 [138])
            (const_int 15 [0xf]))) 2345 {neon_vornv2di+78} (expr_list:REG_EQUIV (const_int 15 [0xf])
        (nil)))

(insn 14 13 39 2 include/linux/printk.h:42 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (mem/s/j:SI (reg/f:SI 3 r3 [135]) [0 console_printk+0 S4 A32])
            (reg:SI 2 r2 [138]))) 2345 {neon_vornv2di+78} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_DEAD (reg/f:SI 3 r3 [135])
            (expr_list:REG_DEAD (reg:SI 2 r2 [138])
                (expr_list:REG_EQUAL (const_int 15 [0xf])
                    (nil))))))

(insn:TI 39 14 20 2 arch/arm/kernel/traps.c:415 (set (reg/f:SI 3 r3 [140])
        (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])
        (nil)))

(insn:TI 20 39 46 2 arch/arm/kernel/traps.c:415 (set (reg:SI 1 r1)
        (mem/s/u/f/j:SI (plus:SI (mult:SI (reg/v:SI 1 r1 [orig:134 reason ] [134])
                    (const_int 4 [0x4]))
                (reg/f:SI 3 r3 [140])) [0 handler S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 3 r3 [140])
        (expr_list:REG_EQUAL (mem/s/u/f/j:SI (plus:SI (mult:SI (reg/v:SI 1 r1 [orig:134 reason ] [134])
                        (const_int 4 [0x4]))
                    (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])) [0 handler S4 A32])
            (nil))))

(note 46 20 21 2 ( reason (nil)) NOTE_INSN_VAR_LOCATION)

(call_insn:TI 21 46 24 2 arch/arm/kernel/traps.c:415 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10aa9180 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 24 21 23 2 arch/arm/kernel/traps.c:417 (set (reg:SI 1 r1)
        (reg/v/f:SI 4 r4 [orig:133 regs ] [133])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 4 r4 [orig:133 regs ] [133])
        (nil)))

(insn:TI 23 24 25 2 arch/arm/kernel/traps.c:417 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC28") [flags 0x82] <string_cst 0x112edd80>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC28") [flags 0x82] <string_cst 0x112edd80>)
        (nil)))

(insn 25 23 26 2 arch/arm/kernel/traps.c:417 (set (reg:SI 2 r2)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn:TI 26 25 27 2 arch/arm/kernel/traps.c:417 (parallel [
            (call (mem:SI (symbol_ref:SI ("die") [flags 0x3] <function_decl 0x512e8c80 die>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn:TI 27 26 29 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/irqflags.h:35 (parallel [
            (asm_operands/v ("	cpsid i			@ arch_local_irq_disable") ("") 0 []
                 [] 1179107)
            (clobber (reg:QI 24 cc))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (nil)))

(insn:TI 29 27 30 2 arch/arm/kernel/traps.c:419 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC29") [flags 0x82] <string_cst 0x112edf60>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC29") [flags 0x82] <string_cst 0x112edf60>)
        (nil)))

(call_insn:TI 30 29 31 2 arch/arm/kernel/traps.c:419 (parallel [
            (call (mem:SI (symbol_ref:SI ("panic") [flags 0x41] <function_decl 0x10aa9d00 panic>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_NORETURN (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 2 -> ()
;; lr  out 	 13 [sp]
;; live  out 	 13 [sp]



(barrier 31 30 40)

(note 40 31 0 NOTE_INSN_DELETED)


;; Function arm_notify_die (arm_notify_die)[0:1064]


Basic block 2:
IN:
Stack adjustment: 0
Reg 0: str+0
Reg 1: regs+0
Reg 2: info+0
Reg 3: err+0
Variables:
  name: str
    offset 0
      (reg:SI 0 r0 [ str ])
  name: regs
    offset 0
      (reg:SI 1 r1 [ regs ])
  name: info
    offset 0
      (reg:SI 2 r2 [ info ])
  name: err
    offset 0
      (reg:SI 3 r3 [ err ])
  name: trap
    offset 0
      (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
        (const_int 4 [0x4])) [0 trap+0 S4 A32])

OUT:
Stack adjustment: 8
Reg 0: str+0
Reg 1: regs+0
Reg 2: trap+0
Reg 3: err+0
Reg 12: info+0
Variables:
  name: str
    offset 0
      (reg:SI 0 r0 [ str ])
  name: regs
    offset 0
      (reg:SI 1 r1 [ regs ])
  name: info
    offset 0
      (reg/v/f:SI 12 ip [orig:138 info ] [138])
  name: err
    offset 0
      (reg:SI 3 r3 [ err ])
  name: trap
    offset 0
      (reg/v:SI 2 r2 [orig:140 trap ] [140])
      (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
        (const_int -4 [0xfffffffffffffffc])) [0 trap+0 S4 A32])
      (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
        (const_int 4 [0x4])) [0 trap+0 S4 A32])


Basic block 3:
IN:
Stack adjustment: 8
Reg 0: str+0
Reg 1: regs+0
Reg 2: trap+0
Reg 3: err+0
Reg 12: info+0
Variables:
  name: str
    offset 0
      (reg:SI 0 r0 [ str ])
  name: regs
    offset 0
      (reg:SI 1 r1 [ regs ])
  name: info
    offset 0
      (reg/v/f:SI 12 ip [orig:138 info ] [138])
  name: err
    offset 0
      (reg:SI 3 r3 [ err ])
  name: trap
    offset 0
      (reg/v:SI 2 r2 [orig:140 trap ] [140])
      (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
        (const_int -4 [0xfffffffffffffffc])) [0 trap+0 S4 A32])
      (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
        (const_int 4 [0x4])) [0 trap+0 S4 A32])

OUT:
Stack adjustment: 8
Variables:
  name: trap
    offset 0
      (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
        (const_int -4 [0xfffffffffffffffc])) [0 trap+0 S4 A32])
      (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
        (const_int 4 [0x4])) [0 trap+0 S4 A32])


Basic block 4:
IN:
Stack adjustment: 8
Reg 0: str+0
Reg 1: regs+0
Reg 2: trap+0
Reg 3: err+0
Reg 12: info+0
Variables:
  name: str
    offset 0
      (reg:SI 0 r0 [ str ])
  name: regs
    offset 0
      (reg:SI 1 r1 [ regs ])
  name: info
    offset 0
      (reg/v/f:SI 12 ip [orig:138 info ] [138])
  name: err
    offset 0
      (reg:SI 3 r3 [ err ])
  name: trap
    offset 0
      (reg/v:SI 2 r2 [orig:140 trap ] [140])
      (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
        (const_int -4 [0xfffffffffffffffc])) [0 trap+0 S4 A32])
      (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
        (const_int 4 [0x4])) [0 trap+0 S4 A32])

OUT:
Stack adjustment: 8
Variables:
  name: trap
    offset 0
      (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
        (const_int -4 [0xfffffffffffffffc])) [0 trap+0 S4 A32])
      (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
        (const_int 4 [0x4])) [0 trap+0 S4 A32])


5 basic blocks, 5 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  kill	

Successors:  2 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]


Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	 2 [r2] 4 [r4] 12 [ip] 13 [sp] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 4 [r4] 12 [ip] 13 [sp] 24 [cc]
;; live  kill	

Successors:  3 [39.0%]  (fallthru) 4 [61.0%] 
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]


Basic block 3 , prev 2, next 4, loop_depth 0, count 0, freq 3900, maybe hot.
Predecessors:  2 [39.0%]  (fallthru)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4]
;; live  kill	

Successors:  EXIT [100.0%]  (ab,sibcall)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


Basic block 4 , prev 3, next 1, loop_depth 0, count 0, freq 6100, maybe hot.
Predecessors:  2 [61.0%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2]
;; live  kill	

Successors:  EXIT [100.0%]  (ab,sibcall)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


Basic block 1 , prev 4, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  4 [100.0%]  (ab,sibcall) 3 [100.0%]  (ab,sibcall)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(4){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

Successors: 
;; lr  out 	
;; live  out 	




arm_notify_die

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;;  exit block uses 	 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 12[ip] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={6d,6u,2d} r1={5d,4u,1d} r2={6d,4u} r3={4d,3u} r4={3d,4u} r12={3d,2u} r13={2d,9u} r14={1d,4u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={3d,1u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} 
;;    total ref usage 293{253d,37u,3e} in 21{19 regular + 2 call} insns.
(note 1 0 58 NOTE_INSN_DELETED)

(note 58 1 59 2 ( str (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ str ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 59 58 60 2 ( regs (expr_list:REG_DEP_TRUE (reg:SI 1 r1 [ regs ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 60 59 61 2 ( info (expr_list:REG_DEP_TRUE (reg:SI 2 r2 [ info ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 61 60 62 2 ( err (expr_list:REG_DEP_TRUE (reg:SI 3 r3 [ err ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 62 61 8 2 ( trap (expr_list:REG_DEP_TRUE (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
            (const_int 4 [0x4])) [0 trap+0 S4 A32])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	 2 [r2] 4 [r4] 12 [ip] 13 [sp] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 4 [r4] 12 [ip] 13 [sp] 24 [cc]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 8 62 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 8 7 2 NOTE_INSN_DELETED)

(note 7 3 11 2 NOTE_INSN_FUNCTION_BEG)

(note 11 7 52 2 NOTE_INSN_DELETED)

(insn/f:TI 52 11 53 2 arch/arm/kernel/traps.c:293 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_DEAD (reg:SI 4 r4)
        (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                    (set/f (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8])))
                    (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                        (reg:SI 4 r4))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 4 [0x4])) [0 S4 A32])
                        (reg:SI 14 lr))
                ])
            (nil))))

(note 53 52 10 2 NOTE_INSN_PROLOGUE_END)

(insn:TI 10 53 4 2 arch/arm/kernel/traps.c:294 (set (reg:SI 4 r4 [orig:142 <variable>.uregs+64 ] [142])
        (mem/s/j:SI (plus:SI (reg:SI 1 r1 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg:SI 1 r1 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
        (nil)))

(insn:TI 4 10 6 2 arch/arm/kernel/traps.c:293 (set (reg/v/f:SI 12 ip [orig:138 info ] [138])
        (reg:SI 2 r2 [ info ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ info ])
        (nil)))

(insn 6 4 63 2 arch/arm/kernel/traps.c:293 (set (reg/v:SI 2 r2 [orig:140 trap ] [140])
        (mem/c/i:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 trap+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(note 63 6 12 2 ( info (expr_list:REG_DEP_TRUE (reg/v/f:SI 12 ip [orig:138 info ] [138])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 12 63 13 2 arch/arm/kernel/traps.c:294 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 4 r4 [orig:142 <variable>.uregs+64 ] [142])
                (const_int 4 [0x4])
                (const_int 0 [0x0]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (nil))

(jump_insn:TI 13 12 64 2 arch/arm/kernel/traps.c:294 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 33)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  3 [39.0%]  (fallthru)
;; Succ edge  4 [61.0%] 

(note 64 13 14 3 ( trap (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:140 trap ] [140])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4]
;; live  kill	

;; Pred edge  2 [39.0%]  (fallthru)
(note 14 64 16 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 16 14 51 3 NOTE_INSN_DELETED)

(insn:TI 51 16 65 3 arch/arm/kernel/traps.c:295 (set (reg:SI 1 r1)
        (reg/f:SI 13 sp)) 167 {*arm_movsi_insn} (nil))

(note 65 51 48 3 ( regs (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 48 65 66 3 arch/arm/kernel/traps.c:295 (set (reg:SI 0 r0 [143])
        (and:SI (reg:SI 1 r1)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil)))

(note 66 48 29 3 ( str (nil)) NOTE_INSN_VAR_LOCATION)

(insn 29 66 49 3 arch/arm/kernel/traps.c:298 (set (reg:SI 1 r1)
        (reg/v/f:SI 12 ip [orig:138 info ] [138])) 167 {*arm_movsi_insn} (nil))

(insn:TI 49 29 18 3 arch/arm/kernel/traps.c:295 (set (reg:SI 0 r0 [143])
        (and:SI (reg:SI 0 r0 [143])
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (nil))

(insn:TI 18 49 19 3 arch/arm/kernel/traps.c:295 (set (reg/f:SI 4 r4 [orig:145 <variable>.task ] [145])
        (mem/s/f/j:SI (plus:SI (reg:SI 0 r0 [143])
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/f/j:SI (plus:SI (reg:SI 0 r0 [143])
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])
        (nil)))

(insn:TI 19 18 23 3 arch/arm/kernel/traps.c:295 (set (mem/s/j:SI (plus:SI (reg/f:SI 4 r4 [orig:145 <variable>.task ] [145])
                (const_int 792 [0x318])) [0 <variable>.thread.error_code+0 S4 A64])
        (reg/v:SI 3 r3 [orig:139 err ] [139])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:139 err ] [139])
        (nil)))

(insn:TI 23 19 67 3 arch/arm/kernel/traps.c:296 (set (reg/f:SI 3 r3 [orig:148 <variable>.task ] [148])
        (mem/s/f/j:SI (plus:SI (reg:SI 0 r0 [143])
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/f/j:SI (plus:SI (reg:SI 0 r0 [143])
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])
        (nil)))

(note 67 23 24 3 ( err (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 24 67 30 3 arch/arm/kernel/traps.c:296 (set (mem/s/j:SI (plus:SI (reg/f:SI 3 r3 [orig:148 <variable>.task ] [148])
                (const_int 788 [0x314])) [0 <variable>.thread.trap_no+0 S4 A32])
        (reg/v:SI 2 r2 [orig:140 trap ] [140])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:148 <variable>.task ] [148])
        (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:140 trap ] [140])
            (nil))))

(insn:TI 30 24 68 3 arch/arm/kernel/traps.c:298 (set (reg:SI 2 r2)
        (mem/s/f/j:SI (plus:SI (reg:SI 0 r0 [143])
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [143])
        (nil)))

(note 68 30 28 3 ( trap (expr_list:REG_DEP_TRUE (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
            (const_int -4 [0xfffffffffffffffc])) [0 trap+0 S4 A32])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 28 68 56 3 arch/arm/kernel/traps.c:298 (set (reg:SI 0 r0)
        (mem/s/j:SI (reg/v/f:SI 12 ip [orig:138 info ] [138]) [0 <variable>.si_signo+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 12 ip [orig:138 info ] [138])
        (nil)))

(note 56 28 57 3 NOTE_INSN_EPILOGUE_BEG)

(insn 57 56 31 3 arch/arm/kernel/traps.c:302 (parallel [
            (unspec:SI [
                    (reg:SI 14 lr)
                ] 6)
            (unspec_volatile [
                    (return)
                ] 1)
        ]) 322 {sibcall_epilogue} (nil))

(call_insn/j:TI 31 57 69 3 arch/arm/kernel/traps.c:298 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("force_sig_info") [flags 0x41] <function_decl 0x11008e80 force_sig_info>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(note 69 31 32 3 ( info (nil)) NOTE_INSN_VAR_LOCATION)
;; End of basic block 3 -> ( 1)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 32 69 70)

(note 70 32 71 4 ( str (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ str ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 71 70 72 4 ( regs (expr_list:REG_DEP_TRUE (reg:SI 1 r1 [ regs ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 72 71 73 4 ( info (expr_list:REG_DEP_TRUE (reg/v/f:SI 12 ip [orig:138 info ] [138])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 73 72 74 4 ( err (expr_list:REG_DEP_TRUE (reg:SI 3 r3 [ err ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 74 73 33 4 ( trap (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:140 trap ] [140])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2]
;; live  kill	

;; Pred edge  2 [61.0%] 
(code_label 33 74 34 4 105 "" [1 uses])

(note 34 33 37 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn:TI 37 34 75 4 arch/arm/kernel/traps.c:300 (set (reg:SI 2 r2)
        (reg/v:SI 3 r3 [orig:139 err ] [139])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:139 err ] [139])
        (nil)))

(note 75 37 54 4 ( trap (expr_list:REG_DEP_TRUE (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
            (const_int -4 [0xfffffffffffffffc])) [0 trap+0 S4 A32])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 54 75 55 4 NOTE_INSN_EPILOGUE_BEG)

(insn 55 54 38 4 arch/arm/kernel/traps.c:302 (parallel [
            (unspec:SI [
                    (reg:SI 14 lr)
                ] 6)
            (unspec_volatile [
                    (return)
                ] 1)
        ]) 322 {sibcall_epilogue} (nil))

(call_insn/j:TI 38 55 79 4 arch/arm/kernel/traps.c:300 (parallel [
            (call (mem:SI (symbol_ref:SI ("die") [flags 0x3] <function_decl 0x512e8c80 die>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) 258 {*sibcall_insn} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(note 79 38 78 4 ( err (nil)) NOTE_INSN_VAR_LOCATION)

(note 78 79 77 4 ( info (nil)) NOTE_INSN_VAR_LOCATION)

(note 77 78 76 4 ( regs (nil)) NOTE_INSN_VAR_LOCATION)

(note 76 77 39 4 ( str (nil)) NOTE_INSN_VAR_LOCATION)
;; End of basic block 4 -> ( 1)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 39 76 50)

(note 50 39 0 NOTE_INSN_DELETED)


;; Function baddataabort (baddataabort)[0:1075]


Basic block 2:
IN:
Stack adjustment: 0
Reg 0: code+0
Reg 1: instr+0
Reg 2: regs+0
Variables:
  name: code
    offset 0
      (reg:SI 0 r0 [ code ])
  name: instr
    offset 0
      (reg:SI 1 r1 [ instr ])
  name: regs
    offset 0
      (reg:SI 2 r2 [ regs ])

OUT:
Stack adjustment: 144


3 basic blocks, 2 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  kill	

Successors:  2 [100.0%]  (fallthru)
;; lr  out 	 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 2 [r2] 13 [sp] 14 [lr]


Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr]
;; live  kill	 14 [lr]

Successors:  EXIT [100.0%] 
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


Basic block 1 , prev 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  2 [100.0%] 
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(13){ }u-1(14){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

Successors: 
;; lr  out 	
;; live  out 	




baddataabort

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 12[ip] 13[sp] 14[lr]
;;  ref usage 	r0={3d,1u} r1={3d,2u} r2={3d,3u} r3={3d,1u} r12={3d,3u} r13={3d,12u} r14={4d,4u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} 
;;    total ref usage 160{133d,26u,1e} in 17{16 regular + 1 call} insns.
(note 1 0 45 NOTE_INSN_DELETED)

(note 45 1 46 2 ( code (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ code ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 46 45 47 2 ( instr (expr_list:REG_DEP_TRUE (reg:SI 1 r1 [ instr ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 47 46 6 2 ( regs (expr_list:REG_DEP_TRUE (reg:SI 2 r2 [ regs ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr]
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 47 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 5 6 16 2 NOTE_INSN_FUNCTION_BEG)

(note 16 5 17 2 NOTE_INSN_DELETED)

(note 17 16 38 2 NOTE_INSN_DELETED)

(insn/f:TI 38 17 35 2 arch/arm/kernel/traps.c:690 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 14 lr)
                    ] 2))
        ]) 327 {*push_multi} (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                    (set/f (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -4 [0xfffffffffffffffc])))
                    (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                        (reg:SI 14 lr))
                ])
            (nil))))

(insn:TI 35 38 8 2 arch/arm/kernel/traps.c:705 (set (reg:SI 12 ip [139])
        (const_int 196609 [0x30001])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 196609 [0x30001])
        (nil)))

(insn:TI 8 35 48 2 arch/arm/kernel/traps.c:691 (set (reg/v:SI 14 lr [orig:133 addr ] [133])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 2 r2 [orig:136 regs ] [136])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 2 r2 [orig:136 regs ] [136])
        (expr_list:REG_EQUIV (mem/s/f/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -116 [0xffffffffffffff8c])) [0 info._sifields._sigfault._addr+0 S4 A32])
            (nil))))

(note 48 8 39 2 ( addr (expr_list:REG_DEP_TRUE (reg/v:SI 14 lr [orig:133 addr ] [133])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn/f 39 48 40 2 arch/arm/kernel/traps.c:690 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -140 [0xffffffffffffff74]))) 4 {*arm_addsi3} (nil))

(note 40 39 3 2 NOTE_INSN_PROLOGUE_END)

(insn:TI 3 40 20 2 arch/arm/kernel/traps.c:690 (set (reg/v:SI 3 r3 [orig:135 instr ] [135])
        (reg:SI 1 r1 [ instr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ instr ])
        (nil)))

(insn 20 3 49 2 arch/arm/kernel/traps.c:708 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC30") [flags 0x82] <string_cst 0x11273e00>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC30") [flags 0x82] <string_cst 0x11273e00>)
        (nil)))

(note 49 20 21 2 ( code (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 21 49 50 2 arch/arm/kernel/traps.c:708 (set (reg:SI 1 r1)
        (reg/v/f:SI 2 r2 [orig:136 regs ] [136])) 167 {*arm_movsi_insn} (nil))

(note 50 21 22 2 ( instr (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:135 instr ] [135])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 22 50 51 2 arch/arm/kernel/traps.c:708 (set (reg:SI 2 r2)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))

(note 51 22 14 2 ( regs (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 14 51 11 2 arch/arm/kernel/traps.c:705 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 16 [0x10])) [0 info.si_code+0 S4 A64])
        (reg:SI 12 ip [139])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 12 ip [139])
        (expr_list:REG_EQUAL (const_int 196609 [0x30001])
            (nil))))

(insn 11 14 15 2 arch/arm/kernel/traps.c:704 (set (reg:SI 12 ip [138])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 0 [0x0])
        (nil)))

(insn:TI 15 11 34 2 arch/arm/kernel/traps.c:706 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 20 [0x14])) [0 info._sifields._sigfault._addr+0 S4 A32])
        (reg/v:SI 14 lr [orig:133 addr ] [133])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 14 lr [orig:133 addr ] [133])
        (nil)))

(insn 34 15 52 2 arch/arm/kernel/traps.c:703 (set (reg:SI 14 lr [137])
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 4 [0x4])
        (nil)))

(note 52 34 19 2 ( addr (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 19 52 10 2 arch/arm/kernel/traps.c:708 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 12 ip [138])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn:TI 10 19 12 2 arch/arm/kernel/traps.c:703 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 info.si_signo+0 S4 A64])
        (reg:SI 14 lr [137])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 14 lr [137])
        (expr_list:REG_EQUAL (const_int 4 [0x4])
            (nil))))

(insn:TI 12 10 24 2 arch/arm/kernel/traps.c:704 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [0 info.si_errno+0 S4 A32])
        (reg:SI 12 ip [138])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 12 ip [138])
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(call_insn 24 12 53 2 arch/arm/kernel/traps.c:708 (parallel [
            (call (mem:SI (symbol_ref:SI ("arm_notify_die") [flags 0x3] <function_decl 0x512e8d00 arm_notify_die>) [0 S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_EH_REGION (const_int 0 [0x0])
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(note 53 24 41 2 ( instr (nil)) NOTE_INSN_VAR_LOCATION)

(note 41 53 42 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn:TI 42 41 43 2 arch/arm/kernel/traps.c:709 (unspec_volatile [
            (return)
        ] 1) 323 {*epilogue_insns} (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 43 42 33)

(note 33 43 36 NOTE_INSN_DELETED)

(note 36 33 0 NOTE_INSN_DELETED)


;; Function bad_syscall (bad_syscall)[0:1071]


Basic block 2:
IN:
Stack adjustment: 0
Reg 0: n+0
Reg 1: regs+0
Variables:
  name: n
    offset 0
      (reg:SI 0 r0 [ n ])
  name: regs
    offset 0
      (reg:SI 1 r1 [ regs ])

OUT:
Stack adjustment: 144
Reg 0: n+0
Reg 1: regs+0
Reg 3: n+0
Reg 4: regs+0
Variables:
  name: n
    offset 0
      (reg/v:SI 3 r3 [orig:139 n ] [139])
      (reg:SI 0 r0 [ n ])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:140 regs ] [140])
      (reg:SI 1 r1 [ regs ])


Basic block 3:
IN:
Stack adjustment: 144
Reg 0: n+0
Reg 1: regs+0
Reg 3: n+0
Reg 4: regs+0
Variables:
  name: n
    offset 0
      (reg/v:SI 3 r3 [orig:139 n ] [139])
      (reg:SI 0 r0 [ n ])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:140 regs ] [140])
      (reg:SI 1 r1 [ regs ])

OUT:
Stack adjustment: 144
Reg 0: n+0
Reg 1: regs+0
Reg 3: n+0
Reg 4: regs+0
Variables:
  name: n
    offset 0
      (reg/v:SI 3 r3 [orig:139 n ] [139])
      (reg:SI 0 r0 [ n ])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:140 regs ] [140])
      (reg:SI 1 r1 [ regs ])


Basic block 4:
IN:
Stack adjustment: 144
Reg 0: n+0
Reg 1: regs+0
Reg 3: n+0
Reg 4: regs+0
Variables:
  name: n
    offset 0
      (reg/v:SI 3 r3 [orig:139 n ] [139])
      (reg:SI 0 r0 [ n ])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:140 regs ] [140])
      (reg:SI 1 r1 [ regs ])

OUT:
Stack adjustment: 144
Reg 4: regs+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:140 regs ] [140])


Basic block 5:
IN:
Stack adjustment: 144
Reg 0: n+0
Reg 1: regs+0
Reg 3: n+0
Reg 4: regs+0
Variables:
  name: n
    offset 0
      (reg/v:SI 3 r3 [orig:139 n ] [139])
      (reg:SI 0 r0 [ n ])
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:140 regs ] [140])
      (reg:SI 1 r1 [ regs ])

OUT:
Stack adjustment: 144
Reg 4: regs+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:140 regs ] [140])


Basic block 6:
IN:
Stack adjustment: 144
Reg 4: regs+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:140 regs ] [140])

OUT:
Stack adjustment: 144
Reg 4: regs+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 4 r4 [orig:140 regs ] [140])


7 basic blocks, 8 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  kill	

Successors:  2 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]


Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 24 [cc]
;; live  kill	

Successors:  3 [50.0%]  (fallthru) 5 [50.0%] 
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp]


Basic block 3 , prev 2, next 4, loop_depth 0, count 0, freq 5000, maybe hot.
Predecessors:  2 [50.0%]  (fallthru)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 2 [r2] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp]
;; live  gen 	 2 [r2] 24 [cc]
;; live  kill	

Successors:  4 [59.7%]  (fallthru) 5 [40.3%] 
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp]


Basic block 4 , prev 3, next 5, loop_depth 0, count 0, freq 2984, maybe hot.
Predecessors:  3 [59.7%]  (fallthru)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp]
;; live  gen 	
;; live  kill	 14 [lr]

Successors:  6 [100.0%] 
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp]


Basic block 5 , prev 4, next 6, loop_depth 0, count 0, freq 7016, maybe hot.
Predecessors:  2 [50.0%]  3 [40.3%] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 13 [sp]
;; lr  use 	 3 [r3] 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 3 [r3] 4 [r4] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 14 [lr] 24 [cc]
;; live  kill	 14 [lr]

Successors:  6 [100.0%]  (fallthru)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


Basic block 6 , prev 5, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  5 [100.0%]  (fallthru) 4 [100.0%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

Successors:  EXIT [100.0%] 
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]


Basic block 1 , prev 6, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  6 [100.0%] 
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(4){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

Successors: 
;; lr  out 	
;; live  out 	




bad_syscall

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 12[ip] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={5d,5u} r1={4d,3u} r2={9d,8u,1d} r3={5d,2u} r4={2d,6u,2d} r12={7d,6u} r13={3d,18u} r14={6d,5u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={5d,3u} r25={1d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} 
;;    total ref usage 326{266d,56u,4e} in 37{35 regular + 2 call} insns.
(note 1 0 109 NOTE_INSN_DELETED)

(note 109 1 110 2 ( n (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ n ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 110 109 5 2 ( regs (expr_list:REG_DEP_TRUE (reg:SI 1 r1 [ regs ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 24 [cc]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 110 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 4 5 9 2 NOTE_INSN_FUNCTION_BEG)

(note 9 4 12 2 NOTE_INSN_DELETED)

(note 12 9 93 2 NOTE_INSN_DELETED)

(insn/f:TI 93 12 94 2 arch/arm/kernel/traps.c:423 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 4 r4)
            (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                        (set/f (reg/f:SI 13 sp)
                            (plus:SI (reg/f:SI 13 sp)
                                (const_int -8 [0xfffffffffffffff8])))
                        (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                            (reg:SI 4 r4))
                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                    (const_int 4 [0x4])) [0 S4 A32])
                            (reg:SI 14 lr))
                    ])
                (nil)))))

(insn/f:TI 94 93 95 2 arch/arm/kernel/traps.c:423 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -136 [0xffffffffffffff78]))) 4 {*arm_addsi3} (nil))

(note 95 94 91 2 NOTE_INSN_PROLOGUE_END)

(insn:TI 91 95 3 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 3 r3)
        (reg/f:SI 13 sp)) 167 {*arm_movsi_insn} (nil))

(insn 3 91 85 2 arch/arm/kernel/traps.c:423 (set (reg/v/f:SI 4 r4 [orig:140 regs ] [140])
        (reg:SI 1 r1 [ regs ])) 167 {*arm_movsi_insn} (nil))

(insn:TI 85 3 2 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 2 r2 [141])
        (and:SI (reg:SI 3 r3)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 3 r3)
        (nil)))

(insn 2 85 86 2 arch/arm/kernel/traps.c:423 (set (reg/v:SI 3 r3 [orig:139 n ] [139])
        (reg:SI 0 r0 [ n ])) 167 {*arm_movsi_insn} (nil))

(insn:TI 86 2 11 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 2 r2 [141])
        (and:SI (reg:SI 2 r2 [141])
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (nil))

(insn:TI 11 86 13 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/f:SI 12 ip [orig:143 <variable>.task ] [143])
        (mem/s/f/j:SI (plus:SI (reg:SI 2 r2 [141])
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/f/j:SI (plus:SI (reg:SI 2 r2 [141])
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])
        (nil)))

(insn:TI 13 11 14 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 12 ip [144])
        (zero_extend:SI (mem/s/j:QI (plus:SI (reg/f:SI 12 ip [orig:143 <variable>.task ] [143])
                    (const_int 524 [0x20c])) [0 <variable>.personality+0 S1 A32]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn:TI 14 13 15 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 12 ip [144])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 12 ip [144])
        (nil)))

(jump_insn:TI 15 14 111 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 30)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 2 -> ( 3 5)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp]


;; Succ edge  3 [50.0%]  (fallthru)
;; Succ edge  5 [50.0%] 

(note 111 15 112 3 ( n (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:139 n ] [139])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 112 111 16 3 ( regs (expr_list:REG_DEP_TRUE (reg/v/f:SI 4 r4 [orig:140 regs ] [140])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 2 [r2] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp]
;; live  gen 	 2 [r2] 24 [cc]
;; live  kill	

;; Pred edge  2 [50.0%]  (fallthru)
(note 16 112 19 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn:TI 19 16 20 3 arch/arm/kernel/traps.c:428 (set (reg/f:SI 2 r2 [orig:148 <variable>.exec_domain ] [148])
        (mem/s/f/j:SI (plus:SI (reg:SI 2 r2 [141])
                (const_int 16 [0x10])) [0 <variable>.exec_domain+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn:TI 20 19 21 3 arch/arm/kernel/traps.c:428 (set (reg/f:SI 2 r2 [orig:137 D.18616 ] [137])
        (mem/s/f/j:SI (plus:SI (reg/f:SI 2 r2 [orig:148 <variable>.exec_domain ] [148])
                (const_int 4 [0x4])) [0 <variable>.handler+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn:TI 21 20 22 3 arch/arm/kernel/traps.c:427 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 2 r2 [orig:137 D.18616 ] [137])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 22 21 23 3 arch/arm/kernel/traps.c:427 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 30)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4032 [0xfc0])
            (nil))))
;; End of basic block 3 -> ( 4 5)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp]


;; Succ edge  4 [59.7%]  (fallthru)
;; Succ edge  5 [40.3%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp]
;; live  gen 	
;; live  kill	 14 [lr]

;; Pred edge  3 [59.7%]  (fallthru)
(note 23 22 26 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(call_insn:TI 26 23 113 4 arch/arm/kernel/traps.c:429 (parallel [
            (call (mem:SI (reg/f:SI 2 r2 [orig:137 D.18616 ] [137]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 244 {*call_reg_armv5} (expr_list:REG_DEAD (reg/f:SI 2 r2 [orig:137 D.18616 ] [137])
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(note 113 26 107 4 ( n (nil)) NOTE_INSN_VAR_LOCATION)

(jump_insn 107 113 108 4 (set (pc)
        (label_ref 101)) -1 (nil))
;; End of basic block 4 -> ( 6)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp]


;; Succ edge  6 [100.0%] 

(barrier 108 107 114)

(note 114 108 115 5 ( n (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:139 n ] [139])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 115 114 30 5 ( regs (expr_list:REG_DEP_TRUE (reg/v/f:SI 4 r4 [orig:140 regs ] [140])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 2 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 13 [sp]
;; lr  use 	 3 [r3] 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 3 [r3] 4 [r4] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 14 [lr] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  2 [50.0%] 
;; Pred edge  3 [40.3%] 
(code_label 30 115 31 5 112 "" [2 uses])

(note 31 30 39 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(note 39 31 55 5 NOTE_INSN_DELETED)

(note 55 39 38 5 NOTE_INSN_DELETED)

(insn:TI 38 55 59 5 arch/arm/kernel/traps.c:445 (set (reg:SI 2 r2 [orig:153 <variable>.uregs+64 ] [153])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 4 r4 [orig:140 regs ] [140])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 4 r4 [orig:140 regs ] [140])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
        (nil)))

(insn 59 38 51 5 arch/arm/kernel/traps.c:447 (set (reg:SI 1 r1)
        (reg/v/f:SI 4 r4 [orig:140 regs ] [140])) 167 {*arm_movsi_insn} (nil))

(insn:TI 51 59 80 5 arch/arm/kernel/traps.c:444 discrim 3 (set (reg:SI 12 ip [orig:154 <variable>.uregs+60 ] [154])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 4 r4 [orig:140 regs ] [140])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 4 r4 [orig:140 regs ] [140])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])
        (nil)))

(insn:TI 80 51 58 5 arch/arm/kernel/traps.c:444 discrim 2 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 2 r2 [orig:153 <variable>.uregs+64 ] [153])
                (const_int 1 [0x1])
                (const_int 5 [0x5]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg:SI 2 r2 [orig:153 <variable>.uregs+64 ] [153])
        (nil)))

(insn 58 80 81 5 arch/arm/kernel/traps.c:447 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC31") [flags 0x82] <string_cst 0x11300840>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC31") [flags 0x82] <string_cst 0x11300840>)
        (nil)))

(insn:TI 81 58 60 5 arch/arm/kernel/traps.c:444 discrim 2 (set (reg:SI 14 lr [orig:135 iftmp.302 ] [135])
        (if_then_else:SI (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (const_int -2 [0xfffffffffffffffe])
            (const_int -4 [0xfffffffffffffffc]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (nil)))

(insn 60 81 52 5 arch/arm/kernel/traps.c:447 (set (reg:SI 2 r2)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))

(insn:TI 52 60 89 5 arch/arm/kernel/traps.c:444 discrim 3 (set (reg:SI 14 lr [155])
        (plus:SI (reg:SI 14 lr [orig:135 iftmp.302 ] [135])
            (reg:SI 12 ip [orig:154 <variable>.uregs+60 ] [154]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 12 ip [orig:154 <variable>.uregs+60 ] [154])
        (expr_list:REG_EQUIV (mem/s/f/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -116 [0xffffffffffffff8c])) [0 info._sifields._sigfault._addr+0 S4 A32])
            (nil))))

(insn 89 52 53 5 arch/arm/kernel/traps.c:443 (set (reg:SI 12 ip [151])
        (const_int 196612 [0x30004])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 196612 [0x30004])
        (nil)))

(insn:TI 53 89 88 5 arch/arm/kernel/traps.c:444 discrim 3 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 20 [0x14])) [0 info._sifields._sigfault._addr+0 S4 A32])
        (reg:SI 14 lr [155])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 14 lr [155])
        (nil)))

(insn 88 53 33 5 arch/arm/kernel/traps.c:441 (set (reg:SI 14 lr [149])
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 4 [0x4])
        (nil)))

(insn:TI 33 88 37 5 arch/arm/kernel/traps.c:441 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 info.si_signo+0 S4 A64])
        (reg:SI 14 lr [149])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 14 lr [149])
        (expr_list:REG_EQUAL (const_int 4 [0x4])
            (nil))))

(insn:TI 37 33 34 5 arch/arm/kernel/traps.c:443 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 16 [0x10])) [0 info.si_code+0 S4 A64])
        (reg:SI 12 ip [151])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 12 ip [151])
        (expr_list:REG_EQUAL (const_int 196612 [0x30004])
            (nil))))

(insn 34 37 57 5 arch/arm/kernel/traps.c:442 (set (reg:SI 12 ip [150])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 0 [0x0])
        (nil)))

(insn:TI 57 34 35 5 arch/arm/kernel/traps.c:447 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 12 ip [150])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn:TI 35 57 62 5 arch/arm/kernel/traps.c:442 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [0 info.si_errno+0 S4 A32])
        (reg:SI 12 ip [150])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 12 ip [150])
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(call_insn 62 35 116 5 arch/arm/kernel/traps.c:447 (parallel [
            (call (mem:SI (symbol_ref:SI ("arm_notify_die") [flags 0x3] <function_decl 0x512e8d00 arm_notify_die>) [0 S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_EH_REGION (const_int 0 [0x0])
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(note 116 62 101 5 ( n (nil)) NOTE_INSN_VAR_LOCATION)
;; End of basic block 5 -> ( 6)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 5 4) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  5 [100.0%]  (fallthru)
;; Pred edge  4 [100.0%] 
(code_label 101 116 99 6 117 "" [1 uses])

(note 99 101 63 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn:TI 63 99 76 6 arch/arm/kernel/traps.c:449 (set (reg:SI 0 r0 [orig:136 D.18619 ] [136])
        (mem/s/j:SI (reg/v/f:SI 4 r4 [orig:140 regs ] [140]) [0 <variable>.uregs+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 76 63 96 6 arch/arm/kernel/traps.c:450 (use (reg/i:SI 0 r0)) -1 (nil))

(note 96 76 97 6 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 97 96 98 6 arch/arm/kernel/traps.c:450 (unspec_volatile [
            (return)
        ] 1) 323 {*epilogue_insns} (nil))
;; End of basic block 6 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 98 97 87)

(note 87 98 90 NOTE_INSN_DELETED)

(note 90 87 0 NOTE_INSN_DELETED)


;; Function arm_syscall (arm_syscall)[0:1073]


Basic block 2:
IN:
Stack adjustment: 0
Reg 0: no+0
Reg 1: regs+0
Variables:
  name: no
    offset 0
      (reg:SI 0 r0 [ no ])
  name: regs
    offset 0
      (reg:SI 1 r1 [ regs ])

OUT:
Stack adjustment: 160
Reg 0: no+0
Reg 1: regs+0
Reg 3: no+0
Reg 5: regs+0
Reg 13: sp+0
Variables:
  name: sp
    offset 0
      (reg/v:SI 13 sp [ sp ])
  name: no
    offset 0
      (reg/v:SI 3 r3 [orig:149 no ] [149])
      (reg:SI 0 r0 [ no ])
  name: regs
    offset 0
      (reg/v/f:SI 5 r5 [orig:150 regs ] [150])
      (reg:SI 1 r1 [ regs ])


Basic block 3:
IN:
Stack adjustment: 160
Reg 0: no+0
Reg 1: regs+0
Reg 3: no+0
Reg 5: regs+0
Reg 13: sp+0
Variables:
  name: sp
    offset 0
      (reg/v:SI 13 sp [ sp ])
  name: no
    offset 0
      (reg/v:SI 3 r3 [orig:149 no ] [149])
      (reg:SI 0 r0 [ no ])
  name: regs
    offset 0
      (reg/v/f:SI 5 r5 [orig:150 regs ] [150])
      (reg:SI 1 r1 [ regs ])

OUT:
Stack adjustment: 160
Reg 5: regs+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 5 r5 [orig:150 regs ] [150])


Basic block 4:
IN:
Stack adjustment: 160
Reg 0: no+0
Reg 1: regs+0
Reg 3: no+0
Reg 5: regs+0
Reg 13: sp+0
Variables:
  name: sp
    offset 0
      (reg/v:SI 13 sp [ sp ])
  name: no
    offset 0
      (reg/v:SI 3 r3 [orig:149 no ] [149])
      (reg:SI 0 r0 [ no ])
  name: regs
    offset 0
      (reg/v/f:SI 5 r5 [orig:150 regs ] [150])
      (reg:SI 1 r1 [ regs ])

OUT:
Stack adjustment: 160
Reg 0: no+0
Reg 3: no+0
Reg 5: regs+0
Reg 13: sp+0
Variables:
  name: sp
    offset 0
      (reg/v:SI 13 sp [ sp ])
  name: no
    offset 0
      (reg:HI 0 r0 [orig:149 no ] [149])
      (reg/v:SI 3 r3 [orig:149 no ] [149])
  name: regs
    offset 0
      (reg/v/f:SI 5 r5 [orig:150 regs ] [150])


Basic block 5:
IN:
Stack adjustment: 160
Reg 0: no+0
Reg 3: no+0
Reg 5: regs+0
Reg 13: sp+0
Variables:
  name: sp
    offset 0
      (reg/v:SI 13 sp [ sp ])
  name: no
    offset 0
      (reg:HI 0 r0 [orig:149 no ] [149])
      (reg/v:SI 3 r3 [orig:149 no ] [149])
  name: regs
    offset 0
      (reg/v/f:SI 5 r5 [orig:150 regs ] [150])

OUT:
Stack adjustment: 160
Reg 5: regs+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 5 r5 [orig:150 regs ] [150])


Basic block 6:
IN:
Stack adjustment: 160
Reg 0: no+0
Reg 3: no+0
Reg 5: regs+0
Reg 13: sp+0
Variables:
  name: sp
    offset 0
      (reg/v:SI 13 sp [ sp ])
  name: no
    offset 0
      (reg:HI 0 r0 [orig:149 no ] [149])
      (reg/v:SI 3 r3 [orig:149 no ] [149])
  name: regs
    offset 0
      (reg/v/f:SI 5 r5 [orig:150 regs ] [150])

OUT:
Stack adjustment: 160
Reg 5: regs+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 5 r5 [orig:150 regs ] [150])


Basic block 7:
IN:
Stack adjustment: 160
Reg 0: no+0
Reg 3: no+0
Reg 5: regs+0
Reg 13: sp+0
Variables:
  name: sp
    offset 0
      (reg/v:SI 13 sp [ sp ])
  name: no
    offset 0
      (reg:HI 0 r0 [orig:149 no ] [149])
      (reg/v:SI 3 r3 [orig:149 no ] [149])
  name: regs
    offset 0
      (reg/v/f:SI 5 r5 [orig:150 regs ] [150])

OUT:
Stack adjustment: 160
Reg 0: no+0
Reg 5: end+0
Reg 6: start+0
Reg 8: mm+0
Variables:
  name: start
    offset 0
      (reg/v:SI 6 r6 [orig:139 start ] [139])
  name: end
    offset 0
      (reg/v:SI 5 r5 [orig:140 end ] [140])
  name: mm
    offset 0
      (reg/v/f:SI 8 r8 [orig:136 mm ] [136])
  name: no
    offset 0
      (reg:HI 0 r0 [orig:149 no ] [149])


Basic block 8:
IN:
Stack adjustment: 160
Reg 0: no+0
Reg 5: end+0
Reg 6: start+0
Reg 8: mm+0
Variables:
  name: start
    offset 0
      (reg/v:SI 6 r6 [orig:139 start ] [139])
  name: end
    offset 0
      (reg/v:SI 5 r5 [orig:140 end ] [140])
  name: mm
    offset 0
      (reg/v/f:SI 8 r8 [orig:136 mm ] [136])
  name: no
    offset 0
      (reg:HI 0 r0 [orig:149 no ] [149])

OUT:
Stack adjustment: 160
Reg 0: vma+0
Reg 5: end+0
Reg 6: start+0
Reg 8: mm+0
Variables:
  name: start
    offset 0
      (reg/v:SI 6 r6 [orig:139 start ] [139])
  name: end
    offset 0
      (reg/v:SI 5 r5 [orig:140 end ] [140])
  name: mm
    offset 0
      (reg/v/f:SI 8 r8 [orig:136 mm ] [136])
  name: vma
    offset 0
      (reg/v/f:SI 0 r0 [orig:137 vma ] [137])


Basic block 9:
IN:
Stack adjustment: 160
Reg 0: vma+0
Reg 5: end+0
Reg 6: start+0
Reg 8: mm+0
Variables:
  name: start
    offset 0
      (reg/v:SI 6 r6 [orig:139 start ] [139])
  name: end
    offset 0
      (reg/v:SI 5 r5 [orig:140 end ] [140])
  name: mm
    offset 0
      (reg/v/f:SI 8 r8 [orig:136 mm ] [136])
  name: vma
    offset 0
      (reg/v/f:SI 0 r0 [orig:137 vma ] [137])

OUT:
Stack adjustment: 160
Reg 0: vma+0
Reg 5: end+0
Reg 6: start+0
Variables:
  name: start
    offset 0
      (reg/v:SI 6 r6 [orig:139 start ] [139])
  name: end
    offset 0
      (reg/v:SI 5 r5 [orig:140 end ] [140])
  name: vma
    offset 0
      (reg/v/f:SI 0 r0 [orig:137 vma ] [137])


Basic block 10:
IN:
Stack adjustment: 160
Reg 0: vma+0
Reg 5: end+0
Reg 6: start+0
Variables:
  name: start
    offset 0
      (reg/v:SI 6 r6 [orig:139 start ] [139])
  name: end
    offset 0
      (reg/v:SI 5 r5 [orig:140 end ] [140])
  name: vma
    offset 0
      (reg/v/f:SI 0 r0 [orig:137 vma ] [137])

OUT:
Stack adjustment: 160


Basic block 11:
IN:
Stack adjustment: 160
Reg 0: vma+0
Reg 5: end+0
Reg 6: start+0
Reg 8: mm+0
Variables:
  name: start
    offset 0
      (reg/v:SI 6 r6 [orig:139 start ] [139])
  name: end
    offset 0
      (reg/v:SI 5 r5 [orig:140 end ] [140])
  name: mm
    offset 0
      (reg/v/f:SI 8 r8 [orig:136 mm ] [136])
  name: vma
    offset 0
      (reg/v/f:SI 0 r0 [orig:137 vma ] [137])

OUT:
Stack adjustment: 160
Reg 5: end+0
Reg 6: start+0
Reg 8: mm+0
Variables:
  name: start
    offset 0
      (reg/v:SI 6 r6 [orig:139 start ] [139])
  name: end
    offset 0
      (reg/v:SI 5 r5 [orig:140 end ] [140])
  name: mm
    offset 0
      (reg/v/f:SI 8 r8 [orig:136 mm ] [136])


Basic block 12:
IN:
Stack adjustment: 160
Reg 0: no+0
Reg 5: regs+0 end+0
Reg 6: start+0
Reg 8: mm+0
Reg 13: sp+0
Variables:
  name: sp
    offset 0
      (reg/v:SI 13 sp [ sp ])
  name: start
    offset 0
      (reg/v:SI 6 r6 [orig:139 start ] [139])
  name: end
    offset 0
      (reg/v:SI 5 r5 [orig:140 end ] [140])
  name: mm
    offset 0
      (reg/v/f:SI 8 r8 [orig:136 mm ] [136])
  name: no
    offset 0
      (reg:HI 0 r0 [orig:149 no ] [149])
  name: regs
    offset 0
      (reg/v/f:SI 5 r5 [orig:150 regs ] [150])

OUT:
Stack adjustment: 160
Reg 5: end+0 regs+0
Reg 6: start+0
Reg 8: mm+0
Reg 13: sp+0
Variables:
  name: start
    offset 0
      (reg/v:SI 6 r6 [orig:139 start ] [139])
  name: end
    offset 0
      (reg/v:SI 5 r5 [orig:140 end ] [140])
  name: sp
    offset 0
      (reg/v:SI 13 sp [ sp ])
  name: mm
    offset 0
      (reg/v/f:SI 8 r8 [orig:136 mm ] [136])
  name: regs
    offset 0
      (reg/v/f:SI 5 r5 [orig:150 regs ] [150])


Basic block 13:
IN:
Stack adjustment: 160
Reg 0: no+0
Reg 3: no+0
Reg 5: regs+0
Reg 13: sp+0
Variables:
  name: sp
    offset 0
      (reg/v:SI 13 sp [ sp ])
  name: no
    offset 0
      (reg:HI 0 r0 [orig:149 no ] [149])
      (reg/v:SI 3 r3 [orig:149 no ] [149])
  name: regs
    offset 0
      (reg/v/f:SI 5 r5 [orig:150 regs ] [150])

OUT:
Stack adjustment: 160
Reg 5: regs+0
Reg 13: sp+0
Variables:
  name: sp
    offset 0
      (reg/v:SI 13 sp [ sp ])
  name: regs
    offset 0
      (reg/v/f:SI 5 r5 [orig:150 regs ] [150])


Basic block 14:
IN:
Stack adjustment: 160
Reg 5: regs+0
Reg 13: sp+0
Variables:
  name: sp
    offset 0
      (reg/v:SI 13 sp [ sp ])
  name: regs
    offset 0
      (reg/v/f:SI 5 r5 [orig:150 regs ] [150])

OUT:
Stack adjustment: 160
Reg 5: regs+0
Reg 13: sp+0
Variables:
  name: sp
    offset 0
      (reg/v:SI 13 sp [ sp ])
  name: regs
    offset 0
      (reg/v/f:SI 5 r5 [orig:150 regs ] [150])


Basic block 15:
IN:
Stack adjustment: 160
Reg 0: no+0
Reg 3: no+0
Reg 5: regs+0
Reg 13: sp+0
Variables:
  name: sp
    offset 0
      (reg/v:SI 13 sp [ sp ])
  name: no
    offset 0
      (reg:HI 0 r0 [orig:149 no ] [149])
      (reg/v:SI 3 r3 [orig:149 no ] [149])
  name: regs
    offset 0
      (reg/v/f:SI 5 r5 [orig:150 regs ] [150])

OUT:
Stack adjustment: 160
Reg 0: no+0
Reg 3: no+0
Reg 5: regs+0
Reg 13: sp+0
Variables:
  name: sp
    offset 0
      (reg/v:SI 13 sp [ sp ])
  name: no
    offset 0
      (reg:HI 0 r0 [orig:149 no ] [149])
      (reg/v:SI 3 r3 [orig:149 no ] [149])
  name: regs
    offset 0
      (reg/v/f:SI 5 r5 [orig:150 regs ] [150])


Basic block 16:
IN:
Stack adjustment: 160
Reg 0: no+0
Reg 3: no+0
Reg 5: regs+0
Reg 13: sp+0
Variables:
  name: sp
    offset 0
      (reg/v:SI 13 sp [ sp ])
  name: no
    offset 0
      (reg:HI 0 r0 [orig:149 no ] [149])
      (reg/v:SI 3 r3 [orig:149 no ] [149])
  name: regs
    offset 0
      (reg/v/f:SI 5 r5 [orig:150 regs ] [150])

OUT:
Stack adjustment: 160
Reg 5: regs+0
Reg 13: sp+0
Variables:
  name: sp
    offset 0
      (reg/v:SI 13 sp [ sp ])
  name: regs
    offset 0
      (reg/v/f:SI 5 r5 [orig:150 regs ] [150])


Basic block 17:
IN:
Stack adjustment: 160
Reg 5: regs+0
Reg 13: sp+0
Variables:
  name: sp
    offset 0
      (reg/v:SI 13 sp [ sp ])
  name: regs
    offset 0
      (reg/v/f:SI 5 r5 [orig:150 regs ] [150])

OUT:
Stack adjustment: 160
Reg 5: regs+0
Reg 13: sp+0
Variables:
  name: sp
    offset 0
      (reg/v:SI 13 sp [ sp ])
  name: regs
    offset 0
      (reg/v/f:SI 5 r5 [orig:150 regs ] [150])


Basic block 18:
IN:
Stack adjustment: 160
Reg 0: no+0
Reg 3: no+0
Reg 5: regs+0
Reg 13: sp+0
Variables:
  name: sp
    offset 0
      (reg/v:SI 13 sp [ sp ])
  name: no
    offset 0
      (reg:HI 0 r0 [orig:149 no ] [149])
      (reg/v:SI 3 r3 [orig:149 no ] [149])
  name: regs
    offset 0
      (reg/v/f:SI 5 r5 [orig:150 regs ] [150])

OUT:
Stack adjustment: 160
Reg 0: no+0
Reg 5: regs+0
Reg 13: sp+0
Variables:
  name: sp
    offset 0
      (reg/v:SI 13 sp [ sp ])
  name: no
    offset 0
      (reg:HI 0 r0 [orig:149 no ] [149])
  name: regs
    offset 0
      (reg/v/f:SI 5 r5 [orig:150 regs ] [150])


Basic block 19:
IN:
Stack adjustment: 160
Reg 0: no+0
Reg 3: no+0
Reg 5: regs+0
Reg 13: sp+0
Variables:
  name: sp
    offset 0
      (reg/v:SI 13 sp [ sp ])
  name: no
    offset 0
      (reg:HI 0 r0 [orig:149 no ] [149])
      (reg/v:SI 3 r3 [orig:149 no ] [149])
  name: regs
    offset 0
      (reg/v/f:SI 5 r5 [orig:150 regs ] [150])

OUT:
Stack adjustment: 160
Reg 3: no+0
Reg 5: regs+0
Reg 13: sp+0
Variables:
  name: sp
    offset 0
      (reg/v:SI 13 sp [ sp ])
  name: no
    offset 0
      (reg/v:SI 3 r3 [orig:149 no ] [149])
  name: regs
    offset 0
      (reg/v/f:SI 5 r5 [orig:150 regs ] [150])


Basic block 20:
IN:
Stack adjustment: 160
Reg 0: no+0
Reg 3: no+0
Reg 5: regs+0
Reg 13: sp+0
Variables:
  name: sp
    offset 0
      (reg/v:SI 13 sp [ sp ])
  name: no
    offset 0
      (reg/v:SI 3 r3 [orig:149 no ] [149])
      (reg:HI 0 r0 [orig:149 no ] [149])
  name: regs
    offset 0
      (reg/v/f:SI 5 r5 [orig:150 regs ] [150])

OUT:
Stack adjustment: 160
Reg 3: no+0
Reg 5: regs+0
Variables:
  name: no
    offset 0
      (reg/v:SI 3 r3 [orig:149 no ] [149])
  name: regs
    offset 0
      (reg/v/f:SI 5 r5 [orig:150 regs ] [150])


Basic block 21:
IN:
Stack adjustment: 160
Reg 3: no+0
Reg 5: regs+0
Variables:
  name: no
    offset 0
      (reg/v:SI 3 r3 [orig:149 no ] [149])
  name: regs
    offset 0
      (reg/v/f:SI 5 r5 [orig:150 regs ] [150])

OUT:
Stack adjustment: 160
Reg 5: regs+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 5 r5 [orig:150 regs ] [150])


Basic block 22:
IN:
Stack adjustment: 160
Reg 5: regs+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 5 r5 [orig:150 regs ] [150])

OUT:
Stack adjustment: 160
Reg 5: regs+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 5 r5 [orig:150 regs ] [150])


Basic block 23:
IN:
Stack adjustment: 160
Reg 3: no+0
Reg 5: end+0 regs+0
Reg 6: start+0
Reg 8: mm+0
Reg 13: sp+0
Variables:
  name: start
    offset 0
      (reg/v:SI 6 r6 [orig:139 start ] [139])
  name: end
    offset 0
      (reg/v:SI 5 r5 [orig:140 end ] [140])
  name: sp
    offset 0
      (reg/v:SI 13 sp [ sp ])
  name: mm
    offset 0
      (reg/v/f:SI 8 r8 [orig:136 mm ] [136])
  name: regs
    offset 0
      (reg/v/f:SI 5 r5 [orig:150 regs ] [150])
  name: no
    offset 0
      (reg/v:SI 3 r3 [orig:149 no ] [149])

OUT:
Stack adjustment: 160
Reg 3: no+0
Reg 5: regs+0 end+0
Reg 6: start+0
Reg 8: mm+0
Reg 13: sp+0
Variables:
  name: no
    offset 0
      (reg/v:SI 3 r3 [orig:149 no ] [149])
  name: start
    offset 0
      (reg/v:SI 6 r6 [orig:139 start ] [139])
  name: end
    offset 0
      (reg/v:SI 5 r5 [orig:140 end ] [140])
  name: sp
    offset 0
      (reg/v:SI 13 sp [ sp ])
  name: mm
    offset 0
      (reg/v/f:SI 8 r8 [orig:136 mm ] [136])
  name: regs
    offset 0
      (reg/v/f:SI 5 r5 [orig:150 regs ] [150])


24 basic blocks, 36 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 9998, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(8){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  kill	

Successors:  2 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 9998, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  def 	 2 [r2] 3 [r3] 5 [r5] 12 [ip] 13 [sp] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3] 5 [r5] 12 [ip] 13 [sp] 24 [cc]
;; live  kill	

Successors:  3 [40.2%]  (fallthru) 4 [59.8%] 
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


Basic block 3 , prev 2, next 4, loop_depth 0, count 0, freq 4016, maybe hot.
Predecessors:  2 [40.2%]  (fallthru)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 0 [r0] 1 [r1] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

Successors:  23 [100.0%] 
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


Basic block 4 , prev 3, next 5, loop_depth 0, count 0, freq 5982, maybe hot.
Predecessors:  2 [59.8%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 1 [r1] 24 [cc]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1]
;; live  kill	 24 [cc]

Successors:  19 [14.3%]  5 [14.3%]  6 [14.3%]  7 [14.3%]  13 [14.3%]  15 [14.3%]  18 [14.3%] 
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


Basic block 5 , prev 4, next 6, loop_depth 0, count 0, freq 855, maybe hot.
Predecessors:  4 [14.3%] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip]
;; live  kill	

Successors:  21 [100.0%] 
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


Basic block 6 , prev 5, next 7, loop_depth 0, count 0, freq 855, maybe hot.
Predecessors:  4 [14.3%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc]
;; live  kill	 14 [lr]

Successors:  23 [100.0%] 
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


Basic block 7 , prev 6, next 8, loop_depth 0, count 0, freq 855, maybe hot.
Predecessors:  4 [14.3%] 
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 7 [r7] 13 [sp] 14 [lr]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 24 [cc]
;; live  in  	 5 [r5] 7 [r7] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 24 [cc]
;; live  kill	

Successors:  12 [61.0%]  8 [39.0%]  (fallthru)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


Basic block 8 , prev 7, next 9, loop_depth 0, count 0, freq 333, maybe hot.
Predecessors:  7 [39.0%]  (fallthru)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 13 [sp]
;; lr  use 	 6 [r6] 8 [r8] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 7 [r7] 24 [cc]
;; live  kill	 14 [lr]

Successors:  9 [95.6%]  (fallthru) 11 [4.4%] 
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


Basic block 9 , prev 8, next 10, loop_depth 0, count 0, freq 319, maybe hot.
Predecessors:  8 [95.6%]  (fallthru)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; lr  use 	 0 [r0] 5 [r5] 13 [sp]
;; lr  def 	 8 [r8] 24 [cc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	 8 [r8] 24 [cc]
;; live  kill	

Successors:  10 [61.0%]  (fallthru) 11 [39.0%] 
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


Basic block 10 , prev 9, next 11, loop_depth 0, count 0, freq 194, maybe hot.
Predecessors:  9 [61.0%]  (fallthru)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 3 [r3] 5 [r5] 6 [r6]
;; live  kill	 14 [lr] 24 [cc]

Successors:  22 [100.0%] 
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


Basic block 11 , prev 10, next 12, loop_depth 0, count 0, freq 139, maybe hot.
Predecessors:  8 [4.4%]  9 [39.0%] 
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 7 [r7] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

Successors:  12 [100.0%]  (fallthru)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


Basic block 12 , prev 11, next 13, loop_depth 0, count 0, freq 1516, maybe hot.
Predecessors:  11 [100.0%]  (fallthru) 7 [61.0%]  18 [100.0%] 
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

Successors:  23 [100.0%] 
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


Basic block 13 , prev 12, next 14, loop_depth 0, count 0, freq 855, maybe hot.
Predecessors:  4 [14.3%] 
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 3 [r3] 5 [r5] 13 [sp]
;; lr  def 	 2 [r2] 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 2 [r2] 3 [r3] 24 [cc]
;; live  kill	

Successors:  14 [39.0%]  (fallthru) 20 [61.0%] 
;; lr  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


Basic block 14 , prev 13, next 15, loop_depth 0, count 0, freq 333, maybe hot.
Predecessors:  13 [39.0%]  (fallthru)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(13){ }}

Successors:  17 [100.0%] 


Basic block 15 , prev 14, next 16, loop_depth 0, count 0, freq 855, maybe hot.
Predecessors:  4 [14.3%] 
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 2 [r2] 24 [cc]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 24 [cc]
;; live  kill	

Successors:  20 [61.0%]  16 [39.0%]  (fallthru)
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


Basic block 16 , prev 15, next 17, loop_depth 0, count 0, freq 333, maybe hot.
Predecessors:  15 [39.0%]  (fallthru)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 3 [r3]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 3 [r3]
;; live  kill	

Successors:  17 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


Basic block 17 , prev 16, next 18, loop_depth 0, count 0, freq 666, maybe hot.
Predecessors:  16 [100.0%]  (fallthru) 14 [100.0%] 
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 5 [r5] 13 [sp]
;; lr  def 	
;; live  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

Successors:  23 [100.0%] 
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


Basic block 18 , prev 17, next 19, loop_depth 0, count 0, freq 855, maybe hot.
Predecessors:  4 [14.3%] 
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 5 [r5] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
;; live  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	

Successors:  12 [100.0%] 
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


Basic block 19 , prev 18, next 20, loop_depth 0, count 0, freq 855, maybe hot.
Predecessors:  4 [14.3%] 
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	

Successors:  20 [61.0%]  (fallthru) 23 [39.0%] 
;; lr  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


Basic block 20 , prev 19, next 21, loop_depth 0, count 0, freq 1564, maybe hot.
Predecessors:  13 [61.0%]  15 [61.0%]  19 [61.0%]  (fallthru)
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 12 [ip] 14 [lr] 24 [cc]
;; live  in  	 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 12 [ip] 14 [lr] 24 [cc]
;; live  kill	

Successors:  21 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


Basic block 21 , prev 20, next 22, loop_depth 0, count 0, freq 2419, maybe hot.
Predecessors:  20 [100.0%]  (fallthru) 5 [100.0%] 
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	
;; live  kill	 14 [lr]

Successors:  22 [100.0%]  (fallthru)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


Basic block 22 , prev 21, next 23, loop_depth 0, count 0, freq 2613, maybe hot.
Predecessors:  21 [100.0%]  (fallthru) 10 [100.0%] 
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	

Successors:  23 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


Basic block 23 , prev 22, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  19 [39.0%]  22 [100.0%]  (fallthru) 6 [100.0%]  12 [100.0%]  3 [100.0%]  17 [100.0%] 
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

Successors:  EXIT [100.0%] 
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


Basic block 1 , prev 23, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  23 [100.0%] 
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(4){ }u-1(5){ }u-1(6){ }u-1(7){ }u-1(8){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

Successors: 
;; lr  out 	
;; live  out 	




arm_syscall

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 5[r5] 6[r6] 7[r7] 8[r8] 12[ip] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={27d,22u} r1={17d,11u} r2={22d,12u} r3={24d,16u} r4={5d,9u} r5={5d,25u,9d} r6={3d,6u} r7={2d,5u} r8={3d,6u} r12={14d,6u} r13={3d,48u} r14={11d,4u} r15={8d} r16={8d} r17={8d} r18={8d} r19={8d} r20={8d} r21={8d} r22={8d} r23={8d} r24={20d,14u} r25={1d} r27={8d} r28={8d} r29={8d} r30={8d} r31={8d} r32={8d} r33={8d} r34={8d} r35={8d} r36={8d} r37={8d} r38={8d} r39={8d} r40={8d} r41={8d} r42={8d} r43={8d} r44={8d} r45={8d} r46={8d} r47={8d} r48={8d} r49={8d} r50={8d} r51={8d} r52={8d} r53={8d} r54={8d} r55={8d} r56={8d} r57={8d} r58={8d} r59={8d} r60={8d} r61={8d} r62={8d} r63={8d} r64={8d} r65={8d} r66={8d} r67={8d} r68={8d} r69={8d} r70={8d} r71={8d} r72={8d} r73={8d} r74={8d} r75={8d} r76={8d} r77={8d} r78={8d} r79={8d} r80={8d} r81={8d} r82={8d} r83={8d} r84={8d} r85={8d} r86={8d} r87={8d} r88={8d} r89={8d} r90={8d} r91={8d} r92={8d} r93={8d} r94={8d} r95={8d} r96={8d} r97={8d} r98={8d} r99={8d} r100={8d} r101={8d} r102={8d} r103={8d} r104={8d} r105={8d} r106={8d} r107={8d} r108={8d} r109={8d} r110={8d} r111={8d} r112={8d} r113={8d} r114={8d} r115={8d} r116={8d} r117={8d} r118={8d} r119={8d} r120={8d} r121={8d} r122={8d} r123={8d} r124={8d} r125={8d} r126={8d} r127={8d} 
;;    total ref usage 1230{1036d,184u,10e} in 124{116 regular + 8 call} insns.
(note 1 0 357 NOTE_INSN_DELETED)

(note 357 1 358 2 ( no (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ no ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 358 357 5 2 ( regs (expr_list:REG_DEP_TRUE (reg:SI 1 r1 [ regs ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  def 	 2 [r2] 3 [r3] 5 [r5] 12 [ip] 13 [sp] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3] 5 [r5] 12 [ip] 13 [sp] 24 [cc]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 358 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 4 5 8 2 NOTE_INSN_FUNCTION_BEG)

(insn:TI 8 4 2 2 arch/arm/kernel/traps.c:486 (set (reg:SI 12 ip [151])
        (ashiftrt:SI (reg:SI 0 r0 [orig:149 no ] [149])
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (nil))

(insn 2 8 9 2 arch/arm/kernel/traps.c:482 (set (reg/v:SI 3 r3 [orig:149 no ] [149])
        (reg:SI 0 r0 [ no ])) 167 {*arm_movsi_insn} (nil))

(insn:TI 9 2 286 2 arch/arm/kernel/traps.c:486 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 12 ip [151])
            (const_int 15 [0xf]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 12 ip [151])
        (nil)))

(insn/f:TI 286 9 287 2 arch/arm/kernel/traps.c:482 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 5 r5))
            (use (reg:SI 6 r6))
            (use (reg:SI 7 r7))
            (use (reg:SI 8 r8))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_DEAD (reg:SI 5 r5)
        (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                    (set/f (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -24 [0xffffffffffffffe8])))
                    (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                        (reg:SI 4 r4))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 4 [0x4])) [0 S4 A32])
                        (reg:SI 5 r5))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 8 [0x8])) [0 S4 A32])
                        (reg:SI 6 r6))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 12 [0xc])) [0 S4 A32])
                        (reg:SI 7 r7))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 16 [0x10])) [0 S4 A32])
                        (reg:SI 8 r8))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 20 [0x14])) [0 S4 A32])
                        (reg:SI 14 lr))
                ])
            (nil))))

(insn/f:TI 287 286 288 2 arch/arm/kernel/traps.c:482 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -136 [0xffffffffffffff78]))) 4 {*arm_addsi3} (nil))

(note 288 287 3 2 NOTE_INSN_PROLOGUE_END)

(insn:TI 3 288 7 2 arch/arm/kernel/traps.c:482 (set (reg/v/f:SI 5 r5 [orig:150 regs ] [150])
        (reg:SI 1 r1 [ regs ])) 167 {*arm_movsi_insn} (nil))

(insn 7 3 359 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 2 r2 [orig:142 sp.88 ] [142])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(note 359 7 10 2 ( sp (expr_list:REG_DEP_TRUE (reg/v:SI 13 sp [ sp ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 10 359 360 2 arch/arm/kernel/traps.c:486 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 18)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5983 [0x175f])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  3 [40.2%]  (fallthru)
;; Succ edge  4 [59.8%] 

(note 360 10 361 3 ( no (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:149 no ] [149])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 361 360 11 3 ( regs (expr_list:REG_DEP_TRUE (reg/v/f:SI 5 r5 [orig:150 regs ] [150])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 0 [r0] 1 [r1] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  2 [40.2%]  (fallthru)
(note 11 361 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(call_insn:TI 14 11 363 3 arch/arm/kernel/traps.c:487 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("bad_syscall") [flags 0x3] <function_decl 0x111e7800 bad_syscall>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(note 363 14 362 3 ( no (nil)) NOTE_INSN_VAR_LOCATION)

(note 362 363 340 3 ( sp (nil)) NOTE_INSN_VAR_LOCATION)

(jump_insn 340 362 341 3 arch/arm/kernel/traps.c:487 (set (pc)
        (label_ref 224)) -1 (nil))
;; End of basic block 3 -> ( 23)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  23 [100.0%] 

(barrier 341 340 364)

(note 364 341 365 4 ( sp (expr_list:REG_DEP_TRUE (reg/v:SI 13 sp [ sp ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 365 364 366 4 ( no (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:149 no ] [149])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 366 365 18 4 ( regs (expr_list:REG_DEP_TRUE (reg/v/f:SI 5 r5 [orig:150 regs ] [150])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 1 [r1] 24 [cc]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1]
;; live  kill	 24 [cc]

;; Pred edge  2 [59.8%] 
(code_label 18 366 19 4 121 "" [1 uses])

(note 19 18 20 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note 20 19 21 4 NOTE_INSN_DELETED)

(insn:TI 21 20 22 4 arch/arm/kernel/traps.c:489 (set (reg:SI 1 r1 [orig:146 D.18679 ] [146])
        (zero_extend:SI (reg:HI 0 r0 [orig:149 no ] [149]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(jump_insn:TI 22 21 23 4 arch/arm/kernel/traps.c:489 (parallel [
            (set (pc)
                (if_then_else (leu (reg:SI 1 r1 [orig:146 D.18679 ] [146])
                        (const_int 5 [0x5]))
                    (mem:SI (plus:SI (mult:SI (reg:SI 1 r1 [orig:146 D.18679 ] [146])
                                (const_int 4 [0x4]))
                            (label_ref 23)) [0 S4 A32])
                    (label_ref 181)))
            (clobber (reg:CC 24 cc))
            (use (label_ref 23))
        ]) 265 {arm_casesi_internal} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (insn_list:REG_LABEL_TARGET 181 (nil))))
;; End of basic block 4 -> ( 19 5 6 7 13 15 18)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  19 [14.3%] 
;; Succ edge  5 [14.3%] 
;; Succ edge  6 [14.3%] 
;; Succ edge  7 [14.3%] 
;; Succ edge  13 [14.3%] 
;; Succ edge  15 [14.3%] 
;; Succ edge  18 [14.3%] 

;; Insn is not within a basic block
(code_label 23 22 24 130 "" [2 uses])

;; Insn is not within a basic block
(jump_insn 24 23 25 arch/arm/kernel/traps.c:489 (addr_vec:SI [
            (label_ref:SI 26)
            (label_ref:SI 48)
            (label_ref:SI 75)
            (label_ref:SI 142)
            (label_ref:SI 156)
            (label_ref:SI 170)
        ]) -1 (nil))

(barrier 25 24 367)

(note 367 25 26 5 ( no (nil)) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip]
;; live  kill	

;; Pred edge  4 [14.3%] 
(code_label 26 367 27 5 124 "" [1 uses])

(note 27 26 37 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(note 37 27 278 5 NOTE_INSN_DELETED)

(insn:TI 278 37 30 5 arch/arm/kernel/traps.c:493 (set (reg:SI 12 ip [155])
        (const_int 196609 [0x30001])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 196609 [0x30001])
        (nil)))

(insn 30 278 41 5 arch/arm/kernel/traps.c:492 (set (reg:SI 4 r4 [154])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 0 [0x0])
        (nil)))

(insn:TI 41 30 40 5 arch/arm/kernel/traps.c:496 (set (reg:SI 1 r1)
        (reg/v/f:SI 5 r5 [orig:150 regs ] [150])) 167 {*arm_movsi_insn} (nil))

(insn 40 41 368 5 arch/arm/kernel/traps.c:496 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC32") [flags 0x82] <string_cst 0x1123f9f0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC32") [flags 0x82] <string_cst 0x1123f9f0>)
        (nil)))

(note 368 40 42 5 ( no (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:149 no ] [149])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 42 368 369 5 arch/arm/kernel/traps.c:496 (set (reg:SI 2 r2)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))

(note 369 42 43 5 ( sp (nil)) NOTE_INSN_VAR_LOCATION)

(insn 43 369 370 5 arch/arm/kernel/traps.c:496 (set (reg:SI 3 r3)
        (reg:SI 4 r4 [154])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(note 370 43 33 5 ( no (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 33 370 28 5 arch/arm/kernel/traps.c:493 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 16 [0x10])) [0 info.si_code+0 S4 A64])
        (reg:SI 12 ip [155])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 12 ip [155])
        (expr_list:REG_EQUAL (const_int 196609 [0x30001])
            (nil))))

(insn 28 33 31 5 arch/arm/kernel/traps.c:491 (set (reg:SI 12 ip [153])
        (const_int 11 [0xb])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 11 [0xb])
        (nil)))

(insn:TI 31 28 29 5 arch/arm/kernel/traps.c:492 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [0 info.si_errno+0 S4 A32])
        (reg:SI 4 r4 [154])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn:TI 29 31 35 5 arch/arm/kernel/traps.c:491 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 info.si_signo+0 S4 A64])
        (reg:SI 12 ip [153])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 12 ip [153])
        (expr_list:REG_EQUAL (const_int 11 [0xb])
            (nil))))

(insn:TI 35 29 342 5 arch/arm/kernel/traps.c:494 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 20 [0x14])) [0 info._sifields._sigfault._addr+0 S4 A32])
        (reg:SI 4 r4 [154])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(jump_insn 342 35 343 5 (set (pc)
        (label_ref 315)) -1 (nil))
;; End of basic block 5 -> ( 21)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  21 [100.0%] 

(barrier 343 342 371)

(note 371 343 372 6 ( sp (expr_list:REG_DEP_TRUE (reg/v:SI 13 sp [ sp ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 372 371 48 6 ( no (nil)) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 4) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  4 [14.3%] 
(code_label 48 372 49 6 125 "" [1 uses])

(note 49 48 52 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(note 52 49 67 6 NOTE_INSN_DELETED)

(note 67 52 51 6 NOTE_INSN_DELETED)

(insn:TI 51 67 280 6 arch/arm/kernel/traps.c:500 (set (reg:SI 3 r3 [orig:161 <variable>.uregs+64 ] [161])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 5 r5 [orig:150 regs ] [150])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 5 r5 [orig:150 regs ] [150])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
        (nil)))

(insn 280 51 373 6 arch/arm/kernel/traps.c:501 (set (reg:SI 2 r2)
        (reg/f:SI 13 sp)) 167 {*arm_movsi_insn} (nil))

(note 373 280 273 6 ( sp (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 273 373 374 6 arch/arm/kernel/traps.c:501 (set (reg:SI 0 r0 [163])
        (and:SI (reg:SI 2 r2)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 2 r2)
        (nil)))

(note 374 273 50 6 ( no (nil)) NOTE_INSN_VAR_LOCATION)

(insn 50 374 240 6 arch/arm/kernel/traps.c:500 (set (reg:SI 2 r2 [orig:145 D.18680 ] [145])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 5 r5 [orig:150 regs ] [150])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 5 r5 [orig:150 regs ] [150])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])
        (nil)))

(insn:TI 240 50 274 6 arch/arm/kernel/traps.c:500 discrim 2 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 3 r3 [orig:161 <variable>.uregs+64 ] [161])
                (const_int 1 [0x1])
                (const_int 5 [0x5]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:161 <variable>.uregs+64 ] [161])
        (nil)))

(insn 274 240 241 6 arch/arm/kernel/traps.c:501 (set (reg:SI 0 r0 [163])
        (and:SI (reg:SI 0 r0 [163])
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (nil))

(insn:TI 241 274 70 6 arch/arm/kernel/traps.c:500 discrim 2 (set (reg:SI 3 r3 [orig:144 iftmp.305 ] [144])
        (if_then_else:SI (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (const_int 2 [0x2])
            (const_int 4 [0x4]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (nil)))

(insn 70 241 69 6 arch/arm/kernel/traps.c:501 (set (reg:SI 1 r1)
        (reg/v/f:SI 5 r5 [orig:150 regs ] [150])) 167 {*arm_movsi_insn} (nil))

(insn:TI 69 70 64 6 arch/arm/kernel/traps.c:501 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg:SI 0 r0 [163])
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 64 69 65 6 arch/arm/kernel/traps.c:500 discrim 3 (set (reg:SI 3 r3 [162])
        (minus:SI (reg:SI 2 r2 [orig:145 D.18680 ] [145])
            (reg:SI 3 r3 [orig:144 iftmp.305 ] [144]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [orig:145 D.18680 ] [145])
        (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 5 r5 [orig:150 regs ] [150])
                    (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])
            (nil))))

(insn:TI 65 64 71 6 arch/arm/kernel/traps.c:500 discrim 3 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 5 r5 [orig:150 regs ] [150])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])
        (reg:SI 3 r3 [162])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [162])
        (nil)))

(call_insn:TI 71 65 72 6 arch/arm/kernel/traps.c:501 (parallel [
            (call (mem:SI (symbol_ref:SI ("ptrace_break") [flags 0x41] <function_decl 0x111aa500 ptrace_break>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 72 71 344 6 arch/arm/kernel/traps.c:502 (set (reg:SI 0 r0 [orig:147 D.18677 ] [147])
        (mem/s/j:SI (reg/v/f:SI 5 r5 [orig:150 regs ] [150]) [0 <variable>.uregs+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(jump_insn 344 72 345 6 arch/arm/kernel/traps.c:502 (set (pc)
        (label_ref 224)) -1 (nil))
;; End of basic block 6 -> ( 23)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  23 [100.0%] 

(barrier 345 344 375)

(note 375 345 376 7 ( sp (expr_list:REG_DEP_TRUE (reg/v:SI 13 sp [ sp ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 376 375 75 7 ( no (nil)) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 4) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 7 [r7] 13 [sp] 14 [lr]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 24 [cc]
;; live  in  	 5 [r5] 7 [r7] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 24 [cc]
;; live  kill	

;; Pred edge  4 [14.3%] 
(code_label 75 376 76 7 126 "" [1 uses])

(note 76 75 80 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(note 80 76 85 7 NOTE_INSN_DELETED)

(note 85 80 86 7 NOTE_INSN_DELETED)

(note 86 85 88 7 NOTE_INSN_DELETED)

(note 88 86 89 7 NOTE_INSN_DELETED)

(note 89 88 91 7 NOTE_INSN_DELETED)

(note 91 89 92 7 NOTE_INSN_DELETED)

(note 92 91 93 7 NOTE_INSN_DELETED)

(note 93 92 281 7 NOTE_INSN_DELETED)

(insn:TI 281 93 377 7 arch/arm/kernel/traps.c:455 (set (reg:SI 2 r2)
        (reg/f:SI 13 sp)) 167 {*arm_movsi_insn} (nil))

(note 377 281 84 7 ( sp (nil)) NOTE_INSN_VAR_LOCATION)

(insn 84 377 271 7 arch/arm/kernel/traps.c:519 (set (reg:SI 4 r4 [orig:169 <variable>.uregs+8 ] [169])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 5 r5 [orig:150 regs ] [150])
                (const_int 8 [0x8])) [0 <variable>.uregs+8 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn:TI 271 84 77 7 arch/arm/kernel/traps.c:455 (set (reg:SI 3 r3 [165])
        (and:SI (reg:SI 2 r2)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 2 r2)
        (nil)))

(insn 77 271 378 7 arch/arm/kernel/traps.c:519 (set (reg/v:SI 6 r6 [orig:139 start ] [139])
        (mem/s/j:SI (reg/v/f:SI 5 r5 [orig:150 regs ] [150]) [0 <variable>.uregs+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(note 378 77 272 7 ( start (expr_list:REG_DEP_TRUE (reg/v:SI 6 r6 [orig:139 start ] [139])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 272 378 78 7 arch/arm/kernel/traps.c:455 (set (reg:SI 3 r3 [165])
        (and:SI (reg:SI 3 r3 [165])
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (nil))

(insn 78 272 379 7 arch/arm/kernel/traps.c:519 (set (reg/v:SI 5 r5 [orig:140 end ] [140])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 5 r5 [orig:150 regs ] [150])
                (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32])) 167 {*arm_movsi_insn} (nil))

(note 379 78 380 7 ( end (expr_list:REG_DEP_TRUE (reg/v:SI 5 r5 [orig:140 end ] [140])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 380 379 82 7 ( regs (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 82 380 283 7 arch/arm/kernel/traps.c:455 (set (reg/f:SI 3 r3 [orig:167 <variable>.task ] [167])
        (mem/s/f/j:SI (plus:SI (reg:SI 3 r3 [165])
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 283 82 284 7 arch/arm/kernel/traps.c:458 (set (reg:CC_DNE 24 cc)
        (compare (ior:SI (ne:SI (reg:SI 4 r4 [orig:169 <variable>.uregs+8 ] [169])
                    (const_int 0 [0x0]))
                (ltu:SI (reg/v:SI 5 r5 [orig:140 end ] [140])
                    (reg/v:SI 6 r6 [orig:139 start ] [139])))
            (const_int 0 [0x0]))) 285 {*cmp_ior} (expr_list:REG_DEAD (reg:SI 4 r4 [orig:169 <variable>.uregs+8 ] [169])
        (nil)))

(insn:TI 284 283 83 7 arch/arm/kernel/traps.c:458 (set (reg:SI 4 r4 [175])
        (ne:SI (reg:CC_DNE 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))

(insn:TI 83 284 381 7 arch/arm/kernel/traps.c:455 (set (reg/v/f:SI 8 r8 [orig:136 mm ] [136])
        (mem/s/f/j:SI (plus:SI (reg/f:SI 3 r3 [orig:167 <variable>.task ] [167])
                (const_int 496 [0x1f0])) [0 <variable>.active_mm+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:167 <variable>.task ] [167])
        (nil)))

(note 381 83 95 7 ( mm (expr_list:REG_DEP_TRUE (reg/v/f:SI 8 r8 [orig:136 mm ] [136])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn 95 381 101 7 arch/arm/kernel/traps.c:458 (set (pc)
        (if_then_else (ne (reg:CC_DNE 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 302)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_DNE 24 cc)
        (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
            (nil))))
;; End of basic block 7 -> ( 12 8)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  12 [61.0%] 
;; Succ edge  8 [39.0%]  (fallthru)

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 13 [sp]
;; lr  use 	 6 [r6] 8 [r8] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 7 [r7] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  7 [39.0%]  (fallthru)
(note 101 95 108 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(note 108 101 102 8 NOTE_INSN_DELETED)

(insn:TI 102 108 103 8 arch/arm/kernel/traps.c:461 (set (reg/f:SI 7 r7 [orig:134 D.19141 ] [134])
        (plus:SI (reg/v/f:SI 8 r8 [orig:136 mm ] [136])
            (const_int 60 [0x3c]))) 4 {*arm_addsi3} (nil))

(insn:TI 103 102 382 8 arch/arm/kernel/traps.c:461 (set (reg:SI 0 r0)
        (reg/f:SI 7 r7 [orig:134 D.19141 ] [134])) 167 {*arm_movsi_insn} (nil))

(note 382 103 104 8 ( no (nil)) NOTE_INSN_VAR_LOCATION)

(call_insn:TI 104 382 105 8 arch/arm/kernel/traps.c:461 (parallel [
            (call (mem:SI (symbol_ref:SI ("down_read") [flags 0x41] <function_decl 0x10cb2700 down_read>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 105 104 106 8 arch/arm/kernel/traps.c:462 (set (reg:SI 0 r0)
        (reg/v/f:SI 8 r8 [orig:136 mm ] [136])) 167 {*arm_movsi_insn} (nil))

(insn:TI 106 105 107 8 arch/arm/kernel/traps.c:462 (set (reg:SI 1 r1)
        (reg/v:SI 6 r6 [orig:139 start ] [139])) 167 {*arm_movsi_insn} (nil))

(call_insn:TI 107 106 109 8 arch/arm/kernel/traps.c:462 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("find_vma") [flags 0x41] <function_decl 0x1118a380 find_vma>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn:TI 109 107 383 8 arch/arm/kernel/traps.c:463 (parallel [
            (set (reg:CC 24 cc)
                (compare:CC (reg:SI 0 r0)
                    (const_int 0 [0x0])))
            (set (reg/v/f:SI 0 r0 [orig:137 vma ] [137])
                (reg:SI 0 r0))
        ]) 174 {*movsi_compare0} (nil))

(note 383 109 110 8 ( vma (expr_list:REG_DEP_TRUE (reg/v/f:SI 0 r0 [orig:137 vma ] [137])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 110 383 111 8 arch/arm/kernel/traps.c:463 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 135)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 441 [0x1b9])
            (nil))))
;; End of basic block 8 -> ( 9 11)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  9 [95.6%]  (fallthru)
;; Succ edge  11 [4.4%] 

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; lr  use 	 0 [r0] 5 [r5] 13 [sp]
;; lr  def 	 8 [r8] 24 [cc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	 8 [r8] 24 [cc]
;; live  kill	

;; Pred edge  8 [95.6%]  (fallthru)
(note 111 110 112 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn:TI 112 111 384 9 arch/arm/kernel/traps.c:463 discrim 1 (set (reg:SI 8 r8 [orig:135 D.19140 ] [135])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 0 r0 [orig:137 vma ] [137])
                (const_int 4 [0x4])) [0 <variable>.vm_start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(note 384 112 113 9 ( mm (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 113 384 114 9 arch/arm/kernel/traps.c:463 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 8 r8 [orig:135 D.19140 ] [135])
            (reg/v:SI 5 r5 [orig:140 end ] [140]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 114 113 115 9 arch/arm/kernel/traps.c:463 discrim 1 (set (pc)
        (if_then_else (geu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 135)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 9 -> ( 10 11)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  10 [61.0%]  (fallthru)
;; Succ edge  11 [39.0%] 

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 3 [r3] 5 [r5] 6 [r6]
;; live  kill	 14 [lr] 24 [cc]

;; Pred edge  9 [61.0%]  (fallthru)
(note 115 114 122 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(note 122 115 123 10 NOTE_INSN_DELETED)

(note 123 122 126 10 NOTE_INSN_DELETED)

(note 126 123 127 10 NOTE_INSN_DELETED)

(note 127 126 128 10 NOTE_INSN_DELETED)

(note 128 127 116 10 NOTE_INSN_DELETED)

(insn:TI 116 128 118 10 arch/arm/kernel/traps.c:463 discrim 1 (set (reg:SI 3 r3 [orig:176 <variable>.vm_end ] [176])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 0 r0 [orig:137 vma ] [137])
                (const_int 8 [0x8])) [0 <variable>.vm_end+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:137 vma ] [137])
        (nil)))

(insn 118 116 385 10 arch/arm/kernel/traps.c:469 (set (reg:SI 0 r0)
        (reg/f:SI 7 r7 [orig:134 D.19141 ] [134])) 167 {*arm_movsi_insn} (nil))

(note 385 118 121 10 ( vma (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 121 385 386 10 arch/arm/kernel/traps.c:470 (parallel [
            (set (reg:SI 6 r6 [178])
                (umax:SI (reg:SI 8 r8 [orig:135 D.19140 ] [135])
                    (reg/v:SI 6 r6 [orig:139 start ] [139])))
            (clobber (reg:CC 24 cc))
        ]) 106 {*arm_umaxsi3} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(note 386 121 117 10 ( start (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 117 386 387 10 arch/arm/kernel/traps.c:463 discrim 1 (parallel [
            (set (reg/v:SI 5 r5 [orig:133 end.889 ] [133])
                (umin:SI (reg/v:SI 5 r5 [orig:140 end ] [140])
                    (reg:SI 3 r3 [orig:176 <variable>.vm_end ] [176])))
            (clobber (reg:CC 24 cc))
        ]) 107 {*arm_uminsi3} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:176 <variable>.vm_end ] [176])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (nil))))

(note 387 117 119 10 ( end (expr_list:REG_DEP_TRUE (reg/v:SI 5 r5 [orig:133 end.889 ] [133])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(call_insn 119 387 124 10 arch/arm/kernel/traps.c:469 (parallel [
            (call (mem:SI (symbol_ref:SI ("up_read") [flags 0x41] <function_decl 0x10cb2900 up_read>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn:TI 124 119 388 10 arch/arm/kernel/traps.c:470 (set (reg:SI 5 r5 [182])
        (plus:SI (reg/v:SI 5 r5 [orig:133 end.889 ] [133])
            (const_int 4080 [0xff0]))) 4 {*arm_addsi3} (nil))

(note 388 124 267 10 ( end (nil)) NOTE_INSN_VAR_LOCATION)

(insn 267 388 125 10 arch/arm/kernel/traps.c:470 (set (reg:SI 0 r0)
        (and:SI (reg:SI 6 r6 [178])
            (const_int -4081 [0xfffffffffffff00f]))) 67 {*arm_andsi3_insn} (nil))

(insn:TI 125 267 268 10 arch/arm/kernel/traps.c:470 (set (reg:SI 1 r1 [181])
        (plus:SI (reg:SI 5 r5 [182])
            (const_int 15 [0xf]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (plus:SI (reg/v:SI 5 r5 [orig:133 end.889 ] [133])
            (const_int 4095 [0xfff]))
        (nil)))

(insn 268 125 269 10 arch/arm/kernel/traps.c:470 (set (reg:SI 0 r0)
        (and:SI (reg:SI 0 r0)
            (const_int -16 [0xfffffffffffffff0]))) 67 {*arm_andsi3_insn} (nil))

(insn:TI 269 268 120 10 arch/arm/kernel/traps.c:470 (set (reg:SI 1 r1)
        (and:SI (reg:SI 1 r1 [181])
            (const_int -4081 [0xfffffffffffff00f]))) 67 {*arm_andsi3_insn} (nil))

(insn 120 269 270 10 arch/arm/kernel/traps.c:470 (set (reg/f:SI 3 r3 [177])
        (symbol_ref:SI ("cpu_cache") [flags 0xc0] <var_decl 0x111974e0 cpu_cache>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("cpu_cache") [flags 0xc0] <var_decl 0x111974e0 cpu_cache>)
        (nil)))

(insn:TI 270 120 131 10 arch/arm/kernel/traps.c:470 (set (reg:SI 1 r1)
        (and:SI (reg:SI 1 r1)
            (const_int -16 [0xfffffffffffffff0]))) 67 {*arm_andsi3_insn} (nil))

(call_insn:TI 131 270 346 10 arch/arm/kernel/traps.c:470 (parallel [
            (call (mem:SI (mem/s/f/j/c:SI (plus:SI (reg/f:SI 3 r3 [177])
                            (const_int 20 [0x14])) [0 cpu_cache.coherent_user_range+0 S4 A32]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 246 {*call_mem} (expr_list:REG_DEAD (reg/f:SI 3 r3 [177])
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(jump_insn 346 131 347 10 (set (pc)
        (label_ref 294)) -1 (nil))
;; End of basic block 10 -> ( 22)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  22 [100.0%] 

(barrier 347 346 389)

(note 389 347 390 11 ( start (expr_list:REG_DEP_TRUE (reg/v:SI 6 r6 [orig:139 start ] [139])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 390 389 391 11 ( end (expr_list:REG_DEP_TRUE (reg/v:SI 5 r5 [orig:140 end ] [140])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 391 390 392 11 ( mm (expr_list:REG_DEP_TRUE (reg/v/f:SI 8 r8 [orig:136 mm ] [136])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 392 391 135 11 ( vma (expr_list:REG_DEP_TRUE (reg/v/f:SI 0 r0 [orig:137 vma ] [137])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 8 9) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 7 [r7] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  8 [4.4%] 
;; Pred edge  9 [39.0%] 
(code_label 135 392 136 11 134 "" [2 uses])

(note 136 135 137 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn:TI 137 136 393 11 arch/arm/kernel/traps.c:473 (set (reg:SI 0 r0)
        (reg/f:SI 7 r7 [orig:134 D.19141 ] [134])) 167 {*arm_movsi_insn} (nil))

(note 393 137 138 11 ( vma (nil)) NOTE_INSN_VAR_LOCATION)

(call_insn:TI 138 393 394 11 arch/arm/kernel/traps.c:473 (parallel [
            (call (mem:SI (symbol_ref:SI ("up_read") [flags 0x41] <function_decl 0x10cb2900 up_read>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 11 -> ( 12)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  12 [100.0%]  (fallthru)

(note 394 138 395 12 ( sp (expr_list:REG_DEP_TRUE (reg/v:SI 13 sp [ sp ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 395 394 396 12 ( no (nil)) NOTE_INSN_VAR_LOCATION)

(note 396 395 302 12 ( regs (expr_list:REG_DEP_TRUE (reg/v/f:SI 5 r5 [orig:150 regs ] [150])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 11 7 18) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  11 [100.0%]  (fallthru)
;; Pred edge  7 [61.0%] 
;; Pred edge  18 [100.0%] 
(code_label 302 396 300 12 140 "" [2 uses])

(note 300 302 139 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn:TI 139 300 397 12 arch/arm/kernel/traps.c:520 (set (reg:SI 0 r0 [orig:147 D.18677 ] [147])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(note 397 139 348 12 ( no (nil)) NOTE_INSN_VAR_LOCATION)

(jump_insn 348 397 349 12 (set (pc)
        (label_ref 224)) -1 (nil))
;; End of basic block 12 -> ( 23)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  23 [100.0%] 

(barrier 349 348 398)

(note 398 349 399 13 ( start (nil)) NOTE_INSN_VAR_LOCATION)

(note 399 398 400 13 ( end (nil)) NOTE_INSN_VAR_LOCATION)

(note 400 399 401 13 ( mm (nil)) NOTE_INSN_VAR_LOCATION)

(note 401 400 142 13 ( no (nil)) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 4) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 3 [r3] 5 [r5] 13 [sp]
;; lr  def 	 2 [r2] 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 2 [r2] 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  4 [14.3%] 
(code_label 142 401 143 13 127 "" [1 uses])

(note 143 142 146 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(note 146 143 144 13 NOTE_INSN_DELETED)

(insn:TI 144 146 145 13 arch/arm/kernel/traps.c:523 (set (reg/f:SI 2 r2 [186])
        (symbol_ref:SI ("elf_hwcap") [flags 0xc0] <var_decl 0x512d73c0 elf_hwcap>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("elf_hwcap") [flags 0xc0] <var_decl 0x512d73c0 elf_hwcap>)
        (nil)))

(insn:TI 145 144 147 13 arch/arm/kernel/traps.c:523 (set (reg:SI 2 r2 [orig:188 elf_hwcap ] [188])
        (mem/c/i:SI (reg/f:SI 2 r2 [186]) [0 elf_hwcap+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("elf_hwcap") [flags 0xc0] <var_decl 0x512d73c0 elf_hwcap>) [0 elf_hwcap+0 S4 A32])
        (nil)))

(insn:TI 147 145 150 13 arch/arm/kernel/traps.c:523 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 2 r2 [orig:188 elf_hwcap ] [188])
                (const_int 1 [0x1])
                (const_int 3 [0x3]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg:SI 2 r2 [orig:188 elf_hwcap ] [188])
        (nil)))

(insn:TI 150 147 153 13 arch/arm/kernel/traps.c:525 (cond_exec (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 3 r3 [orig:189 <variable>.uregs+64 ] [189])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 5 r5 [orig:150 regs ] [150])
                    (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32]))) 2345 {neon_vornv2di+78} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 5 r5 [orig:150 regs ] [150])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
        (nil)))

(insn:TI 153 150 402 13 arch/arm/kernel/traps.c:526 (cond_exec (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 0 r0 [orig:147 D.18677 ] [147])
            (mem/s/j:SI (reg/v/f:SI 5 r5 [orig:150 regs ] [150]) [0 <variable>.uregs+0 S4 A32]))) 2345 {neon_vornv2di+78} (nil))

(note 402 153 151 13 ( no (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 151 402 148 13 arch/arm/kernel/traps.c:525 (cond_exec (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 3 r3 [190])
            (and:SI (reg:SI 3 r3 [orig:189 <variable>.uregs+64 ] [189])
                (const_int -17 [0xffffffffffffffef])))) 2295 {neon_vornv2di+28} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 5 r5 [orig:150 regs ] [150])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
        (nil)))

(jump_insn 148 151 350 13 arch/arm/kernel/traps.c:523 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 190)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
            (nil))))
;; End of basic block 13 -> ( 14 20)
;; lr  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  14 [39.0%]  (fallthru)
;; Succ edge  20 [61.0%] 

;; Start of basic block ( 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(13){ }}

;; Pred edge  13 [39.0%]  (fallthru)
(note 350 148 351 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(jump_insn 351 350 352 14 (set (pc)
        (label_ref 310)) -1 (nil))
;; End of basic block 14 -> ( 17)


;; Succ edge  17 [100.0%] 

(barrier 352 351 403)

(note 403 352 156 15 ( no (nil)) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 4) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 2 [r2] 24 [cc]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 24 [cc]
;; live  kill	

;; Pred edge  4 [14.3%] 
(code_label 156 403 157 15 128 "" [1 uses])

(note 157 156 160 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(note 160 157 158 15 NOTE_INSN_DELETED)

(insn:TI 158 160 159 15 arch/arm/kernel/traps.c:529 (set (reg/f:SI 2 r2 [191])
        (symbol_ref:SI ("elf_hwcap") [flags 0xc0] <var_decl 0x512d73c0 elf_hwcap>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("elf_hwcap") [flags 0xc0] <var_decl 0x512d73c0 elf_hwcap>)
        (nil)))

(insn:TI 159 158 161 15 arch/arm/kernel/traps.c:529 (set (reg:SI 2 r2 [orig:193 elf_hwcap ] [193])
        (mem/c/i:SI (reg/f:SI 2 r2 [191]) [0 elf_hwcap+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("elf_hwcap") [flags 0xc0] <var_decl 0x512d73c0 elf_hwcap>) [0 elf_hwcap+0 S4 A32])
        (nil)))

(insn:TI 161 159 162 15 arch/arm/kernel/traps.c:529 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 2 r2 [orig:193 elf_hwcap ] [193])
                (const_int 1 [0x1])
                (const_int 3 [0x3]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg:SI 2 r2 [orig:193 elf_hwcap ] [193])
        (nil)))

(jump_insn:TI 162 161 163 15 arch/arm/kernel/traps.c:529 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 190)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
            (nil))))
;; End of basic block 15 -> ( 20 16)
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  20 [61.0%] 
;; Succ edge  16 [39.0%]  (fallthru)

;; Start of basic block ( 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 3 [r3]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 3 [r3]
;; live  kill	

;; Pred edge  15 [39.0%]  (fallthru)
(note 163 162 164 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn:TI 164 163 167 16 arch/arm/kernel/traps.c:531 (set (reg:SI 3 r3 [orig:194 <variable>.uregs+64 ] [194])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 5 r5 [orig:150 regs ] [150])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 5 r5 [orig:150 regs ] [150])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
        (nil)))

(insn:TI 167 164 404 16 arch/arm/kernel/traps.c:532 (set (reg:SI 0 r0 [orig:147 D.18677 ] [147])
        (mem/s/j:SI (reg/v/f:SI 5 r5 [orig:150 regs ] [150]) [0 <variable>.uregs+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(note 404 167 165 16 ( no (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 165 404 310 16 arch/arm/kernel/traps.c:531 (set (reg:SI 3 r3 [195])
        (ior:SI (reg:SI 3 r3 [orig:194 <variable>.uregs+64 ] [194])
            (const_int 16 [0x10]))) 89 {*arm_iorsi3} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 5 r5 [orig:150 regs ] [150])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
        (nil)))
;; End of basic block 16 -> ( 17)
;; lr  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  17 [100.0%]  (fallthru)

;; Start of basic block ( 16 14) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 5 [r5] 13 [sp]
;; lr  def 	
;; live  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  16 [100.0%]  (fallthru)
;; Pred edge  14 [100.0%] 
(code_label 310 165 308 17 141 "" [1 uses])

(note 308 310 166 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn:TI 166 308 353 17 arch/arm/kernel/traps.c:531 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 5 r5 [orig:150 regs ] [150])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
        (reg:SI 3 r3 [195])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [195])
        (nil)))

(jump_insn 353 166 354 17 arch/arm/kernel/traps.c:532 (set (pc)
        (label_ref 224)) -1 (nil))
;; End of basic block 17 -> ( 23)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  23 [100.0%] 

(barrier 354 353 405)

(note 405 354 170 18 ( no (nil)) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 4) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 5 [r5] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
;; live  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	

;; Pred edge  4 [14.3%] 
(code_label 170 405 171 18 129 "" [1 uses])

(note 171 170 172 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(note 172 171 174 18 NOTE_INSN_DELETED)

(insn:TI 174 172 265 18 arch/arm/kernel/traps.c:535 (set (reg:SI 3 r3 [orig:198 <variable>.uregs ] [198])
        (mem/s/j:SI (reg/v/f:SI 5 r5 [orig:150 regs ] [150]) [0 <variable>.uregs+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 265 174 266 18 arch/arm/kernel/traps.c:535 (set (reg:SI 2 r2 [196])
        (and:SI (reg:SI 2 r2 [orig:142 sp.88 ] [142])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn:TI 266 265 175 18 arch/arm/kernel/traps.c:535 (set (reg:SI 2 r2 [196])
        (and:SI (reg:SI 2 r2 [196])
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (nil))

(insn:TI 175 266 177 18 arch/arm/kernel/traps.c:535 (set (mem/s/j:SI (plus:SI (reg:SI 2 r2 [196])
                (const_int 96 [0x60])) [0 <variable>.tp_value+0 S4 A64])
        (reg:SI 3 r3 [orig:198 <variable>.uregs ] [198])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [196])
        (nil)))

(insn:TI 177 175 355 18 arch/arm/kernel/traps.c:539 (asm_operands/v ("mcr p15, 0, %0, c13, c0, 3") ("") 0 [
            (reg:SI 3 r3 [orig:198 <variable>.uregs ] [198])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 6977136) -1 (expr_list:REG_DEAD (reg:SI 3 r3 [orig:198 <variable>.uregs ] [198])
        (nil)))

(jump_insn 355 177 356 18 (set (pc)
        (label_ref 302)) -1 (nil))
;; End of basic block 18 -> ( 12)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  12 [100.0%] 

(barrier 356 355 406)

(note 406 356 181 19 ( no (nil)) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 4) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	

;; Pred edge  4 [14.3%] 
(code_label 181 406 182 19 123 "" [1 uses])

(note 182 181 183 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(note 183 182 184 19 NOTE_INSN_DELETED)

(insn:TI 184 183 187 19 arch/arm/kernel/traps.c:609 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 1 r1 [orig:146 D.18679 ] [146])
            (const_int 2048 [0x800]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [orig:146 D.18679 ] [146])
        (nil)))

(insn:TI 187 184 407 19 arch/arm/kernel/traps.c:610 (cond_exec (lt (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 0 r0 [orig:147 D.18677 ] [147])
            (const_int -38 [0xffffffffffffffda]))) 2345 {neon_vornv2di+78} (nil))

(note 407 187 185 19 ( no (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:149 no ] [149])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 185 407 408 19 arch/arm/kernel/traps.c:609 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 224)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 19 -> ( 20 23)
;; lr  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  20 [61.0%]  (fallthru)
;; Succ edge  23 [39.0%] 

(note 408 185 190 20 ( no (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:149 no ] [149])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 13 15 19) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 12 [ip] 14 [lr] 24 [cc]
;; live  in  	 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 12 [ip] 14 [lr] 24 [cc]
;; live  kill	

;; Pred edge  13 [61.0%] 
;; Pred edge  15 [61.0%] 
;; Pred edge  19 [61.0%]  (fallthru)
(code_label 190 408 191 20 135 "" [2 uses])

(note 191 190 199 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(note 199 191 215 20 NOTE_INSN_DELETED)

(note 215 199 198 20 NOTE_INSN_DELETED)

(insn:TI 198 215 219 20 arch/arm/kernel/traps.c:632 (set (reg:SI 2 r2 [orig:205 <variable>.uregs+64 ] [205])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 5 r5 [orig:150 regs ] [150])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 5 r5 [orig:150 regs ] [150])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
        (nil)))

(insn 219 198 211 20 arch/arm/kernel/traps.c:634 (set (reg:SI 1 r1)
        (reg/v/f:SI 5 r5 [orig:150 regs ] [150])) 167 {*arm_movsi_insn} (nil))

(insn:TI 211 219 194 20 arch/arm/kernel/traps.c:631 discrim 3 (set (reg:SI 12 ip [orig:206 <variable>.uregs+60 ] [206])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 5 r5 [orig:150 regs ] [150])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 194 211 242 20 arch/arm/kernel/traps.c:629 (set (reg:SI 4 r4 [202])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 0 [0x0])
        (nil)))

(insn:TI 242 194 218 20 arch/arm/kernel/traps.c:631 discrim 2 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 2 r2 [orig:205 <variable>.uregs+64 ] [205])
                (const_int 1 [0x1])
                (const_int 5 [0x5]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg:SI 2 r2 [orig:205 <variable>.uregs+64 ] [205])
        (nil)))

(insn 218 242 243 20 arch/arm/kernel/traps.c:634 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC33") [flags 0x82] <string_cst 0x113100c0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC33") [flags 0x82] <string_cst 0x113100c0>)
        (nil)))

(insn:TI 243 218 220 20 arch/arm/kernel/traps.c:631 discrim 2 (set (reg:SI 14 lr [orig:143 iftmp.307 ] [143])
        (if_then_else:SI (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (const_int -2 [0xfffffffffffffffe])
            (const_int -4 [0xfffffffffffffffc]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (nil)))

(insn 220 243 409 20 arch/arm/kernel/traps.c:634 (set (reg:SI 2 r2)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))

(note 409 220 212 20 ( sp (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 212 409 277 20 arch/arm/kernel/traps.c:631 discrim 3 (set (reg:SI 12 ip [207])
        (plus:SI (reg:SI 14 lr [orig:143 iftmp.307 ] [143])
            (reg:SI 12 ip [orig:206 <variable>.uregs+60 ] [206]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 14 lr [orig:143 iftmp.307 ] [143])
        (expr_list:REG_EQUIV (mem/s/f/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -116 [0xffffffffffffff8c])) [0 info._sifields._sigfault._addr+0 S4 A32])
            (nil))))

(insn 277 212 213 20 arch/arm/kernel/traps.c:630 (set (reg:SI 14 lr [203])
        (const_int 196612 [0x30004])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 196612 [0x30004])
        (nil)))

(insn:TI 213 277 192 20 arch/arm/kernel/traps.c:631 discrim 3 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 20 [0x14])) [0 info._sifields._sigfault._addr+0 S4 A32])
        (reg:SI 12 ip [207])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 12 ip [207])
        (nil)))

(insn 192 213 195 20 arch/arm/kernel/traps.c:628 (set (reg:SI 12 ip [201])
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 4 [0x4])
        (nil)))

(insn:TI 195 192 197 20 arch/arm/kernel/traps.c:629 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [0 info.si_errno+0 S4 A32])
        (reg:SI 4 r4 [202])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn:TI 197 195 193 20 arch/arm/kernel/traps.c:630 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 16 [0x10])) [0 info.si_code+0 S4 A64])
        (reg:SI 14 lr [203])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 14 lr [203])
        (expr_list:REG_EQUAL (const_int 196612 [0x30004])
            (nil))))

(insn:TI 193 197 315 20 arch/arm/kernel/traps.c:628 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 info.si_signo+0 S4 A64])
        (reg:SI 12 ip [201])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 12 ip [201])
        (expr_list:REG_EQUAL (const_int 4 [0x4])
            (nil))))
;; End of basic block 20 -> ( 21)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  21 [100.0%]  (fallthru)

;; Start of basic block ( 20 5) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	
;; live  kill	 14 [lr]

;; Pred edge  20 [100.0%]  (fallthru)
;; Pred edge  5 [100.0%] 
(code_label 315 193 313 21 142 "" [1 uses])

(note 313 315 217 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn:TI 217 313 222 21 arch/arm/kernel/traps.c:634 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 4 r4 [202])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(call_insn 222 217 410 21 arch/arm/kernel/traps.c:634 (parallel [
            (call (mem:SI (symbol_ref:SI ("arm_notify_die") [flags 0x3] <function_decl 0x512e8d00 arm_notify_die>) [0 S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_EH_REGION (const_int 0 [0x0])
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(note 410 222 294 21 ( no (nil)) NOTE_INSN_VAR_LOCATION)
;; End of basic block 21 -> ( 22)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  22 [100.0%]  (fallthru)

;; Start of basic block ( 21 10) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  21 [100.0%]  (fallthru)
;; Pred edge  10 [100.0%] 
(code_label 294 410 292 22 139 "" [1 uses])

(note 292 294 223 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn:TI 223 292 411 22 arch/arm/kernel/traps.c:635 (set (reg:SI 0 r0 [orig:147 D.18677 ] [147])
        (reg:SI 4 r4 [202])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))
;; End of basic block 22 -> ( 23)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  23 [100.0%]  (fallthru)

(note 411 223 412 23 ( start (expr_list:REG_DEP_TRUE (reg/v:SI 6 r6 [orig:139 start ] [139])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 412 411 413 23 ( end (expr_list:REG_DEP_TRUE (reg/v:SI 5 r5 [orig:140 end ] [140])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 413 412 414 23 ( sp (expr_list:REG_DEP_TRUE (reg/v:SI 13 sp [ sp ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 414 413 415 23 ( mm (expr_list:REG_DEP_TRUE (reg/v/f:SI 8 r8 [orig:136 mm ] [136])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 415 414 224 23 ( no (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:149 no ] [149])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 19 22 6 12 3 17) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  19 [39.0%] 
;; Pred edge  22 [100.0%]  (fallthru)
;; Pred edge  6 [100.0%] 
;; Pred edge  12 [100.0%] 
;; Pred edge  3 [100.0%] 
;; Pred edge  17 [100.0%] 
(code_label 224 415 225 23 122 "" [5 uses])

(note 225 224 236 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 236 225 289 23 arch/arm/kernel/traps.c:636 (use (reg/i:SI 0 r0)) -1 (nil))

(note 289 236 290 23 NOTE_INSN_EPILOGUE_BEG)

(jump_insn:TI 290 289 291 23 arch/arm/kernel/traps.c:636 (unspec_volatile [
            (return)
        ] 1) 323 {*epilogue_insns} (nil))
;; End of basic block 23 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 291 290 276)

(note 276 291 279 NOTE_INSN_DELETED)

(note 279 276 0 NOTE_INSN_DELETED)


;; Function do_undefinstr (do_undefinstr)[0:1068]


Basic block 2:
IN:
Stack adjustment: 0
Reg 0: regs+0
Variables:
  name: regs
    offset 0
      (reg:SI 0 r0 [ regs ])

OUT:
Stack adjustment: 160
Reg 0: regs+0
Reg 2: correction+0
Reg 4: instr+0
Reg 6: regs+0
Variables:
  name: regs
    offset 0
      (reg/f:SI 0 r0 [orig:147 regs ] [147])
      (reg/v/f:SI 6 r6 [orig:147 regs ] [147])
  name: correction
    offset 0
      (reg/v:SI 2 r2 [orig:142 correction ] [142])
  name: instr
    offset 0
      (reg/v:SI 4 r4 [orig:141 instr ] [141])


Basic block 3:
IN:
Stack adjustment: 160
Reg 0: regs+0
Reg 2: correction+0
Reg 4: instr+0
Reg 6: regs+0
Variables:
  name: regs
    offset 0
      (reg/f:SI 0 r0 [orig:147 regs ] [147])
      (reg/v/f:SI 6 r6 [orig:147 regs ] [147])
  name: correction
    offset 0
      (reg/v:SI 2 r2 [orig:142 correction ] [142])
  name: instr
    offset 0
      (reg/v:SI 4 r4 [orig:141 instr ] [141])

OUT:
Stack adjustment: 160
Reg 0: regs+0
Reg 2: correction+0
Reg 4: instr+0
Reg 6: regs+0
Variables:
  name: regs
    offset 0
      (reg/f:SI 0 r0 [orig:147 regs ] [147])
      (reg/v/f:SI 6 r6 [orig:147 regs ] [147])
  name: correction
    offset 0
      (reg/v:SI 2 r2 [orig:142 correction ] [142])
  name: instr
    offset 0
      (reg/v:SI 4 r4 [orig:141 instr ] [141])


Basic block 4:
IN:
Stack adjustment: 160
Reg 0: regs+0
Reg 2: correction+0
Reg 4: instr+0
Reg 6: regs+0
Variables:
  name: regs
    offset 0
      (reg/f:SI 0 r0 [orig:147 regs ] [147])
      (reg/v/f:SI 6 r6 [orig:147 regs ] [147])
  name: correction
    offset 0
      (reg/v:SI 2 r2 [orig:142 correction ] [142])
  name: instr
    offset 0
      (reg/v:SI 4 r4 [orig:141 instr ] [141])

OUT:
Stack adjustment: 160
Reg 0: __e+0
Reg 2: __r2+0
Reg 4: instr+0
Reg 6: regs+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 regs ] [147])
  name: __r2
    offset 0
      (reg/v:SI 2 r2 [ __r2 ])
  name: __e
    offset 0
      (reg/v:SI 0 r0 [ __e ])
  name: instr
    offset 0
      (reg/v:SI 4 r4 [orig:141 instr ] [141])


Basic block 5:
IN:
Stack adjustment: 160
Reg 0: __e+0
Reg 2: __r2+0
Reg 4: instr+0
Reg 6: regs+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 regs ] [147])
  name: __r2
    offset 0
      (reg/v:SI 2 r2 [ __r2 ])
  name: __e
    offset 0
      (reg/v:SI 0 r0 [ __e ])
  name: instr
    offset 0
      (reg/v:SI 4 r4 [orig:141 instr ] [141])

OUT:
Stack adjustment: 160
Reg 0: __e+0
Reg 4: instr+0
Reg 6: regs+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 regs ] [147])
  name: instr
    offset 0
      (reg/v:SI 4 r4 [orig:141 instr ] [141])
  name: __e
    offset 0
      (reg/v:SI 0 r0 [ __e ])


Basic block 6:
IN:
Stack adjustment: 160
Reg 0: regs+0
Reg 2: correction+0
Reg 4: instr+0
Reg 6: regs+0
Variables:
  name: regs
    offset 0
      (reg/f:SI 0 r0 [orig:147 regs ] [147])
      (reg/v/f:SI 6 r6 [orig:147 regs ] [147])
  name: correction
    offset 0
      (reg/v:SI 2 r2 [orig:142 correction ] [142])
  name: instr
    offset 0
      (reg/v:SI 4 r4 [orig:141 instr ] [141])

OUT:
Stack adjustment: 160
Reg 0: __e+0
Reg 2: __r2+0
Reg 4: instr+0
Reg 6: regs+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 regs ] [147])
  name: __e
    offset 0
      (reg/v:SI 0 r0 [ __e ])
  name: instr
    offset 0
      (reg/v:SI 4 r4 [orig:141 instr ] [141])
  name: __r2
    offset 0
      (reg/v:SI 2 r2 [ __r2 ])


Basic block 7:
IN:
Stack adjustment: 160
Reg 0: __e+0 __e+0 regs+0 __e+0
Reg 2: __r2+0 correction+0 __r2+0
Reg 4: instr+0
Reg 6: regs+0
Variables:
  name: __e
    offset 0
      (reg/v:SI 0 r0 [ __e ])
  name: regs
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 regs ] [147])
      (reg/f:SI 0 r0 [orig:147 regs ] [147])
  name: __r2
    offset 0
      (reg/v:SI 2 r2 [ __r2 ])
  name: __e
    offset 0
      (reg/v:SI 0 r0 [ __e ])
  name: correction
    offset 0
      (reg/v:SI 2 r2 [orig:142 correction ] [142])
  name: instr
    offset 0
      (reg/v:SI 4 r4 [orig:141 instr ] [141])
  name: __e
    offset 0
      (reg/v:SI 0 r0 [ __e ])
  name: __r2
    offset 0
      (reg/v:SI 2 r2 [ __r2 ])

OUT:
Stack adjustment: 160
Reg 1: flags+0
Reg 4: instr+0
Reg 6: regs+0
Reg 7: fn+0
Variables:
  name: fn
    offset 0
      (reg/v/f:SI 7 r7 [orig:137 fn ] [137])
  name: regs
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 regs ] [147])
  name: instr
    offset 0
      (reg/v:SI 4 r4 [orig:141 instr ] [141])
  name: flags
    offset 0
      (reg/v:SI 1 r1 [orig:136 flags ] [136])


Basic block 8:
IN:
Stack adjustment: 160
Reg 1: flags+0
Reg 3: hook+0
Reg 4: instr+0
Reg 6: regs+0
Reg 7: fn+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 regs ] [147])
  name: instr
    offset 0
      (reg/v:SI 4 r4 [orig:141 instr ] [141])
  name: hook
    offset 0
      (reg/v/f:SI 3 r3 [orig:135 hook ] [135])
  name: flags
    offset 0
      (reg/v:SI 1 r1 [orig:136 flags ] [136])
  name: fn
    offset 0
      (reg/v/f:SI 7 r7 [orig:137 fn ] [137])

OUT:
Stack adjustment: 160
Reg 1: flags+0
Reg 3: hook+0
Reg 4: instr+0
Reg 6: regs+0
Reg 7: fn+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 regs ] [147])
  name: hook
    offset 0
      (reg/v/f:SI 3 r3 [orig:135 hook ] [135])
  name: flags
    offset 0
      (reg/v:SI 1 r1 [orig:136 flags ] [136])
  name: instr
    offset 0
      (reg/v:SI 4 r4 [orig:141 instr ] [141])
  name: fn
    offset 0
      (reg/v/f:SI 7 r7 [orig:137 fn ] [137])


Basic block 9:
IN:
Stack adjustment: 160
Reg 1: flags+0
Reg 3: hook+0
Reg 4: instr+0
Reg 6: regs+0
Reg 7: fn+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 regs ] [147])
  name: hook
    offset 0
      (reg/v/f:SI 3 r3 [orig:135 hook ] [135])
  name: flags
    offset 0
      (reg/v:SI 1 r1 [orig:136 flags ] [136])
  name: instr
    offset 0
      (reg/v:SI 4 r4 [orig:141 instr ] [141])
  name: fn
    offset 0
      (reg/v/f:SI 7 r7 [orig:137 fn ] [137])

OUT:
Stack adjustment: 160
Reg 1: flags+0
Reg 3: hook+0
Reg 4: instr+0
Reg 6: regs+0
Reg 7: fn+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 regs ] [147])
  name: hook
    offset 0
      (reg/v/f:SI 3 r3 [orig:135 hook ] [135])
  name: flags
    offset 0
      (reg/v:SI 1 r1 [orig:136 flags ] [136])
  name: instr
    offset 0
      (reg/v:SI 4 r4 [orig:141 instr ] [141])
  name: fn
    offset 0
      (reg/v/f:SI 7 r7 [orig:137 fn ] [137])


Basic block 10:
IN:
Stack adjustment: 160
Reg 1: flags+0
Reg 3: hook+0
Reg 4: instr+0
Reg 6: regs+0
Reg 7: fn+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 regs ] [147])
  name: hook
    offset 0
      (reg/v/f:SI 3 r3 [orig:135 hook ] [135])
  name: flags
    offset 0
      (reg/v:SI 1 r1 [orig:136 flags ] [136])
  name: instr
    offset 0
      (reg/v:SI 4 r4 [orig:141 instr ] [141])
  name: fn
    offset 0
      (reg/v/f:SI 7 r7 [orig:137 fn ] [137])

OUT:
Stack adjustment: 160
Reg 1: flags+0
Reg 3: hook+0
Reg 4: instr+0
Reg 6: regs+0
Reg 7: fn+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 regs ] [147])
  name: hook
    offset 0
      (reg/v/f:SI 3 r3 [orig:135 hook ] [135])
  name: flags
    offset 0
      (reg/v:SI 1 r1 [orig:136 flags ] [136])
  name: instr
    offset 0
      (reg/v:SI 4 r4 [orig:141 instr ] [141])
  name: fn
    offset 0
      (reg/v/f:SI 7 r7 [orig:137 fn ] [137])


Basic block 11:
IN:
Stack adjustment: 160
Reg 1: flags+0
Reg 3: hook+0
Reg 4: instr+0
Reg 6: regs+0
Reg 7: fn+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 regs ] [147])
  name: instr
    offset 0
      (reg/v:SI 4 r4 [orig:141 instr ] [141])
  name: hook
    offset 0
      (reg/v/f:SI 3 r3 [orig:135 hook ] [135])
  name: flags
    offset 0
      (reg/v:SI 1 r1 [orig:136 flags ] [136])
  name: fn
    offset 0
      (reg/v/f:SI 7 r7 [orig:137 fn ] [137])

OUT:
Stack adjustment: 160
Reg 4: instr+0
Reg 6: regs+0
Reg 7: fn+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 regs ] [147])
  name: instr
    offset 0
      (reg/v:SI 4 r4 [orig:141 instr ] [141])
  name: fn
    offset 0
      (reg/v/f:SI 7 r7 [orig:137 fn ] [137])


Basic block 12:
IN:
Stack adjustment: 160
Reg 4: instr+0
Reg 6: regs+0
Reg 7: fn+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 regs ] [147])
  name: fn
    offset 0
      (reg/v/f:SI 7 r7 [orig:137 fn ] [137])
  name: instr
    offset 0
      (reg/v:SI 4 r4 [orig:141 instr ] [141])

OUT:
Stack adjustment: 160
Reg 4: instr+0
Reg 6: regs+0
Reg 7: fn+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 regs ] [147])
  name: instr
    offset 0
      (reg/v:SI 4 r4 [orig:141 instr ] [141])
  name: fn
    offset 0
      (reg/v/f:SI 7 r7 [orig:137 fn ] [137])


Basic block 13:
IN:
Stack adjustment: 160
Reg 4: instr+0
Reg 6: regs+0
Reg 7: fn+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 regs ] [147])
  name: fn
    offset 0
      (reg/v/f:SI 7 r7 [orig:137 fn ] [137])
  name: instr
    offset 0
      (reg/v:SI 4 r4 [orig:141 instr ] [141])

OUT:
Stack adjustment: 160
Reg 4: instr+0
Reg 6: regs+0
Reg 7: fn+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 regs ] [147])
  name: instr
    offset 0
      (reg/v:SI 4 r4 [orig:141 instr ] [141])
  name: fn
    offset 0
      (reg/v/f:SI 7 r7 [orig:137 fn ] [137])


Basic block 14:
IN:
Stack adjustment: 160
Reg 4: instr+0
Reg 6: regs+0
Reg 7: fn+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 regs ] [147])
  name: fn
    offset 0
      (reg/v/f:SI 7 r7 [orig:137 fn ] [137])
  name: instr
    offset 0
      (reg/v:SI 4 r4 [orig:141 instr ] [141])

OUT:
Stack adjustment: 160
Reg 4: instr+0
Reg 6: regs+0
Reg 7: fn+0
Variables:
  name: regs
    offset 0
      (reg/v/f:SI 6 r6 [orig:147 regs ] [147])
  name: instr
    offset 0
      (reg/v:SI 4 r4 [orig:141 instr ] [141])
  name: fn
    offset 0
      (reg/v/f:SI 7 r7 [orig:137 fn ] [137])


15 basic blocks, 21 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; live  kill	

Successors:  2 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]


Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; lr  def 	 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 13 [sp] 24 [cc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 24 [cc]
;; live  kill	

Successors:  3 [72.0%]  (fallthru) 7 [28.0%] 
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 3 , prev 2, next 4, loop_depth 0, count 0, freq 648, maybe hot.
Predecessors:  2 [72.0%]  (fallthru)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 3 [r3] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

Successors:  4 [50.0%]  (fallthru) 6 [50.0%] 
;; lr  out 	 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 13 [sp]


Basic block 4 , prev 3, next 5, loop_depth 0, count 0, freq 324, maybe hot.
Predecessors:  3 [50.0%]  (fallthru)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 14 [lr] 24 [cc]
;; live  in  	 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0] 2 [r2] 4 [r4] 24 [cc]
;; live  kill	 3 [r3] 14 [lr] 24 [cc]

Successors:  5 [50.0%]  (fallthru) 7 [50.0%] 
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 5 , prev 4, next 6, loop_depth 0, count 0, freq 162, maybe hot.
Predecessors:  4 [50.0%]  (fallthru)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 4 [r4] 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 14 [lr] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0] 2 [r2] 4 [r4]
;; live  kill	 3 [r3] 14 [lr] 24 [cc]

Successors:  7 [100.0%] 
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 6 , prev 5, next 7, loop_depth 0, count 0, freq 324, maybe hot.
Predecessors:  3 [50.0%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 2 [r2] 4 [r4] 14 [lr] 24 [cc]
;; live  in  	 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0] 2 [r2] 4 [r4]
;; live  kill	 14 [lr] 24 [cc]

Successors:  7 [100.0%]  (fallthru)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 7 , prev 6, next 8, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  4 [50.0%]  2 [28.0%]  6 [100.0%]  (fallthru) 5 [100.0%] 
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7]
;; live  kill	 14 [lr]

Successors:  10 [100.0%] 
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]


Basic block 8 , prev 7, next 9, loop_depth 1, count 0, freq 9100, maybe hot.
Predecessors:  10 [91.0%] 
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; lr  use 	 3 [r3] 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 12 [ip] 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	 0 [r0] 12 [ip] 24 [cc]
;; live  kill	

Successors:  9 [28.0%]  (fallthru) 10 [72.0%]  (dfs_back)
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]


Basic block 9 , prev 8, next 10, loop_depth 1, count 0, freq 2548, maybe hot.
Predecessors:  8 [28.0%]  (fallthru)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; lr  use 	 3 [r3] 6 [r6] 7 [r7] 13 [sp]
;; lr  def 	 0 [r0] 12 [ip] 14 [lr] 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	 0 [r0] 7 [r7] 12 [ip] 14 [lr] 24 [cc]
;; live  kill	

Successors:  10 [100.0%]  (fallthru,dfs_back)
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]


Basic block 10 , prev 9, next 11, loop_depth 1, count 0, freq 10000, maybe hot.
Predecessors:  8 [72.0%]  (dfs_back) 9 [100.0%]  (fallthru,dfs_back) 7 [100.0%] 
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

Successors:  8 [91.0%]  11 [9.0%]  (fallthru,loop_exit)
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]


Basic block 11 , prev 10, next 12, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  10 [9.0%]  (fallthru,loop_exit)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; lr  use 	 1 [r1] 7 [r7] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	 14 [lr]

Successors:  12 [69.8%]  (fallthru) 13 [30.2%] 
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]


Basic block 12 , prev 11, next 13, loop_depth 0, count 0, freq 628, maybe hot.
Predecessors:  11 [69.8%]  (fallthru)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; lr  use 	 4 [r4] 6 [r6] 7 [r7] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]

Successors:  14 [87.5%]  13 [12.6%]  (fallthru)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]


Basic block 13 , prev 12, next 14, loop_depth 0, count 0, freq 351, maybe hot.
Predecessors:  12 [12.6%]  (fallthru) 11 [30.2%] 
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; lr  use 	 5 [r5] 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr]
;; live  kill	 14 [lr]

Successors:  14 [100.0%]  (fallthru)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]


Basic block 14 , prev 13, next 1, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  13 [100.0%]  (fallthru) 12 [87.5%] 
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

Successors:  EXIT [100.0%] 
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]


Basic block 1 , prev 14, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  14 [100.0%] 
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(4){ }u-1(5){ }u-1(6){ }u-1(7){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

Successors: 
;; lr  out 	
;; live  out 	




do_undefinstr

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;;  exit block uses 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 5[r5] 6[r6] 7[r7] 12[ip] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={17d,15u} r1={9d,4u} r2={12d,7u} r3={12d,13u,5d} r4={5d,7u} r5={3d,9u} r6={2d,5u,3d} r7={3d,5u} r12={9d,6u} r13={3d,27u} r14={12d,7u} r15={4d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={16d,10u} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={4d} r38={4d} r39={4d} r40={4d} r41={4d} r42={4d} r43={4d} r44={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={4d} r101={4d} r102={4d} r103={4d} r104={4d} r105={4d} r106={4d} r107={4d} r108={4d} r109={4d} r110={4d} r111={4d} r112={4d} r113={4d} r114={4d} r115={4d} r116={4d} r117={4d} r118={4d} r119={4d} r120={4d} r121={4d} r122={4d} r123={4d} r124={4d} r125={4d} r126={4d} r127={4d} 
;;    total ref usage 666{543d,115u,8e} in 73{69 regular + 4 call} insns.
(note 1 0 172 NOTE_INSN_DELETED)

(note 172 1 4 2 ( regs (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ regs ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; lr  def 	 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 13 [sp] 24 [cc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 24 [cc]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 172 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 4 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 3 154 2 NOTE_INSN_DELETED)

(insn/f:TI 154 7 6 2 arch/arm/kernel/traps.c:342 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 5 r5))
            (use (reg:SI 6 r6))
            (use (reg:SI 7 r7))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 7 r7)
            (expr_list:REG_DEAD (reg:SI 6 r6)
                (expr_list:REG_DEAD (reg:SI 5 r5)
                    (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                                (set/f (reg/f:SI 13 sp)
                                    (plus:SI (reg/f:SI 13 sp)
                                        (const_int -20 [0xffffffffffffffec])))
                                (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                                    (reg:SI 4 r4))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 4 [0x4])) [0 S4 A32])
                                    (reg:SI 5 r5))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 8 [0x8])) [0 S4 A32])
                                    (reg:SI 6 r6))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 12 [0xc])) [0 S4 A32])
                                    (reg:SI 7 r7))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 16 [0x10])) [0 S4 A32])
                                    (reg:SI 14 lr))
                            ])
                        (nil)))))))

(insn:TI 6 154 19 2 arch/arm/kernel/traps.c:343 (set (reg:SI 3 r3 [orig:149 <variable>.uregs+64 ] [149])
        (mem/s/j:SI (plus:SI (reg/f:SI 0 r0 [orig:147 regs ] [147])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 6 r6 [orig:147 regs ] [147])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
        (nil)))

(insn:TI 19 6 155 2 arch/arm/kernel/traps.c:353 (set (reg:SI 5 r5 [orig:150 <variable>.uregs+60 ] [150])
        (mem/s/j:SI (plus:SI (reg/f:SI 0 r0 [orig:147 regs ] [147])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 6 r6 [orig:147 regs ] [147])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])
        (nil)))

(insn/f 155 19 156 2 arch/arm/kernel/traps.c:342 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -140 [0xffffffffffffff74]))) 4 {*arm_addsi3} (nil))

(note 156 155 24 2 NOTE_INSN_PROLOGUE_END)

(insn:TI 24 156 138 2 arch/arm/kernel/traps.c:357 (set (reg:SI 1 r1 [151])
        (and:SI (reg:SI 3 r3 [orig:149 <variable>.uregs+64 ] [149])
            (const_int 31 [0x1f]))) 67 {*arm_andsi3_insn} (nil))

(insn 138 24 139 2 arch/arm/kernel/traps.c:343 discrim 2 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (and:SI (reg:SI 3 r3 [orig:149 <variable>.uregs+64 ] [149])
                        (const_int 32 [0x20]))
                    (const_int 0 [0x0])))
            (set (reg:SI 3 r3 [148])
                (and:SI (reg:SI 3 r3 [orig:149 <variable>.uregs+64 ] [149])
                    (const_int 32 [0x20])))
        ]) 69 {*andsi3_compare0} (nil))

(insn:TI 139 138 173 2 arch/arm/kernel/traps.c:343 discrim 2 (set (reg/v:SI 2 r2 [orig:142 correction ] [142])
        (if_then_else:SI (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (const_int 2 [0x2])
            (const_int 4 [0x4]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (nil)))

(note 173 139 25 2 ( correction (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:142 correction ] [142])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 25 173 20 2 arch/arm/kernel/traps.c:357 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 1 r1 [151])
            (const_int 19 [0x13]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [151])
        (nil)))

(insn:TI 20 25 2 2 arch/arm/kernel/traps.c:353 (set (reg:SI 5 r5 [orig:146 D.18571 ] [146])
        (minus:SI (reg:SI 5 r5 [orig:150 <variable>.uregs+60 ] [150])
            (reg/v:SI 2 r2 [orig:142 correction ] [142]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:142 correction ] [142])
        (nil)))

(insn 2 20 21 2 arch/arm/kernel/traps.c:342 (set (reg/v/f:SI 6 r6 [orig:147 regs ] [147])
        (reg:SI 0 r0 [ regs ])) 167 {*arm_movsi_insn} (nil))

(insn:TI 21 2 28 2 arch/arm/kernel/traps.c:353 (set (mem/s/j:SI (plus:SI (reg/f:SI 0 r0 [orig:147 regs ] [147])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])
        (reg:SI 5 r5 [orig:146 D.18571 ] [146])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 0 r0 [orig:147 regs ] [147])
        (nil)))

(insn:TI 28 21 174 2 arch/arm/kernel/traps.c:367 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 4 r4 [orig:141 instr ] [141])
            (mem:SI (reg:SI 5 r5 [orig:146 D.18571 ] [146]) [0 S4 A32]))) 2345 {neon_vornv2di+78} (nil))

(note 174 28 26 2 ( instr (expr_list:REG_DEP_TRUE (reg/v:SI 4 r4 [orig:141 instr ] [141])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn 26 174 32 2 arch/arm/kernel/traps.c:357 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 59)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
            (nil))))
;; End of basic block 2 -> ( 3 7)
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  3 [72.0%]  (fallthru)
;; Succ edge  7 [28.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 3 [r3] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  2 [72.0%]  (fallthru)
(note 32 26 34 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn:TI 34 32 35 3 arch/arm/kernel/traps.c:368 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [148])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [148])
        (nil)))

(jump_insn:TI 35 34 36 3 arch/arm/kernel/traps.c:368 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 54)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 3 -> ( 4 6)
;; lr  out 	 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  4 [50.0%]  (fallthru)
;; Succ edge  6 [50.0%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 14 [lr] 24 [cc]
;; live  in  	 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0] 2 [r2] 4 [r4] 24 [cc]
;; live  kill	 3 [r3] 14 [lr] 24 [cc]

;; Pred edge  3 [50.0%]  (fallthru)
(note 36 35 40 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note 40 36 42 4 NOTE_INSN_DELETED)

(note 42 40 38 4 NOTE_INSN_DELETED)

(insn:TI 38 42 175 4 arch/arm/kernel/traps.c:369 (set (reg/v:SI 0 r0 [ __p ])
        (reg:SI 5 r5 [orig:146 D.18571 ] [146])) 167 {*arm_movsi_insn} (nil))

(note 175 38 176 4 ( regs (expr_list:REG_DEP_TRUE (reg/v/f:SI 6 r6 [orig:147 regs ] [147])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 176 175 39 4 ( __p (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [ __p ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 39 176 179 4 arch/arm/kernel/traps.c:369 discrim 3 (parallel [
            (set (reg/v:SI 0 r0 [ __e ])
                (asm_operands/v:SI (".ifnc %0,r0 ; .err ; .endif
	.ifnc %1,r2 ; .err ; .endif
	bl	__get_user_2") ("=&r") 0 [
                        (reg/v:SI 0 r0 [ __p ])
                    ]
                     [
                        (asm_input:SI ("0") 0)
                    ] 7011968))
            (set (reg/v:SI 2 r2 [ __r2 ])
                (asm_operands/v:SI (".ifnc %0,r0 ; .err ; .endif
	.ifnc %1,r2 ; .err ; .endif
	bl	__get_user_2") ("=r") 1 [
                        (reg/v:SI 0 r0 [ __p ])
                    ]
                     [
                        (asm_input:SI ("0") 0)
                    ] 7011968))
            (clobber (reg:QI 24 cc))
            (clobber (reg:QI 14 lr))
            (clobber (reg:QI 3 r3))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (expr_list:REG_UNUSED (reg:QI 14 lr)
            (expr_list:REG_UNUSED (reg:QI 3 r3)
                (expr_list:REG_UNUSED (reg/v:SI 0 r0 [ __e ])
                    (nil))))))

(note 179 39 180 4 ( __e (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [ __e ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 180 179 177 4 ( __p (nil)) NOTE_INSN_VAR_LOCATION)

(note 177 180 178 4 ( correction (nil)) NOTE_INSN_VAR_LOCATION)

(note 178 177 41 4 ( __r2 (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [ __r2 ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 41 178 43 4 arch/arm/kernel/traps.c:369 discrim 5 (set (reg/v:SI 4 r4 [orig:141 instr ] [141])
        (zero_extend:SI (reg:HI 2 r2 [ __r2 ]))) 144 {*arm_zero_extendhisi2_v6} (expr_list:REG_DEAD (reg:HI 2 r2 [ __r2 ])
        (nil)))

(insn:TI 43 41 44 4 arch/arm/kernel/traps.c:370 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 4 r4 [orig:141 instr ] [141])
            (const_int 59392 [0xe800]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 44 43 45 4 arch/arm/kernel/traps.c:370 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 59)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 4 -> ( 5 7)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  5 [50.0%]  (fallthru)
;; Succ edge  7 [50.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 4 [r4] 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 14 [lr] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0] 2 [r2] 4 [r4]
;; live  kill	 3 [r3] 14 [lr] 24 [cc]

;; Pred edge  4 [50.0%]  (fallthru)
(note 45 44 48 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(note 48 45 49 5 NOTE_INSN_DELETED)

(note 49 48 46 5 NOTE_INSN_DELETED)

(insn:TI 46 49 181 5 arch/arm/kernel/traps.c:372 (set (reg/v:SI 0 r0 [ __p ])
        (plus:SI (reg:SI 5 r5 [orig:146 D.18571 ] [146])
            (const_int 2 [0x2]))) 4 {*arm_addsi3} (nil))

(note 181 46 182 5 ( __e (nil)) NOTE_INSN_VAR_LOCATION)

(note 182 181 47 5 ( __p (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [ __p ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 47 182 185 5 arch/arm/kernel/traps.c:372 discrim 3 (parallel [
            (set (reg/v:SI 0 r0 [ __e ])
                (asm_operands/v:SI (".ifnc %0,r0 ; .err ; .endif
	.ifnc %1,r2 ; .err ; .endif
	bl	__get_user_2") ("=&r") 0 [
                        (reg/v:SI 0 r0 [ __p ])
                    ]
                     [
                        (asm_input:SI ("0") 0)
                    ] 7011973))
            (set (reg/v:SI 2 r2 [ __r2 ])
                (asm_operands/v:SI (".ifnc %0,r0 ; .err ; .endif
	.ifnc %1,r2 ; .err ; .endif
	bl	__get_user_2") ("=r") 1 [
                        (reg/v:SI 0 r0 [ __p ])
                    ]
                     [
                        (asm_input:SI ("0") 0)
                    ] 7011973))
            (clobber (reg:QI 24 cc))
            (clobber (reg:QI 14 lr))
            (clobber (reg:QI 3 r3))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (expr_list:REG_UNUSED (reg:QI 14 lr)
            (expr_list:REG_UNUSED (reg:QI 3 r3)
                (expr_list:REG_UNUSED (reg/v:SI 0 r0 [ __e ])
                    (nil))))))

(note 185 47 186 5 ( __p (nil)) NOTE_INSN_VAR_LOCATION)

(note 186 185 183 5 ( __e (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [ __e ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 183 186 184 5 ( __r2 (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [ __r2 ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 184 183 50 5 ( __r2 (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 50 184 187 5 arch/arm/kernel/traps.c:374 (set (reg:SI 2 r2 [orig:154 __r2.298 ] [154])
        (zero_extend:SI (reg:HI 2 r2 [ __r2 ]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(note 187 50 51 5 ( __r2 (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 51 187 168 5 arch/arm/kernel/traps.c:374 (set (reg/v:SI 4 r4 [orig:141 instr ] [141])
        (ior:SI (ashift:SI (reg/v:SI 4 r4 [orig:141 instr ] [141])
                (const_int 16 [0x10]))
            (reg:SI 2 r2 [orig:154 __r2.298 ] [154]))) 270 {*arith_shiftsi} (expr_list:REG_DEAD (reg:SI 2 r2 [orig:154 __r2.298 ] [154])
        (nil)))

(jump_insn 168 51 169 5 (set (pc)
        (label_ref 59)) -1 (nil))
;; End of basic block 5 -> ( 7)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  7 [100.0%] 

(barrier 169 168 188)

(note 188 169 189 6 ( regs (expr_list:REG_DEP_TRUE (reg/f:SI 0 r0 [orig:147 regs ] [147])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 189 188 190 6 ( correction (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:142 correction ] [142])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 190 189 54 6 ( __e (nil)) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 3) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 2 [r2] 4 [r4] 14 [lr] 24 [cc]
;; live  in  	 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0] 2 [r2] 4 [r4]
;; live  kill	 14 [lr] 24 [cc]

;; Pred edge  3 [50.0%] 
(code_label 54 190 55 6 150 "" [1 uses])

(note 55 54 56 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn:TI 56 55 191 6 arch/arm/kernel/traps.c:377 (set (reg/v:SI 0 r0 [ __p ])
        (reg:SI 5 r5 [orig:146 D.18571 ] [146])) 167 {*arm_movsi_insn} (nil))

(note 191 56 192 6 ( __p (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [ __p ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 192 191 57 6 ( regs (expr_list:REG_DEP_TRUE (reg/v/f:SI 6 r6 [orig:147 regs ] [147])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 57 192 195 6 arch/arm/kernel/traps.c:377 discrim 4 (parallel [
            (set (reg/v:SI 0 r0 [ __e ])
                (asm_operands/v:SI (".ifnc %0,r0 ; .err ; .endif
	.ifnc %1,r2 ; .err ; .endif
	bl	__get_user_4") ("=&r") 0 [
                        (reg/v:SI 0 r0 [ __p ])
                    ]
                     [
                        (asm_input:SI ("0") 0)
                    ] 7011979))
            (set (reg/v:SI 2 r2 [ __r2 ])
                (asm_operands/v:SI (".ifnc %0,r0 ; .err ; .endif
	.ifnc %1,r2 ; .err ; .endif
	bl	__get_user_4") ("=r") 1 [
                        (reg/v:SI 0 r0 [ __p ])
                    ]
                     [
                        (asm_input:SI ("0") 0)
                    ] 7011979))
            (clobber (reg:QI 24 cc))
            (clobber (reg:QI 14 lr))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (expr_list:REG_UNUSED (reg:QI 14 lr)
            (expr_list:REG_UNUSED (reg/v:SI 0 r0 [ __e ])
                (nil)))))

(note 195 57 196 6 ( __p (nil)) NOTE_INSN_VAR_LOCATION)

(note 196 195 193 6 ( __e (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [ __e ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 193 196 194 6 ( __r2 (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [ __r2 ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 194 193 58 6 ( correction (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 58 194 197 6 arch/arm/kernel/traps.c:377 discrim 5 (set (reg/v:SI 4 r4 [orig:141 instr ] [141])
        (reg/v:SI 2 r2 [ __r2 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 2 r2 [ __r2 ])
        (nil)))
;; End of basic block 6 -> ( 7)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  7 [100.0%]  (fallthru)

(note 197 58 198 7 ( __e (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [ __e ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 198 197 199 7 ( regs (expr_list:REG_DEP_TRUE (reg/v/f:SI 6 r6 [orig:147 regs ] [147])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 199 198 200 7 ( correction (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:142 correction ] [142])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 200 199 201 7 ( __e (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [ __e ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 201 200 59 7 ( __r2 (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [ __r2 ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 4 2 6 5) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7]
;; live  kill	 14 [lr]

;; Pred edge  4 [50.0%] 
;; Pred edge  2 [28.0%] 
;; Pred edge  6 [100.0%]  (fallthru)
;; Pred edge  5 [100.0%] 
(code_label 59 201 60 7 149 "" [3 uses])

(note 60 59 63 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn:TI 63 60 202 7 arch/arm/kernel/traps.c:331 (set (reg:SI 0 r0)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 4 [0x4])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 4 [0x4])))
        (nil)))

(note 202 63 203 7 ( __e (nil)) NOTE_INSN_VAR_LOCATION)

(note 203 202 204 7 ( __e (nil)) NOTE_INSN_VAR_LOCATION)

(note 204 203 68 7 ( __e (nil)) NOTE_INSN_VAR_LOCATION)

(insn 68 204 205 7 arch/arm/kernel/traps.c:329 (set (reg/v/f:SI 7 r7 [orig:137 fn ] [137])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(note 205 68 64 7 ( fn (expr_list:REG_DEP_TRUE (reg/v/f:SI 7 r7 [orig:137 fn ] [137])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(call_insn:TI 64 205 208 7 arch/arm/kernel/traps.c:331 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("_raw_spin_lock_irqsave") [flags 0x41] <function_decl 0x10b28b80 _raw_spin_lock_irqsave>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(note 208 64 207 7 ( __r2 (nil)) NOTE_INSN_VAR_LOCATION)

(note 207 208 206 7 ( correction (nil)) NOTE_INSN_VAR_LOCATION)

(note 206 207 66 7 ( __r2 (nil)) NOTE_INSN_VAR_LOCATION)

(insn 66 206 93 7 arch/arm/kernel/traps.c:332 (set (reg/f:SI 3 r3 [157])
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
        (nil)))

(insn:TI 93 66 65 7 arch/arm/kernel/traps.c:332 discrim 1 (set (reg/f:SI 2 r2 [174])
        (reg/f:SI 3 r3 [157])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
        (nil)))

(insn:TI 65 93 209 7 arch/arm/kernel/traps.c:331 (set (reg/v:SI 1 r1 [orig:136 flags ] [136])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(note 209 65 170 7 ( flags (expr_list:REG_DEP_TRUE (reg/v:SI 1 r1 [orig:136 flags ] [136])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn 170 209 171 7 (set (pc)
        (label_ref 86)) -1 (nil))
;; End of basic block 7 -> ( 10)
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]


;; Succ edge  10 [100.0%] 

(barrier 171 170 210)

(note 210 171 92 8 ( hook (expr_list:REG_DEP_TRUE (reg/v/f:SI 3 r3 [orig:135 hook ] [135])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 10) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; lr  use 	 3 [r3] 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 12 [ip] 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	 0 [r0] 12 [ip] 24 [cc]
;; live  kill	

;; Pred edge  10 [91.0%] 
(code_label 92 210 71 8 153 "" [1 uses])

(note 71 92 72 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn:TI 72 71 74 8 arch/arm/kernel/traps.c:333 (set (reg:SI 12 ip [orig:159 <variable>.instr_mask ] [159])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 3 r3 [orig:135 hook ] [135])
                (const_int 8 [0x8])) [0 <variable>.instr_mask+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 3 r3 [orig:135 hook ] [135])
                (const_int 8 [0x8])) [0 <variable>.instr_mask+0 S4 A32])
        (nil)))

(insn:TI 74 72 73 8 arch/arm/kernel/traps.c:333 (set (reg:SI 0 r0 [orig:160 <variable>.instr_val ] [160])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 3 r3 [orig:135 hook ] [135])
                (const_int 12 [0xc])) [0 <variable>.instr_val+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 3 r3 [orig:135 hook ] [135])
                (const_int 12 [0xc])) [0 <variable>.instr_val+0 S4 A32])
        (nil)))

(insn:TI 73 74 75 8 arch/arm/kernel/traps.c:333 (set (reg:SI 12 ip [158])
        (and:SI (reg/v:SI 4 r4 [orig:141 instr ] [141])
            (reg:SI 12 ip [orig:159 <variable>.instr_mask ] [159]))) 67 {*arm_andsi3_insn} (nil))

(insn:TI 75 73 76 8 arch/arm/kernel/traps.c:333 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 12 ip [158])
            (reg:SI 0 r0 [orig:160 <variable>.instr_val ] [160]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 12 ip [158])
        (expr_list:REG_DEAD (reg:SI 0 r0 [orig:160 <variable>.instr_val ] [160])
            (nil))))

(jump_insn:TI 76 75 77 8 arch/arm/kernel/traps.c:333 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 86)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 8 -> ( 9 10)
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]


;; Succ edge  9 [28.0%]  (fallthru)
;; Succ edge  10 [72.0%]  (dfs_back)

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; lr  use 	 3 [r3] 6 [r6] 7 [r7] 13 [sp]
;; lr  def 	 0 [r0] 12 [ip] 14 [lr] 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	 0 [r0] 7 [r7] 12 [ip] 14 [lr] 24 [cc]
;; live  kill	

;; Pred edge  8 [28.0%]  (fallthru)
(note 77 76 78 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn:TI 78 77 79 9 arch/arm/kernel/traps.c:334 (set (reg:SI 14 lr [orig:162 <variable>.cpsr_mask ] [162])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 3 r3 [orig:135 hook ] [135])
                (const_int 16 [0x10])) [0 <variable>.cpsr_mask+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 3 r3 [orig:135 hook ] [135])
                (const_int 16 [0x10])) [0 <variable>.cpsr_mask+0 S4 A32])
        (nil)))

(insn:TI 79 78 81 9 arch/arm/kernel/traps.c:334 (set (reg:SI 12 ip [orig:163 <variable>.uregs+64 ] [163])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 6 r6 [orig:147 regs ] [147])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 6 r6 [orig:147 regs ] [147])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
        (nil)))

(insn:TI 81 79 80 9 arch/arm/kernel/traps.c:334 (set (reg:SI 0 r0 [orig:164 <variable>.cpsr_val ] [164])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 3 r3 [orig:135 hook ] [135])
                (const_int 20 [0x14])) [0 <variable>.cpsr_val+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 3 r3 [orig:135 hook ] [135])
                (const_int 20 [0x14])) [0 <variable>.cpsr_val+0 S4 A32])
        (nil)))

(insn:TI 80 81 82 9 arch/arm/kernel/traps.c:334 (set (reg:SI 12 ip [161])
        (and:SI (reg:SI 14 lr [orig:162 <variable>.cpsr_mask ] [162])
            (reg:SI 12 ip [orig:163 <variable>.uregs+64 ] [163]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 14 lr [orig:162 <variable>.cpsr_mask ] [162])
        (nil)))

(insn:TI 82 80 85 9 arch/arm/kernel/traps.c:334 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 12 ip [161])
            (reg:SI 0 r0 [orig:164 <variable>.cpsr_val ] [164]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 12 ip [161])
        (expr_list:REG_DEAD (reg:SI 0 r0 [orig:164 <variable>.cpsr_val ] [164])
            (nil))))

(insn:TI 85 82 86 9 arch/arm/kernel/traps.c:335 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v/f:SI 7 r7 [orig:137 fn ] [137])
            (mem/s/f/j:SI (plus:SI (reg/v/f:SI 3 r3 [orig:135 hook ] [135])
                    (const_int 24 [0x18])) [0 <variable>.fn+0 S4 A32]))) 2345 {neon_vornv2di+78} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 9 -> ( 10)
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]


;; Succ edge  10 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 8 9 7) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  8 [72.0%]  (dfs_back)
;; Pred edge  9 [100.0%]  (fallthru,dfs_back)
;; Pred edge  7 [100.0%] 
(code_label 86 85 87 10 152 "" [2 uses])

(note 87 86 88 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn:TI 88 87 94 10 arch/arm/kernel/traps.c:332 (set (reg/v/f:SI 3 r3 [orig:135 hook ] [135])
        (mem/s/f/j:SI (reg/v/f:SI 3 r3 [orig:135 hook ] [135]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn:TI 94 88 95 10 arch/arm/kernel/traps.c:332 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 3 r3 [orig:135 hook ] [135])
            (reg/f:SI 2 r2 [174]))) 219 {*arm_cmpsi_insn} (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 3 r3 [orig:135 hook ] [135])
            (symbol_ref:SI ("*.LANCHOR1") [flags 0x182]))
        (nil)))

(jump_insn:TI 95 94 96 10 arch/arm/kernel/traps.c:332 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 92)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 10 -> ( 8 11)
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]


;; Succ edge  8 [91.0%] 
;; Succ edge  11 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; lr  use 	 1 [r1] 7 [r7] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  10 [9.0%]  (fallthru,loop_exit)
(note 96 95 99 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn:TI 99 96 101 11 include/linux/spinlock.h:340 (set (reg:SI 0 r0)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 4 [0x4])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 4 [0x4])))
        (nil)))

(call_insn:TI 101 99 212 11 include/linux/spinlock.h:340 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_unlock_irqrestore") [flags 0x41] <function_decl 0x10b28f00 _raw_spin_unlock_irqrestore>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(note 212 101 211 11 ( flags (nil)) NOTE_INSN_VAR_LOCATION)

(note 211 212 102 11 ( hook (nil)) NOTE_INSN_VAR_LOCATION)

(insn 102 211 103 11 arch/arm/kernel/traps.c:338 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 7 r7 [orig:137 fn ] [137])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 103 102 104 11 arch/arm/kernel/traps.c:338 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 111)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3017 [0xbc9])
            (nil))))
;; End of basic block 11 -> ( 12 13)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]


;; Succ edge  12 [69.8%]  (fallthru)
;; Succ edge  13 [30.2%] 

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; lr  use 	 4 [r4] 6 [r6] 7 [r7] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  11 [69.8%]  (fallthru)
(note 104 103 108 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(note 108 104 106 12 NOTE_INSN_DELETED)

(insn:TI 106 108 105 12 arch/arm/kernel/traps.c:338 discrim 1 (set (reg:SI 1 r1)
        (reg/v:SI 4 r4 [orig:141 instr ] [141])) 167 {*arm_movsi_insn} (nil))

(insn 105 106 107 12 arch/arm/kernel/traps.c:338 discrim 1 (set (reg:SI 0 r0)
        (reg/v/f:SI 6 r6 [orig:147 regs ] [147])) 167 {*arm_movsi_insn} (nil))

(call_insn:TI 107 105 109 12 arch/arm/kernel/traps.c:338 discrim 1 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/v/f:SI 7 r7 [orig:137 fn ] [137]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 249 {*call_value_reg_armv5} (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn:TI 109 107 110 12 arch/arm/kernel/traps.c:380 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn:TI 110 109 111 12 arch/arm/kernel/traps.c:380 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 134)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8745 [0x2229])
            (nil))))
;; End of basic block 12 -> ( 14 13)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]


;; Succ edge  14 [87.5%] 
;; Succ edge  13 [12.6%]  (fallthru)

;; Start of basic block ( 12 11) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; lr  use 	 5 [r5] 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr]
;; live  kill	 14 [lr]

;; Pred edge  12 [12.6%]  (fallthru)
;; Pred edge  11 [30.2%] 
(code_label 111 110 112 13 154 "" [1 uses])

(note 112 111 121 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(note 121 112 151 13 NOTE_INSN_DELETED)

(insn:TI 151 121 115 13 arch/arm/kernel/traps.c:393 (set (reg:SI 14 lr [170])
        (const_int 196609 [0x30001])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 196609 [0x30001])
        (nil)))

(insn 115 151 125 13 arch/arm/kernel/traps.c:392 (set (reg:SI 12 ip [169])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 0 [0x0])
        (nil)))

(insn:TI 125 115 127 13 arch/arm/kernel/traps.c:396 (set (reg:SI 1 r1)
        (reg/v/f:SI 6 r6 [orig:147 regs ] [147])) 167 {*arm_movsi_insn} (nil))

(insn 127 125 124 13 arch/arm/kernel/traps.c:396 (set (reg:SI 3 r3)
        (reg:SI 12 ip [169])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn:TI 124 127 126 13 arch/arm/kernel/traps.c:396 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC34") [flags 0x82] <string_cst 0x1127c100>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC34") [flags 0x82] <string_cst 0x1127c100>)
        (nil)))

(insn 126 124 118 13 arch/arm/kernel/traps.c:396 (set (reg:SI 2 r2)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))

(insn:TI 118 126 150 13 arch/arm/kernel/traps.c:393 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 16 [0x10])) [0 info.si_code+0 S4 A64])
        (reg:SI 14 lr [170])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 14 lr [170])
        (expr_list:REG_EQUAL (const_int 196609 [0x30001])
            (nil))))

(insn 150 118 119 13 arch/arm/kernel/traps.c:391 (set (reg:SI 14 lr [168])
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 4 [0x4])
        (nil)))

(insn:TI 119 150 114 13 arch/arm/kernel/traps.c:394 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 20 [0x14])) [0 info._sifields._sigfault._addr+0 S4 A32])
        (reg:SI 5 r5 [orig:146 D.18571 ] [146])) 167 {*arm_movsi_insn} (nil))

(insn:TI 114 119 149 13 arch/arm/kernel/traps.c:391 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 info.si_signo+0 S4 A64])
        (reg:SI 14 lr [168])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 4 [0x4])
        (nil)))

(insn 149 114 116 13 arch/arm/kernel/traps.c:396 (set (reg:SI 14 lr [173])
        (plus:SI (reg:SI 14 lr [173])
            (const_int 2 [0x2]))) 4 {*arm_addsi3} (expr_list:REG_EQUIV (const_int 6 [0x6])
        (nil)))

(insn:TI 116 149 123 13 arch/arm/kernel/traps.c:392 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [0 info.si_errno+0 S4 A32])
        (reg:SI 12 ip [169])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 12 ip [169])
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn:TI 123 116 128 13 arch/arm/kernel/traps.c:396 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 14 lr [173])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 14 lr [173])
        (expr_list:REG_EQUAL (const_int 6 [0x6])
            (nil))))

(call_insn 128 123 134 13 arch/arm/kernel/traps.c:396 (parallel [
            (call (mem:SI (symbol_ref:SI ("arm_notify_die") [flags 0x3] <function_decl 0x512e8d00 arm_notify_die>) [0 S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_EH_REGION (const_int 0 [0x0])
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 13 -> ( 14)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]


;; Succ edge  14 [100.0%]  (fallthru)

;; Start of basic block ( 13 12) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  13 [100.0%]  (fallthru)
;; Pred edge  12 [87.5%] 
(code_label 134 128 137 14 156 "" [1 uses])

(note 137 134 157 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(note 157 137 158 14 NOTE_INSN_EPILOGUE_BEG)

(jump_insn:TI 158 157 159 14 arch/arm/kernel/traps.c:397 (unspec_volatile [
            (return)
        ] 1) 323 {*epilogue_insns} (nil))
;; End of basic block 14 -> ( 1)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 159 158 148)

(note 148 159 152 NOTE_INSN_DELETED)

(note 152 148 0 NOTE_INSN_DELETED)

