# compile vhdl design source files
vhdl xil_defaultlib  "../../../mips.srcs/sources_1/new/phaseGenerator.vhd"
