software pipelining:0.00439667725998
modulo scheduling:0.0425173058592
speculation:0.00142791321056
modulo variable expansion:0.00859235410159
exit the:0.00202990445625
body algorithm:0.000745653829582
in this:1.91345357911e-05
constrained:0.000370576482461
for:0
vliw dsp architecture:0.000859109706184
