// Seed: 1839879139
module module_0 (
    input tri0 id_0,
    output uwire id_1,
    input tri id_2,
    input tri id_3,
    input supply0 id_4,
    input wor id_5,
    input tri0 id_6,
    output supply1 id_7,
    input tri1 id_8,
    input tri1 id_9,
    output supply1 id_10
);
  assign id_7  = 1 < id_3;
  assign id_10 = 1 ? 1 : 1 == id_2;
endmodule
module module_1 (
    input tri id_0
    , id_13,
    input uwire id_1,
    input logic id_2,
    input supply1 id_3,
    input supply1 id_4,
    output supply1 id_5,
    input logic id_6,
    input wire id_7,
    output wand id_8,
    input tri id_9,
    input tri0 id_10,
    output supply0 id_11
);
  logic id_14 = id_6;
  module_0(
      id_3, id_13, id_13, id_9, id_9, id_9, id_4, id_5, id_4, id_3, id_13
  );
  assign id_5 = 1 != 1'b0;
  initial begin
    id_11 = id_10;
    id_14 <= id_2;
    disable id_15;
    id_13 = id_4;
  end
endmodule
