TimeQuest Timing Analyzer report for debouncer
Sun Jan 15 22:53:09 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clock'
 12. Slow Model Setup: 'flipflop'
 13. Slow Model Hold: 'clock'
 14. Slow Model Hold: 'flipflop'
 15. Slow Model Minimum Pulse Width: 'clock'
 16. Slow Model Minimum Pulse Width: 'flipflop'
 17. Slow Model Minimum Pulse Width: 'lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Fast Model Setup Summary
 23. Fast Model Hold Summary
 24. Fast Model Recovery Summary
 25. Fast Model Removal Summary
 26. Fast Model Minimum Pulse Width Summary
 27. Fast Model Setup: 'clock'
 28. Fast Model Setup: 'flipflop'
 29. Fast Model Hold: 'clock'
 30. Fast Model Hold: 'flipflop'
 31. Fast Model Minimum Pulse Width: 'clock'
 32. Fast Model Minimum Pulse Width: 'flipflop'
 33. Fast Model Minimum Pulse Width: 'lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]'
 34. Setup Times
 35. Hold Times
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Multicorner Timing Analysis Summary
 39. Setup Times
 40. Hold Times
 41. Clock to Output Times
 42. Minimum Clock to Output Times
 43. Setup Transfers
 44. Hold Transfers
 45. Report TCCS
 46. Report RSKM
 47. Unconstrained Paths
 48. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; debouncer                                                         ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------------------+
; Clock Name                                                       ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                              ;
+------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------------------+
; clock                                                            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock }                                                            ;
; flipflop                                                         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { flipflop }                                                         ;
; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] } ;
+------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                           ;
+------------+-----------------+------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                  ;
+------------+-----------------+------------+-------------------------------------------------------+
; 248.14 MHz ; 248.14 MHz      ; clock      ;                                                       ;
; 553.1 MHz  ; 450.05 MHz      ; flipflop   ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------+
; Slow Model Setup Summary          ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; clock    ; -3.030 ; -54.754       ;
; flipflop ; -0.808 ; -2.340        ;
+----------+--------+---------------+


+-----------------------------------+
; Slow Model Hold Summary           ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; clock    ; -1.409 ; -7.173        ;
; flipflop ; 0.908  ; 0.000         ;
+----------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                    ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; clock                                                            ; -1.631 ; -41.957       ;
; flipflop                                                         ; -0.611 ; -4.888        ;
; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; -0.611 ; -1.222        ;
+------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock'                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.030 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[1]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[32] ; clock        ; clock       ; 1.000        ; 0.314      ; 4.382      ;
; -2.950 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[1]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[31] ; clock        ; clock       ; 1.000        ; 0.314      ; 4.302      ;
; -2.906 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[2]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[32] ; clock        ; clock       ; 1.000        ; 0.314      ; 4.258      ;
; -2.871 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[3]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[32] ; clock        ; clock       ; 1.000        ; 0.314      ; 4.223      ;
; -2.870 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[1]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[30] ; clock        ; clock       ; 1.000        ; 0.314      ; 4.222      ;
; -2.826 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[2]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[31] ; clock        ; clock       ; 1.000        ; 0.314      ; 4.178      ;
; -2.791 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[3]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[31] ; clock        ; clock       ; 1.000        ; 0.314      ; 4.143      ;
; -2.790 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[1]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[29] ; clock        ; clock       ; 1.000        ; 0.314      ; 4.142      ;
; -2.746 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[4]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[32] ; clock        ; clock       ; 1.000        ; 0.314      ; 4.098      ;
; -2.746 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[2]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[30] ; clock        ; clock       ; 1.000        ; 0.314      ; 4.098      ;
; -2.711 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[5]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[32] ; clock        ; clock       ; 1.000        ; 0.314      ; 4.063      ;
; -2.711 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[3]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[30] ; clock        ; clock       ; 1.000        ; 0.314      ; 4.063      ;
; -2.710 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[1]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[28] ; clock        ; clock       ; 1.000        ; 0.314      ; 4.062      ;
; -2.666 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[4]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[31] ; clock        ; clock       ; 1.000        ; 0.314      ; 4.018      ;
; -2.666 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[2]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[29] ; clock        ; clock       ; 1.000        ; 0.314      ; 4.018      ;
; -2.631 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[5]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[31] ; clock        ; clock       ; 1.000        ; 0.314      ; 3.983      ;
; -2.631 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[3]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[29] ; clock        ; clock       ; 1.000        ; 0.314      ; 3.983      ;
; -2.630 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[1]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[27] ; clock        ; clock       ; 1.000        ; 0.314      ; 3.982      ;
; -2.612 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[9]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[32] ; clock        ; clock       ; 1.000        ; -0.037     ; 3.613      ;
; -2.591 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[6]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[32] ; clock        ; clock       ; 1.000        ; 0.314      ; 3.943      ;
; -2.586 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[4]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[30] ; clock        ; clock       ; 1.000        ; 0.314      ; 3.938      ;
; -2.586 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[2]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[28] ; clock        ; clock       ; 1.000        ; 0.314      ; 3.938      ;
; -2.551 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[5]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[30] ; clock        ; clock       ; 1.000        ; 0.314      ; 3.903      ;
; -2.551 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[3]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[28] ; clock        ; clock       ; 1.000        ; 0.314      ; 3.903      ;
; -2.550 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[1]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[26] ; clock        ; clock       ; 1.000        ; 0.314      ; 3.902      ;
; -2.539 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[10] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[32] ; clock        ; clock       ; 1.000        ; -0.037     ; 3.540      ;
; -2.532 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[9]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[31] ; clock        ; clock       ; 1.000        ; -0.037     ; 3.533      ;
; -2.511 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[7]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[32] ; clock        ; clock       ; 1.000        ; 0.314      ; 3.863      ;
; -2.511 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[6]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[31] ; clock        ; clock       ; 1.000        ; 0.314      ; 3.863      ;
; -2.506 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[4]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[29] ; clock        ; clock       ; 1.000        ; 0.314      ; 3.858      ;
; -2.506 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[2]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[27] ; clock        ; clock       ; 1.000        ; 0.314      ; 3.858      ;
; -2.471 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[5]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[29] ; clock        ; clock       ; 1.000        ; 0.314      ; 3.823      ;
; -2.471 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[3]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[27] ; clock        ; clock       ; 1.000        ; 0.314      ; 3.823      ;
; -2.470 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[1]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[25] ; clock        ; clock       ; 1.000        ; 0.314      ; 3.822      ;
; -2.460 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[11] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[32] ; clock        ; clock       ; 1.000        ; -0.037     ; 3.461      ;
; -2.459 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[10] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[31] ; clock        ; clock       ; 1.000        ; -0.037     ; 3.460      ;
; -2.452 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[9]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[30] ; clock        ; clock       ; 1.000        ; -0.037     ; 3.453      ;
; -2.450 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[8]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[32] ; clock        ; clock       ; 1.000        ; 0.314      ; 3.802      ;
; -2.431 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[7]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[31] ; clock        ; clock       ; 1.000        ; 0.314      ; 3.783      ;
; -2.431 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[6]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[30] ; clock        ; clock       ; 1.000        ; 0.314      ; 3.783      ;
; -2.426 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[4]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[28] ; clock        ; clock       ; 1.000        ; 0.314      ; 3.778      ;
; -2.426 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[2]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[26] ; clock        ; clock       ; 1.000        ; 0.314      ; 3.778      ;
; -2.421 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[12] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[32] ; clock        ; clock       ; 1.000        ; -0.037     ; 3.422      ;
; -2.391 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[5]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[28] ; clock        ; clock       ; 1.000        ; 0.314      ; 3.743      ;
; -2.391 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[3]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[26] ; clock        ; clock       ; 1.000        ; 0.314      ; 3.743      ;
; -2.380 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[11] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[31] ; clock        ; clock       ; 1.000        ; -0.037     ; 3.381      ;
; -2.379 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[10] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[30] ; clock        ; clock       ; 1.000        ; -0.037     ; 3.380      ;
; -2.372 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[9]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[29] ; clock        ; clock       ; 1.000        ; -0.037     ; 3.373      ;
; -2.370 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[8]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[31] ; clock        ; clock       ; 1.000        ; 0.314      ; 3.722      ;
; -2.351 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[7]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[30] ; clock        ; clock       ; 1.000        ; 0.314      ; 3.703      ;
; -2.351 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[6]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[29] ; clock        ; clock       ; 1.000        ; 0.314      ; 3.703      ;
; -2.346 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[4]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[27] ; clock        ; clock       ; 1.000        ; 0.314      ; 3.698      ;
; -2.346 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[2]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[25] ; clock        ; clock       ; 1.000        ; 0.314      ; 3.698      ;
; -2.341 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[12] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[31] ; clock        ; clock       ; 1.000        ; -0.037     ; 3.342      ;
; -2.311 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[5]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[27] ; clock        ; clock       ; 1.000        ; 0.314      ; 3.663      ;
; -2.311 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[3]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[25] ; clock        ; clock       ; 1.000        ; 0.314      ; 3.663      ;
; -2.301 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[13] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[32] ; clock        ; clock       ; 1.000        ; -0.037     ; 3.302      ;
; -2.300 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[11] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[30] ; clock        ; clock       ; 1.000        ; -0.037     ; 3.301      ;
; -2.299 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[10] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[29] ; clock        ; clock       ; 1.000        ; -0.037     ; 3.300      ;
; -2.292 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[9]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[28] ; clock        ; clock       ; 1.000        ; -0.037     ; 3.293      ;
; -2.290 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[8]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[30] ; clock        ; clock       ; 1.000        ; 0.314      ; 3.642      ;
; -2.272 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[1]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[24] ; clock        ; clock       ; 1.000        ; 0.351      ; 3.661      ;
; -2.271 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[7]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[29] ; clock        ; clock       ; 1.000        ; 0.314      ; 3.623      ;
; -2.271 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[6]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[28] ; clock        ; clock       ; 1.000        ; 0.314      ; 3.623      ;
; -2.266 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[4]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[26] ; clock        ; clock       ; 1.000        ; 0.314      ; 3.618      ;
; -2.261 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[14] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[32] ; clock        ; clock       ; 1.000        ; -0.037     ; 3.262      ;
; -2.261 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[12] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[30] ; clock        ; clock       ; 1.000        ; -0.037     ; 3.262      ;
; -2.231 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[5]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[26] ; clock        ; clock       ; 1.000        ; 0.314      ; 3.583      ;
; -2.221 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[13] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[31] ; clock        ; clock       ; 1.000        ; -0.037     ; 3.222      ;
; -2.220 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[11] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[29] ; clock        ; clock       ; 1.000        ; -0.037     ; 3.221      ;
; -2.219 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[10] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[28] ; clock        ; clock       ; 1.000        ; -0.037     ; 3.220      ;
; -2.212 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[9]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[27] ; clock        ; clock       ; 1.000        ; -0.037     ; 3.213      ;
; -2.210 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[8]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[29] ; clock        ; clock       ; 1.000        ; 0.314      ; 3.562      ;
; -2.192 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[1]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[23] ; clock        ; clock       ; 1.000        ; 0.351      ; 3.581      ;
; -2.191 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[7]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[28] ; clock        ; clock       ; 1.000        ; 0.314      ; 3.543      ;
; -2.191 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[6]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[27] ; clock        ; clock       ; 1.000        ; 0.314      ; 3.543      ;
; -2.186 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[4]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[25] ; clock        ; clock       ; 1.000        ; 0.314      ; 3.538      ;
; -2.181 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[15] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[32] ; clock        ; clock       ; 1.000        ; -0.037     ; 3.182      ;
; -2.181 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[14] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[31] ; clock        ; clock       ; 1.000        ; -0.037     ; 3.182      ;
; -2.181 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[12] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[29] ; clock        ; clock       ; 1.000        ; -0.037     ; 3.182      ;
; -2.151 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[5]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[25] ; clock        ; clock       ; 1.000        ; 0.314      ; 3.503      ;
; -2.148 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[2]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[24] ; clock        ; clock       ; 1.000        ; 0.351      ; 3.537      ;
; -2.141 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[13] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[30] ; clock        ; clock       ; 1.000        ; -0.037     ; 3.142      ;
; -2.140 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[11] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[28] ; clock        ; clock       ; 1.000        ; -0.037     ; 3.141      ;
; -2.139 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[10] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[27] ; clock        ; clock       ; 1.000        ; -0.037     ; 3.140      ;
; -2.132 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[9]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[26] ; clock        ; clock       ; 1.000        ; -0.037     ; 3.133      ;
; -2.130 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[8]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[28] ; clock        ; clock       ; 1.000        ; 0.314      ; 3.482      ;
; -2.113 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[3]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[24] ; clock        ; clock       ; 1.000        ; 0.351      ; 3.502      ;
; -2.112 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[1]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[22] ; clock        ; clock       ; 1.000        ; 0.351      ; 3.501      ;
; -2.111 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[7]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[27] ; clock        ; clock       ; 1.000        ; 0.314      ; 3.463      ;
; -2.111 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[6]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[26] ; clock        ; clock       ; 1.000        ; 0.314      ; 3.463      ;
; -2.101 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[15] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[31] ; clock        ; clock       ; 1.000        ; -0.037     ; 3.102      ;
; -2.101 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[14] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[30] ; clock        ; clock       ; 1.000        ; -0.037     ; 3.102      ;
; -2.101 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[12] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[28] ; clock        ; clock       ; 1.000        ; -0.037     ; 3.102      ;
; -2.068 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[16] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[32] ; clock        ; clock       ; 1.000        ; -0.037     ; 3.069      ;
; -2.068 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[2]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[23] ; clock        ; clock       ; 1.000        ; 0.351      ; 3.457      ;
; -2.061 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[13] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[29] ; clock        ; clock       ; 1.000        ; -0.037     ; 3.062      ;
; -2.060 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[11] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[27] ; clock        ; clock       ; 1.000        ; -0.037     ; 3.061      ;
; -2.059 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[10] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[26] ; clock        ; clock       ; 1.000        ; -0.037     ; 3.060      ;
; -2.052 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[9]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[25] ; clock        ; clock       ; 1.000        ; -0.037     ; 3.053      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'flipflop'                                                                                                                                                                         ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.808 ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[0] ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[3] ; flipflop     ; flipflop    ; 1.000        ; 0.000      ; 1.846      ;
; -0.760 ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[1] ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[3] ; flipflop     ; flipflop    ; 1.000        ; 0.000      ; 1.798      ;
; -0.728 ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[0] ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[2] ; flipflop     ; flipflop    ; 1.000        ; 0.000      ; 1.766      ;
; -0.688 ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[2] ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[3] ; flipflop     ; flipflop    ; 1.000        ; 0.000      ; 1.726      ;
; -0.680 ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[1] ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[2] ; flipflop     ; flipflop    ; 1.000        ; 0.000      ; 1.718      ;
; -0.648 ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[0] ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[1] ; flipflop     ; flipflop    ; 1.000        ; 0.000      ; 1.686      ;
; -0.265 ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[3] ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[3] ; flipflop     ; flipflop    ; 1.000        ; 0.000      ; 1.303      ;
; -0.248 ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[1] ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[1] ; flipflop     ; flipflop    ; 1.000        ; 0.000      ; 1.286      ;
; -0.226 ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[2] ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[2] ; flipflop     ; flipflop    ; 1.000        ; 0.000      ; 1.264      ;
; -0.156 ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[0] ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[0] ; flipflop     ; flipflop    ; 1.000        ; 0.000      ; 1.194      ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock'                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                           ; Launch Clock                                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.409 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 2.032      ; 1.186      ;
; -0.909 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 2.032      ; 1.186      ;
; -0.816 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[1]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 2.032      ; 1.779      ;
; -0.736 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[2]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 2.032      ; 1.859      ;
; -0.656 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[3]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 2.032      ; 1.939      ;
; -0.576 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[4]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 2.032      ; 2.019      ;
; -0.496 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[5]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 2.032      ; 2.099      ;
; -0.446 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[9]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 2.383      ; 2.500      ;
; -0.416 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[6]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 2.032      ; 2.179      ;
; -0.366 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[10] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 2.383      ; 2.580      ;
; -0.336 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[7]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 2.032      ; 2.259      ;
; -0.316 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[1]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 2.032      ; 1.779      ;
; -0.286 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[11] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 2.383      ; 2.660      ;
; -0.256 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[8]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 2.032      ; 2.339      ;
; -0.236 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[2]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 2.032      ; 1.859      ;
; -0.206 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[12] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 2.383      ; 2.740      ;
; -0.156 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[3]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 2.032      ; 1.939      ;
; -0.126 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[13] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 2.383      ; 2.820      ;
; -0.076 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[4]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 2.032      ; 2.019      ;
; -0.046 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[14] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 2.383      ; 2.900      ;
; 0.004  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[5]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 2.032      ; 2.099      ;
; 0.034  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[15] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 2.383      ; 2.980      ;
; 0.054  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[9]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 2.383      ; 2.500      ;
; 0.084  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[6]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 2.032      ; 2.179      ;
; 0.114  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[16] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 2.383      ; 3.060      ;
; 0.134  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[10] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 2.383      ; 2.580      ;
; 0.164  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[7]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 2.032      ; 2.259      ;
; 0.214  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[11] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 2.383      ; 2.660      ;
; 0.244  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[8]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 2.032      ; 2.339      ;
; 0.288  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[17] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 2.383      ; 3.234      ;
; 0.294  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[12] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 2.383      ; 2.740      ;
; 0.368  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[18] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 2.383      ; 3.314      ;
; 0.374  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[13] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 2.383      ; 2.820      ;
; 0.448  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[19] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 2.383      ; 3.394      ;
; 0.454  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[14] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 2.383      ; 2.900      ;
; 0.528  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[20] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 2.383      ; 3.474      ;
; 0.534  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[15] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 2.383      ; 2.980      ;
; 0.608  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[21] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 2.383      ; 3.554      ;
; 0.614  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[16] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 2.383      ; 3.060      ;
; 0.688  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[22] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 2.383      ; 3.634      ;
; 0.768  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[23] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 2.383      ; 3.714      ;
; 0.788  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[17] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 2.383      ; 3.234      ;
; 0.848  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[24] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 2.383      ; 3.794      ;
; 0.868  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[18] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 2.383      ; 3.314      ;
; 0.930  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[26] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[26] ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 1.216      ;
; 0.934  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[2]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[2]  ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 1.220      ;
; 0.934  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[4]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[4]  ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 1.220      ;
; 0.937  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[10] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[10] ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 1.223      ;
; 0.938  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[18] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[18] ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 1.224      ;
; 0.939  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[6]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[6]  ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 1.225      ;
; 0.939  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[8]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[8]  ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 1.225      ;
; 0.939  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[16] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[16] ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 1.225      ;
; 0.939  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[20] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[20] ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 1.225      ;
; 0.939  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[22] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[22] ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 1.225      ;
; 0.939  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[24] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[24] ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 1.225      ;
; 0.939  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[32] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[32] ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 1.225      ;
; 0.948  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[19] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 2.383      ; 3.394      ;
; 0.960  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[9]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[9]  ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 1.246      ;
; 0.960  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[25] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[25] ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 1.246      ;
; 0.968  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[11] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[11] ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 1.254      ;
; 0.968  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[27] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[27] ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 1.254      ;
; 0.969  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[7]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[7]  ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 1.255      ;
; 0.969  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[13] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[13] ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 1.255      ;
; 0.969  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[23] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[23] ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 1.255      ;
; 0.969  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[29] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[29] ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 1.255      ;
; 0.979  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[12] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[12] ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 1.265      ;
; 0.979  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[14] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[14] ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 1.265      ;
; 0.979  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[28] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[28] ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 1.265      ;
; 0.979  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[30] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[30] ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 1.265      ;
; 1.010  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[1]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[1]  ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 1.296      ;
; 1.010  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[17] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[17] ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 1.296      ;
; 1.011  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[3]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[3]  ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 1.297      ;
; 1.011  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[5]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[5]  ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 1.297      ;
; 1.011  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[15] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[15] ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 1.297      ;
; 1.011  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[19] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[19] ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 1.297      ;
; 1.011  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[21] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[21] ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 1.297      ;
; 1.011  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[31] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[31] ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 1.297      ;
; 1.028  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[20] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 2.383      ; 3.474      ;
; 1.046  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[25] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 2.346      ; 3.955      ;
; 1.108  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[21] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 2.383      ; 3.554      ;
; 1.126  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[26] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 2.346      ; 4.035      ;
; 1.150  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[8]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[9]  ; clock                                                            ; clock       ; 0.000        ; 0.351      ; 1.787      ;
; 1.188  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[22] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 2.383      ; 3.634      ;
; 1.206  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[27] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 2.346      ; 4.115      ;
; 1.211  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[7]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[9]  ; clock                                                            ; clock       ; 0.000        ; 0.351      ; 1.848      ;
; 1.230  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[8]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[10] ; clock                                                            ; clock       ; 0.000        ; 0.351      ; 1.867      ;
; 1.268  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[23] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 2.383      ; 3.714      ;
; 1.286  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[28] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 2.346      ; 4.195      ;
; 1.291  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[6]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[9]  ; clock                                                            ; clock       ; 0.000        ; 0.351      ; 1.928      ;
; 1.291  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[7]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[10] ; clock                                                            ; clock       ; 0.000        ; 0.351      ; 1.928      ;
; 1.310  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[8]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[11] ; clock                                                            ; clock       ; 0.000        ; 0.351      ; 1.947      ;
; 1.348  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[24] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 2.383      ; 3.794      ;
; 1.366  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[29] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 2.346      ; 4.275      ;
; 1.371  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[6]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[10] ; clock                                                            ; clock       ; 0.000        ; 0.351      ; 2.008      ;
; 1.371  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[7]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[11] ; clock                                                            ; clock       ; 0.000        ; 0.351      ; 2.008      ;
; 1.390  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[8]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[12] ; clock                                                            ; clock       ; 0.000        ; 0.351      ; 2.027      ;
; 1.392  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[25] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[26] ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 1.678      ;
; 1.392  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[26] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[27] ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 1.678      ;
; 1.392  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[9]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[10] ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 1.678      ;
; 1.396  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[2]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[3]  ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 1.682      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'flipflop'                                                                                                                                                                         ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.908 ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[0] ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[0] ; flipflop     ; flipflop    ; 0.000        ; 0.000      ; 1.194      ;
; 0.978 ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[2] ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[2] ; flipflop     ; flipflop    ; 0.000        ; 0.000      ; 1.264      ;
; 1.000 ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[1] ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[1] ; flipflop     ; flipflop    ; 0.000        ; 0.000      ; 1.286      ;
; 1.017 ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[3] ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[3] ; flipflop     ; flipflop    ; 0.000        ; 0.000      ; 1.303      ;
; 1.400 ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[0] ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[1] ; flipflop     ; flipflop    ; 0.000        ; 0.000      ; 1.686      ;
; 1.432 ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[1] ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[2] ; flipflop     ; flipflop    ; 0.000        ; 0.000      ; 1.718      ;
; 1.440 ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[2] ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[3] ; flipflop     ; flipflop    ; 0.000        ; 0.000      ; 1.726      ;
; 1.480 ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[0] ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[2] ; flipflop     ; flipflop    ; 0.000        ; 0.000      ; 1.766      ;
; 1.512 ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[1] ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[3] ; flipflop     ; flipflop    ; 0.000        ; 0.000      ; 1.798      ;
; 1.560 ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[0] ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[3] ; flipflop     ; flipflop    ; 0.000        ; 0.000      ; 1.846      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock'                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; clock ; Rise       ; clock                                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[10] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[10] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[11] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[11] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[12] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[12] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[13] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[13] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[14] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[14] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[15] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[15] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[16] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[16] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[17] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[17] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[18] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[18] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[19] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[19] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[1]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[1]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[20] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[20] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[21] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[21] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[22] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[22] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[23] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[23] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[24] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[24] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[25] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[25] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[26] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[26] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[27] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[27] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[28] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[28] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[29] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[29] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[2]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[2]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[30] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[30] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[31] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[31] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[32] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[32] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[3]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[3]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[4]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[4]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[5]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[5]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[6]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[6]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[7]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[7]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[8]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[8]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[9]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock|combout                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock|combout                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; counter|auto_generated|counter_reg_bit1a[0]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; counter|auto_generated|counter_reg_bit1a[0]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; counter|auto_generated|counter_reg_bit1a[10]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; counter|auto_generated|counter_reg_bit1a[10]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; counter|auto_generated|counter_reg_bit1a[11]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; counter|auto_generated|counter_reg_bit1a[11]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; counter|auto_generated|counter_reg_bit1a[12]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; counter|auto_generated|counter_reg_bit1a[12]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; counter|auto_generated|counter_reg_bit1a[13]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; counter|auto_generated|counter_reg_bit1a[13]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; counter|auto_generated|counter_reg_bit1a[14]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; counter|auto_generated|counter_reg_bit1a[14]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; counter|auto_generated|counter_reg_bit1a[15]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; counter|auto_generated|counter_reg_bit1a[15]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; counter|auto_generated|counter_reg_bit1a[16]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; counter|auto_generated|counter_reg_bit1a[16]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; counter|auto_generated|counter_reg_bit1a[17]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; counter|auto_generated|counter_reg_bit1a[17]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; counter|auto_generated|counter_reg_bit1a[18]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; counter|auto_generated|counter_reg_bit1a[18]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; counter|auto_generated|counter_reg_bit1a[19]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; counter|auto_generated|counter_reg_bit1a[19]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; counter|auto_generated|counter_reg_bit1a[1]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; counter|auto_generated|counter_reg_bit1a[1]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; counter|auto_generated|counter_reg_bit1a[20]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; counter|auto_generated|counter_reg_bit1a[20]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; counter|auto_generated|counter_reg_bit1a[21]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; counter|auto_generated|counter_reg_bit1a[21]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; counter|auto_generated|counter_reg_bit1a[22]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; counter|auto_generated|counter_reg_bit1a[22]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; counter|auto_generated|counter_reg_bit1a[23]|clk                  ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'flipflop'                                                                                                    ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------+
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; flipflop ; Rise       ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[0] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; flipflop ; Rise       ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[0] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; flipflop ; Rise       ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[1] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; flipflop ; Rise       ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[1] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; flipflop ; Rise       ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[2] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; flipflop ; Rise       ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[2] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; flipflop ; Rise       ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[3] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; flipflop ; Rise       ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[3] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; flipflop ; Rise       ; flipflop|regout                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop ; Rise       ; flipflop|regout                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; flipflop ; Rise       ; flipflop~clkctrl|inclk[0]                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop ; Rise       ; flipflop~clkctrl|inclk[0]                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; flipflop ; Rise       ; flipflop~clkctrl|outclk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop ; Rise       ; flipflop~clkctrl|outclk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; flipflop ; Rise       ; testcounter|auto_generated|counter_reg_bit1a[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop ; Rise       ; testcounter|auto_generated|counter_reg_bit1a[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; flipflop ; Rise       ; testcounter|auto_generated|counter_reg_bit1a[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop ; Rise       ; testcounter|auto_generated|counter_reg_bit1a[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; flipflop ; Rise       ; testcounter|auto_generated|counter_reg_bit1a[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop ; Rise       ; testcounter|auto_generated|counter_reg_bit1a[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; flipflop ; Rise       ; testcounter|auto_generated|counter_reg_bit1a[3]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop ; Rise       ; testcounter|auto_generated|counter_reg_bit1a[3]|clk       ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]'                                                                                          ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------+------------+-------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                            ; Clock Edge ; Target                                          ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------+------------+-------------------------------------------------+
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; flipflop                                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; flipflop                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita0|cout  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita0|cout  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita0|datab ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita0|datab ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita10|cin  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita10|cin  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita10|cout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita10|cout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita11|cin  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita11|cin  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita11|cout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita11|cout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita12|cin  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita12|cin  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita12|cout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita12|cout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita13|cin  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita13|cin  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita13|cout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita13|cout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita14|cin  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita14|cin  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita14|cout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita14|cout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita15|cin  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita15|cin  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita15|cout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita15|cout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita16|cin  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita16|cin  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita16|cout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita16|cout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita17|cin  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita17|cin  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita17|cout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita17|cout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita18|cin  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita18|cin  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita18|cout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita18|cout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita19|cin  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita19|cin  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita19|cout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita19|cout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita1|cin   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita1|cin   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita1|cout  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita1|cout  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita20|cin  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita20|cin  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita20|cout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita20|cout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita21|cin  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita21|cin  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita21|cout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita21|cout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita22|cin  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita22|cin  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita22|cout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita22|cout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita23|cin  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita23|cin  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita23|cout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita23|cout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita24|cin  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita24|cin  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita24|cout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita24|cout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita25|cin  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita25|cin  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita25|cout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita25|cout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita26|cin  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita26|cin  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita26|cout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita26|cout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita27|cin  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita27|cin  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita27|cout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita27|cout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita28|cin  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita28|cin  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita28|cout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita28|cout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita29|cin  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita29|cin  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita29|cout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita29|cout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita2|cin   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita2|cin   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita2|cout  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita2|cout  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita30|cin  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita30|cin  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita30|cout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita30|cout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita31|cin  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita31|cin  ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------+------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                    ;
+-----------+------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------+
; Data Port ; Clock Port                                                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                  ;
+-----------+------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------+
; taster    ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; -2.984 ; -2.984 ; Fall       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ;
+-----------+------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                   ;
+-----------+------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------+
; Data Port ; Clock Port                                                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                  ;
+-----------+------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------+
; taster    ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; 3.232 ; 3.232 ; Fall       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ;
+-----------+------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; hexout[*]  ; flipflop   ; 8.022 ; 8.022 ; Rise       ; flipflop        ;
;  hexout[0] ; flipflop   ; 7.825 ; 7.825 ; Rise       ; flipflop        ;
;  hexout[1] ; flipflop   ; 8.022 ; 8.022 ; Rise       ; flipflop        ;
;  hexout[2] ; flipflop   ; 8.013 ; 8.013 ; Rise       ; flipflop        ;
;  hexout[3] ; flipflop   ; 7.861 ; 7.861 ; Rise       ; flipflop        ;
;  hexout[4] ; flipflop   ; 7.840 ; 7.840 ; Rise       ; flipflop        ;
;  hexout[5] ; flipflop   ; 7.502 ; 7.502 ; Rise       ; flipflop        ;
;  hexout[6] ; flipflop   ; 7.848 ; 7.848 ; Rise       ; flipflop        ;
; output     ; flipflop   ; 5.707 ;       ; Rise       ; flipflop        ;
; output     ; flipflop   ;       ; 5.707 ; Fall       ; flipflop        ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; hexout[*]  ; flipflop   ; 7.019 ; 7.019 ; Rise       ; flipflop        ;
;  hexout[0] ; flipflop   ; 7.343 ; 7.343 ; Rise       ; flipflop        ;
;  hexout[1] ; flipflop   ; 7.542 ; 7.542 ; Rise       ; flipflop        ;
;  hexout[2] ; flipflop   ; 7.537 ; 7.537 ; Rise       ; flipflop        ;
;  hexout[3] ; flipflop   ; 7.380 ; 7.380 ; Rise       ; flipflop        ;
;  hexout[4] ; flipflop   ; 7.357 ; 7.357 ; Rise       ; flipflop        ;
;  hexout[5] ; flipflop   ; 7.019 ; 7.019 ; Rise       ; flipflop        ;
;  hexout[6] ; flipflop   ; 7.364 ; 7.364 ; Rise       ; flipflop        ;
; output     ; flipflop   ; 5.707 ;       ; Rise       ; flipflop        ;
; output     ; flipflop   ;       ; 5.707 ; Fall       ; flipflop        ;
+------------+------------+-------+-------+------------+-----------------+


+-----------------------------------+
; Fast Model Setup Summary          ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; clock    ; -0.706 ; -6.735        ;
; flipflop ; 0.317  ; 0.000         ;
+----------+--------+---------------+


+-----------------------------------+
; Fast Model Hold Summary           ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; clock    ; -0.824 ; -7.553        ;
; flipflop ; 0.355  ; 0.000         ;
+----------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                    ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; clock                                                            ; -1.380 ; -34.380       ;
; flipflop                                                         ; -0.500 ; -4.000        ;
; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; -0.500 ; -1.000        ;
+------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock'                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.706 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[1]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[32] ; clock        ; clock       ; 1.000        ; 0.136      ; 1.874      ;
; -0.671 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[1]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[31] ; clock        ; clock       ; 1.000        ; 0.136      ; 1.839      ;
; -0.656 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[2]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[32] ; clock        ; clock       ; 1.000        ; 0.136      ; 1.824      ;
; -0.636 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[1]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[30] ; clock        ; clock       ; 1.000        ; 0.136      ; 1.804      ;
; -0.636 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[3]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[32] ; clock        ; clock       ; 1.000        ; 0.136      ; 1.804      ;
; -0.621 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[2]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[31] ; clock        ; clock       ; 1.000        ; 0.136      ; 1.789      ;
; -0.601 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[1]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[29] ; clock        ; clock       ; 1.000        ; 0.136      ; 1.769      ;
; -0.601 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[3]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[31] ; clock        ; clock       ; 1.000        ; 0.136      ; 1.769      ;
; -0.586 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[4]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[32] ; clock        ; clock       ; 1.000        ; 0.136      ; 1.754      ;
; -0.586 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[2]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[30] ; clock        ; clock       ; 1.000        ; 0.136      ; 1.754      ;
; -0.567 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[5]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[32] ; clock        ; clock       ; 1.000        ; 0.136      ; 1.735      ;
; -0.566 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[1]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[28] ; clock        ; clock       ; 1.000        ; 0.136      ; 1.734      ;
; -0.566 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[3]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[30] ; clock        ; clock       ; 1.000        ; 0.136      ; 1.734      ;
; -0.551 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[4]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[31] ; clock        ; clock       ; 1.000        ; 0.136      ; 1.719      ;
; -0.551 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[2]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[29] ; clock        ; clock       ; 1.000        ; 0.136      ; 1.719      ;
; -0.532 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[5]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[31] ; clock        ; clock       ; 1.000        ; 0.136      ; 1.700      ;
; -0.531 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[1]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[27] ; clock        ; clock       ; 1.000        ; 0.136      ; 1.699      ;
; -0.531 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[3]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[29] ; clock        ; clock       ; 1.000        ; 0.136      ; 1.699      ;
; -0.519 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[6]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[32] ; clock        ; clock       ; 1.000        ; 0.136      ; 1.687      ;
; -0.516 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[4]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[30] ; clock        ; clock       ; 1.000        ; 0.136      ; 1.684      ;
; -0.516 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[2]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[28] ; clock        ; clock       ; 1.000        ; 0.136      ; 1.684      ;
; -0.497 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[5]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[30] ; clock        ; clock       ; 1.000        ; 0.136      ; 1.665      ;
; -0.496 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[1]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[26] ; clock        ; clock       ; 1.000        ; 0.136      ; 1.664      ;
; -0.496 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[3]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[28] ; clock        ; clock       ; 1.000        ; 0.136      ; 1.664      ;
; -0.490 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[9]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[32] ; clock        ; clock       ; 1.000        ; 0.002      ; 1.524      ;
; -0.484 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[7]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[32] ; clock        ; clock       ; 1.000        ; 0.136      ; 1.652      ;
; -0.484 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[6]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[31] ; clock        ; clock       ; 1.000        ; 0.136      ; 1.652      ;
; -0.481 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[4]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[29] ; clock        ; clock       ; 1.000        ; 0.136      ; 1.649      ;
; -0.481 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[2]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[27] ; clock        ; clock       ; 1.000        ; 0.136      ; 1.649      ;
; -0.462 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[5]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[29] ; clock        ; clock       ; 1.000        ; 0.136      ; 1.630      ;
; -0.461 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[1]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[25] ; clock        ; clock       ; 1.000        ; 0.136      ; 1.629      ;
; -0.461 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[3]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[27] ; clock        ; clock       ; 1.000        ; 0.136      ; 1.629      ;
; -0.459 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[10] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[32] ; clock        ; clock       ; 1.000        ; 0.002      ; 1.493      ;
; -0.455 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[9]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[31] ; clock        ; clock       ; 1.000        ; 0.002      ; 1.489      ;
; -0.449 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[7]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[31] ; clock        ; clock       ; 1.000        ; 0.136      ; 1.617      ;
; -0.449 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[6]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[30] ; clock        ; clock       ; 1.000        ; 0.136      ; 1.617      ;
; -0.446 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[4]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[28] ; clock        ; clock       ; 1.000        ; 0.136      ; 1.614      ;
; -0.446 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[2]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[26] ; clock        ; clock       ; 1.000        ; 0.136      ; 1.614      ;
; -0.444 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[8]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[32] ; clock        ; clock       ; 1.000        ; 0.136      ; 1.612      ;
; -0.427 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[5]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[28] ; clock        ; clock       ; 1.000        ; 0.136      ; 1.595      ;
; -0.426 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[3]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[26] ; clock        ; clock       ; 1.000        ; 0.136      ; 1.594      ;
; -0.425 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[11] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[32] ; clock        ; clock       ; 1.000        ; 0.002      ; 1.459      ;
; -0.424 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[10] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[31] ; clock        ; clock       ; 1.000        ; 0.002      ; 1.458      ;
; -0.420 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[9]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[30] ; clock        ; clock       ; 1.000        ; 0.002      ; 1.454      ;
; -0.414 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[7]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[30] ; clock        ; clock       ; 1.000        ; 0.136      ; 1.582      ;
; -0.414 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[6]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[29] ; clock        ; clock       ; 1.000        ; 0.136      ; 1.582      ;
; -0.411 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[4]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[27] ; clock        ; clock       ; 1.000        ; 0.136      ; 1.579      ;
; -0.411 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[2]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[25] ; clock        ; clock       ; 1.000        ; 0.136      ; 1.579      ;
; -0.409 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[8]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[31] ; clock        ; clock       ; 1.000        ; 0.136      ; 1.577      ;
; -0.403 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[12] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[32] ; clock        ; clock       ; 1.000        ; 0.002      ; 1.437      ;
; -0.392 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[5]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[27] ; clock        ; clock       ; 1.000        ; 0.136      ; 1.560      ;
; -0.391 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[3]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[25] ; clock        ; clock       ; 1.000        ; 0.136      ; 1.559      ;
; -0.390 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[11] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[31] ; clock        ; clock       ; 1.000        ; 0.002      ; 1.424      ;
; -0.389 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[10] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[30] ; clock        ; clock       ; 1.000        ; 0.002      ; 1.423      ;
; -0.385 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[9]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[29] ; clock        ; clock       ; 1.000        ; 0.002      ; 1.419      ;
; -0.379 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[7]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[29] ; clock        ; clock       ; 1.000        ; 0.136      ; 1.547      ;
; -0.379 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[6]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[28] ; clock        ; clock       ; 1.000        ; 0.136      ; 1.547      ;
; -0.376 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[1]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[24] ; clock        ; clock       ; 1.000        ; 0.134      ; 1.542      ;
; -0.376 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[4]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[26] ; clock        ; clock       ; 1.000        ; 0.136      ; 1.544      ;
; -0.374 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[8]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[30] ; clock        ; clock       ; 1.000        ; 0.136      ; 1.542      ;
; -0.368 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[12] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[31] ; clock        ; clock       ; 1.000        ; 0.002      ; 1.402      ;
; -0.357 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[5]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[26] ; clock        ; clock       ; 1.000        ; 0.136      ; 1.525      ;
; -0.356 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[13] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[32] ; clock        ; clock       ; 1.000        ; 0.002      ; 1.390      ;
; -0.355 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[11] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[30] ; clock        ; clock       ; 1.000        ; 0.002      ; 1.389      ;
; -0.354 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[10] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[29] ; clock        ; clock       ; 1.000        ; 0.002      ; 1.388      ;
; -0.350 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[9]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[28] ; clock        ; clock       ; 1.000        ; 0.002      ; 1.384      ;
; -0.344 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[7]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[28] ; clock        ; clock       ; 1.000        ; 0.136      ; 1.512      ;
; -0.344 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[6]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[27] ; clock        ; clock       ; 1.000        ; 0.136      ; 1.512      ;
; -0.341 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[1]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[23] ; clock        ; clock       ; 1.000        ; 0.134      ; 1.507      ;
; -0.341 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[4]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[25] ; clock        ; clock       ; 1.000        ; 0.136      ; 1.509      ;
; -0.339 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[8]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[29] ; clock        ; clock       ; 1.000        ; 0.136      ; 1.507      ;
; -0.334 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[14] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[32] ; clock        ; clock       ; 1.000        ; 0.002      ; 1.368      ;
; -0.333 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[12] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[30] ; clock        ; clock       ; 1.000        ; 0.002      ; 1.367      ;
; -0.326 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[2]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[24] ; clock        ; clock       ; 1.000        ; 0.134      ; 1.492      ;
; -0.322 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[5]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[25] ; clock        ; clock       ; 1.000        ; 0.136      ; 1.490      ;
; -0.321 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[13] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[31] ; clock        ; clock       ; 1.000        ; 0.002      ; 1.355      ;
; -0.320 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[11] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[29] ; clock        ; clock       ; 1.000        ; 0.002      ; 1.354      ;
; -0.319 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[10] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[28] ; clock        ; clock       ; 1.000        ; 0.002      ; 1.353      ;
; -0.315 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[9]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[27] ; clock        ; clock       ; 1.000        ; 0.002      ; 1.349      ;
; -0.309 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[7]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[27] ; clock        ; clock       ; 1.000        ; 0.136      ; 1.477      ;
; -0.309 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[6]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[26] ; clock        ; clock       ; 1.000        ; 0.136      ; 1.477      ;
; -0.306 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[1]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[22] ; clock        ; clock       ; 1.000        ; 0.134      ; 1.472      ;
; -0.306 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[3]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[24] ; clock        ; clock       ; 1.000        ; 0.134      ; 1.472      ;
; -0.304 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[8]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[28] ; clock        ; clock       ; 1.000        ; 0.136      ; 1.472      ;
; -0.299 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[15] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[32] ; clock        ; clock       ; 1.000        ; 0.002      ; 1.333      ;
; -0.299 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[14] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[31] ; clock        ; clock       ; 1.000        ; 0.002      ; 1.333      ;
; -0.298 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[12] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[29] ; clock        ; clock       ; 1.000        ; 0.002      ; 1.332      ;
; -0.291 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[2]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[23] ; clock        ; clock       ; 1.000        ; 0.134      ; 1.457      ;
; -0.286 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[13] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[30] ; clock        ; clock       ; 1.000        ; 0.002      ; 1.320      ;
; -0.285 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[11] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[28] ; clock        ; clock       ; 1.000        ; 0.002      ; 1.319      ;
; -0.284 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[10] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[27] ; clock        ; clock       ; 1.000        ; 0.002      ; 1.318      ;
; -0.280 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[9]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[26] ; clock        ; clock       ; 1.000        ; 0.002      ; 1.314      ;
; -0.274 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[7]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[26] ; clock        ; clock       ; 1.000        ; 0.136      ; 1.442      ;
; -0.274 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[6]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[25] ; clock        ; clock       ; 1.000        ; 0.136      ; 1.442      ;
; -0.271 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[1]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[21] ; clock        ; clock       ; 1.000        ; 0.134      ; 1.437      ;
; -0.271 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[3]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[23] ; clock        ; clock       ; 1.000        ; 0.134      ; 1.437      ;
; -0.269 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[8]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[27] ; clock        ; clock       ; 1.000        ; 0.136      ; 1.437      ;
; -0.264 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[15] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[31] ; clock        ; clock       ; 1.000        ; 0.002      ; 1.298      ;
; -0.264 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[14] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[30] ; clock        ; clock       ; 1.000        ; 0.002      ; 1.298      ;
; -0.263 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[12] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[28] ; clock        ; clock       ; 1.000        ; 0.002      ; 1.297      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'flipflop'                                                                                                                                                                        ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.317 ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[0] ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[3] ; flipflop     ; flipflop    ; 1.000        ; 0.000      ; 0.715      ;
; 0.334 ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[1] ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[3] ; flipflop     ; flipflop    ; 1.000        ; 0.000      ; 0.698      ;
; 0.352 ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[0] ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[2] ; flipflop     ; flipflop    ; 1.000        ; 0.000      ; 0.680      ;
; 0.369 ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[1] ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[2] ; flipflop     ; flipflop    ; 1.000        ; 0.000      ; 0.663      ;
; 0.373 ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[2] ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[3] ; flipflop     ; flipflop    ; 1.000        ; 0.000      ; 0.659      ;
; 0.387 ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[0] ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[1] ; flipflop     ; flipflop    ; 1.000        ; 0.000      ; 0.645      ;
; 0.492 ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[3] ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[3] ; flipflop     ; flipflop    ; 1.000        ; 0.000      ; 0.540      ;
; 0.507 ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[1] ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[1] ; flipflop     ; flipflop    ; 1.000        ; 0.000      ; 0.525      ;
; 0.513 ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[2] ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[2] ; flipflop     ; flipflop    ; 1.000        ; 0.000      ; 0.519      ;
; 0.525 ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[0] ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[0] ; flipflop     ; flipflop    ; 1.000        ; 0.000      ; 0.507      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock'                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                           ; Launch Clock                                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.824 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 1.037      ; 0.506      ;
; -0.631 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[1]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 1.037      ; 0.699      ;
; -0.596 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[2]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 1.037      ; 0.734      ;
; -0.561 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[3]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 1.037      ; 0.769      ;
; -0.526 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[4]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 1.037      ; 0.804      ;
; -0.491 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[5]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 1.037      ; 0.839      ;
; -0.456 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[6]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 1.037      ; 0.874      ;
; -0.433 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[9]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 1.171      ; 1.031      ;
; -0.421 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[7]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 1.037      ; 0.909      ;
; -0.398 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[10] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 1.171      ; 1.066      ;
; -0.386 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[8]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 1.037      ; 0.944      ;
; -0.363 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[11] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 1.171      ; 1.101      ;
; -0.328 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[12] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 1.171      ; 1.136      ;
; -0.324 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 1.037      ; 0.506      ;
; -0.293 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[13] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 1.171      ; 1.171      ;
; -0.258 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[14] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 1.171      ; 1.206      ;
; -0.223 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[15] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 1.171      ; 1.241      ;
; -0.188 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[16] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 1.171      ; 1.276      ;
; -0.131 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[1]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 1.037      ; 0.699      ;
; -0.096 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[2]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 1.037      ; 0.734      ;
; -0.094 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[17] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 1.171      ; 1.370      ;
; -0.061 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[3]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 1.037      ; 0.769      ;
; -0.059 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[18] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 1.171      ; 1.405      ;
; -0.026 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[4]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 1.037      ; 0.804      ;
; -0.024 ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[19] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 1.171      ; 1.440      ;
; 0.009  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[5]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 1.037      ; 0.839      ;
; 0.011  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[20] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 1.171      ; 1.475      ;
; 0.044  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[6]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 1.037      ; 0.874      ;
; 0.046  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[21] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 1.171      ; 1.510      ;
; 0.067  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[9]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 1.171      ; 1.031      ;
; 0.079  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[7]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 1.037      ; 0.909      ;
; 0.081  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[22] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 1.171      ; 1.545      ;
; 0.102  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[10] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 1.171      ; 1.066      ;
; 0.114  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[8]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 1.037      ; 0.944      ;
; 0.116  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[23] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 1.171      ; 1.580      ;
; 0.137  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[11] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 1.171      ; 1.101      ;
; 0.151  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[24] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 1.171      ; 1.615      ;
; 0.172  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[12] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 1.171      ; 1.136      ;
; 0.207  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[13] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 1.171      ; 1.171      ;
; 0.236  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[25] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 1.173      ; 1.702      ;
; 0.242  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[14] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 1.171      ; 1.206      ;
; 0.271  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[26] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 1.173      ; 1.737      ;
; 0.277  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[15] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 1.171      ; 1.241      ;
; 0.306  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[27] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 1.173      ; 1.772      ;
; 0.312  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[16] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 1.171      ; 1.276      ;
; 0.341  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[28] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 1.173      ; 1.807      ;
; 0.353  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[9]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[9]  ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 0.505      ;
; 0.353  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[25] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[25] ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 0.505      ;
; 0.353  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[26] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[26] ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 0.505      ;
; 0.356  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[2]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[2]  ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 0.508      ;
; 0.356  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[4]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[4]  ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 0.508      ;
; 0.357  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[10] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[10] ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 0.509      ;
; 0.358  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[11] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[11] ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[18] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[18] ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[20] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[20] ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[27] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[27] ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 0.510      ;
; 0.359  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[6]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[6]  ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[7]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[7]  ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[8]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[8]  ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[13] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[13] ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[16] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[16] ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[22] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[22] ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[23] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[23] ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[24] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[24] ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[29] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[29] ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[32] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[32] ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 0.511      ;
; 0.369  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[1]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[1]  ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[3]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[3]  ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[12] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[12] ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[17] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[17] ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[19] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[19] ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[28] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[28] ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 0.521      ;
; 0.370  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[5]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[5]  ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[14] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[14] ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[15] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[15] ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[21] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[21] ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[30] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[30] ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[31] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[31] ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 0.522      ;
; 0.376  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[29] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 1.173      ; 1.842      ;
; 0.406  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[17] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 1.171      ; 1.370      ;
; 0.410  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[8]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[9]  ; clock                                                            ; clock       ; 0.000        ; 0.134      ; 0.696      ;
; 0.411  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[30] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 1.173      ; 1.877      ;
; 0.441  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[18] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 1.171      ; 1.405      ;
; 0.445  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[8]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[10] ; clock                                                            ; clock       ; 0.000        ; 0.134      ; 0.731      ;
; 0.446  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[31] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 1.173      ; 1.912      ;
; 0.450  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[7]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[9]  ; clock                                                            ; clock       ; 0.000        ; 0.134      ; 0.736      ;
; 0.476  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[19] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 1.171      ; 1.440      ;
; 0.480  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[8]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[11] ; clock                                                            ; clock       ; 0.000        ; 0.134      ; 0.766      ;
; 0.481  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[32] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 1.173      ; 1.947      ;
; 0.485  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[7]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[10] ; clock                                                            ; clock       ; 0.000        ; 0.134      ; 0.771      ;
; 0.485  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[6]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[9]  ; clock                                                            ; clock       ; 0.000        ; 0.134      ; 0.771      ;
; 0.491  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[25] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[26] ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 0.643      ;
; 0.491  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[26] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[27] ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 0.643      ;
; 0.491  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[9]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[10] ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 0.643      ;
; 0.494  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[2]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[3]  ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 0.646      ;
; 0.494  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[4]  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[5]  ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 0.646      ;
; 0.495  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[10] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[11] ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 0.647      ;
; 0.496  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[11] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[12] ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 0.648      ;
; 0.496  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[18] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[19] ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 0.648      ;
; 0.496  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[27] ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[28] ; clock                                                            ; clock       ; 0.000        ; 0.000      ; 0.648      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'flipflop'                                                                                                                                                                         ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.355 ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[0] ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[0] ; flipflop     ; flipflop    ; 0.000        ; 0.000      ; 0.507      ;
; 0.367 ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[2] ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[2] ; flipflop     ; flipflop    ; 0.000        ; 0.000      ; 0.519      ;
; 0.373 ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[1] ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[1] ; flipflop     ; flipflop    ; 0.000        ; 0.000      ; 0.525      ;
; 0.388 ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[3] ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[3] ; flipflop     ; flipflop    ; 0.000        ; 0.000      ; 0.540      ;
; 0.493 ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[0] ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[1] ; flipflop     ; flipflop    ; 0.000        ; 0.000      ; 0.645      ;
; 0.507 ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[2] ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[3] ; flipflop     ; flipflop    ; 0.000        ; 0.000      ; 0.659      ;
; 0.511 ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[1] ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[2] ; flipflop     ; flipflop    ; 0.000        ; 0.000      ; 0.663      ;
; 0.528 ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[0] ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[2] ; flipflop     ; flipflop    ; 0.000        ; 0.000      ; 0.680      ;
; 0.546 ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[1] ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[3] ; flipflop     ; flipflop    ; 0.000        ; 0.000      ; 0.698      ;
; 0.563 ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[0] ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[3] ; flipflop     ; flipflop    ; 0.000        ; 0.000      ; 0.715      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock'                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clock ; Rise       ; clock                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[19] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[19] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[20] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[20] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[21] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[21] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[22] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[22] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[23] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[23] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[24] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[24] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[25] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[25] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[26] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[26] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[27] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[27] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[28] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[28] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[29] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[29] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[30] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[30] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[31] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[31] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[32] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[32] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock|combout                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock|combout                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; counter|auto_generated|counter_reg_bit1a[0]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; counter|auto_generated|counter_reg_bit1a[0]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; counter|auto_generated|counter_reg_bit1a[10]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; counter|auto_generated|counter_reg_bit1a[10]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; counter|auto_generated|counter_reg_bit1a[11]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; counter|auto_generated|counter_reg_bit1a[11]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; counter|auto_generated|counter_reg_bit1a[12]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; counter|auto_generated|counter_reg_bit1a[12]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; counter|auto_generated|counter_reg_bit1a[13]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; counter|auto_generated|counter_reg_bit1a[13]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; counter|auto_generated|counter_reg_bit1a[14]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; counter|auto_generated|counter_reg_bit1a[14]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; counter|auto_generated|counter_reg_bit1a[15]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; counter|auto_generated|counter_reg_bit1a[15]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; counter|auto_generated|counter_reg_bit1a[16]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; counter|auto_generated|counter_reg_bit1a[16]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; counter|auto_generated|counter_reg_bit1a[17]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; counter|auto_generated|counter_reg_bit1a[17]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; counter|auto_generated|counter_reg_bit1a[18]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; counter|auto_generated|counter_reg_bit1a[18]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; counter|auto_generated|counter_reg_bit1a[19]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; counter|auto_generated|counter_reg_bit1a[19]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; counter|auto_generated|counter_reg_bit1a[1]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; counter|auto_generated|counter_reg_bit1a[1]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; counter|auto_generated|counter_reg_bit1a[20]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; counter|auto_generated|counter_reg_bit1a[20]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; counter|auto_generated|counter_reg_bit1a[21]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; counter|auto_generated|counter_reg_bit1a[21]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; counter|auto_generated|counter_reg_bit1a[22]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; counter|auto_generated|counter_reg_bit1a[22]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; counter|auto_generated|counter_reg_bit1a[23]|clk                  ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'flipflop'                                                                                                    ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; flipflop ; Rise       ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; flipflop ; Rise       ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; flipflop ; Rise       ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; flipflop ; Rise       ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; flipflop ; Rise       ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; flipflop ; Rise       ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; flipflop ; Rise       ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; flipflop ; Rise       ; lpm_counter:testcounter|cntr_brh:auto_generated|safe_q[3] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; flipflop ; Rise       ; flipflop|regout                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop ; Rise       ; flipflop|regout                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; flipflop ; Rise       ; flipflop~clkctrl|inclk[0]                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop ; Rise       ; flipflop~clkctrl|inclk[0]                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; flipflop ; Rise       ; flipflop~clkctrl|outclk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop ; Rise       ; flipflop~clkctrl|outclk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; flipflop ; Rise       ; testcounter|auto_generated|counter_reg_bit1a[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop ; Rise       ; testcounter|auto_generated|counter_reg_bit1a[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; flipflop ; Rise       ; testcounter|auto_generated|counter_reg_bit1a[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop ; Rise       ; testcounter|auto_generated|counter_reg_bit1a[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; flipflop ; Rise       ; testcounter|auto_generated|counter_reg_bit1a[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop ; Rise       ; testcounter|auto_generated|counter_reg_bit1a[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; flipflop ; Rise       ; testcounter|auto_generated|counter_reg_bit1a[3]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop ; Rise       ; testcounter|auto_generated|counter_reg_bit1a[3]|clk       ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]'                                                                                          ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------+------------+-------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                            ; Clock Edge ; Target                                          ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------+------------+-------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; flipflop                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; flipflop                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita0|cout  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita0|cout  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita0|datab ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita0|datab ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita10|cin  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita10|cin  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita10|cout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita10|cout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita11|cin  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita11|cin  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita11|cout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita11|cout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita12|cin  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita12|cin  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita12|cout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita12|cout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita13|cin  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita13|cin  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita13|cout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita13|cout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita14|cin  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita14|cin  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita14|cout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita14|cout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita15|cin  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita15|cin  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita15|cout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita15|cout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita16|cin  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita16|cin  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita16|cout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita16|cout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita17|cin  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita17|cin  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita17|cout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita17|cout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita18|cin  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita18|cin  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita18|cout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita18|cout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita19|cin  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita19|cin  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita19|cout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita19|cout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita1|cin   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita1|cin   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita1|cout  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita1|cout  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita20|cin  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita20|cin  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita20|cout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita20|cout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita21|cin  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita21|cin  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita21|cout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita21|cout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita22|cin  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita22|cin  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita22|cout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita22|cout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita23|cin  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita23|cin  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita23|cout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita23|cout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita24|cin  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita24|cin  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita24|cout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita24|cout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita25|cin  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita25|cin  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita25|cout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita25|cout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita26|cin  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita26|cin  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita26|cout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita26|cout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita27|cin  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita27|cin  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita27|cout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita27|cout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita28|cin  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita28|cin  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita28|cout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita28|cout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita29|cin  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita29|cin  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita29|cout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita29|cout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita2|cin   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita2|cin   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita2|cout  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita2|cout  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita30|cin  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter|auto_generated|counter_comb_bita30|cin  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita30|cout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita30|cout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita31|cin  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter|auto_generated|counter_comb_bita31|cin  ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------+------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                    ;
+-----------+------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------+
; Data Port ; Clock Port                                                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                  ;
+-----------+------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------+
; taster    ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; -1.263 ; -1.263 ; Fall       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ;
+-----------+------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                   ;
+-----------+------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------+
; Data Port ; Clock Port                                                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                  ;
+-----------+------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------+
; taster    ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; 1.383 ; 1.383 ; Fall       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ;
+-----------+------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; hexout[*]  ; flipflop   ; 4.098 ; 4.098 ; Rise       ; flipflop        ;
;  hexout[0] ; flipflop   ; 3.953 ; 3.953 ; Rise       ; flipflop        ;
;  hexout[1] ; flipflop   ; 4.098 ; 4.098 ; Rise       ; flipflop        ;
;  hexout[2] ; flipflop   ; 4.088 ; 4.088 ; Rise       ; flipflop        ;
;  hexout[3] ; flipflop   ; 3.978 ; 3.978 ; Rise       ; flipflop        ;
;  hexout[4] ; flipflop   ; 3.966 ; 3.966 ; Rise       ; flipflop        ;
;  hexout[5] ; flipflop   ; 3.833 ; 3.833 ; Rise       ; flipflop        ;
;  hexout[6] ; flipflop   ; 3.970 ; 3.970 ; Rise       ; flipflop        ;
; output     ; flipflop   ; 2.620 ;       ; Rise       ; flipflop        ;
; output     ; flipflop   ;       ; 2.620 ; Fall       ; flipflop        ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; hexout[*]  ; flipflop   ; 3.669 ; 3.669 ; Rise       ; flipflop        ;
;  hexout[0] ; flipflop   ; 3.785 ; 3.785 ; Rise       ; flipflop        ;
;  hexout[1] ; flipflop   ; 3.934 ; 3.934 ; Rise       ; flipflop        ;
;  hexout[2] ; flipflop   ; 3.929 ; 3.929 ; Rise       ; flipflop        ;
;  hexout[3] ; flipflop   ; 3.814 ; 3.814 ; Rise       ; flipflop        ;
;  hexout[4] ; flipflop   ; 3.795 ; 3.795 ; Rise       ; flipflop        ;
;  hexout[5] ; flipflop   ; 3.669 ; 3.669 ; Rise       ; flipflop        ;
;  hexout[6] ; flipflop   ; 3.806 ; 3.806 ; Rise       ; flipflop        ;
; output     ; flipflop   ; 2.620 ;       ; Rise       ; flipflop        ;
; output     ; flipflop   ;       ; 2.620 ; Fall       ; flipflop        ;
+------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                             ;
+-------------------------------------------------------------------+---------+--------+----------+---------+---------------------+
; Clock                                                             ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack                                                  ; -3.030  ; -1.409 ; N/A      ; N/A     ; -1.631              ;
;  clock                                                            ; -3.030  ; -1.409 ; N/A      ; N/A     ; -1.631              ;
;  flipflop                                                         ; -0.808  ; 0.355  ; N/A      ; N/A     ; -0.611              ;
;  lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; N/A     ; N/A    ; N/A      ; N/A     ; -0.611              ;
; Design-wide TNS                                                   ; -57.094 ; -7.553 ; 0.0      ; 0.0     ; -48.067             ;
;  clock                                                            ; -54.754 ; -7.553 ; N/A      ; N/A     ; -41.957             ;
;  flipflop                                                         ; -2.340  ; 0.000  ; N/A      ; N/A     ; -4.888              ;
;  lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; N/A     ; N/A    ; N/A      ; N/A     ; -1.222              ;
+-------------------------------------------------------------------+---------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                    ;
+-----------+------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------+
; Data Port ; Clock Port                                                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                  ;
+-----------+------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------+
; taster    ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; -1.263 ; -1.263 ; Fall       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ;
+-----------+------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                   ;
+-----------+------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------+
; Data Port ; Clock Port                                                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                  ;
+-----------+------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------+
; taster    ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; 3.232 ; 3.232 ; Fall       ; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ;
+-----------+------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; hexout[*]  ; flipflop   ; 8.022 ; 8.022 ; Rise       ; flipflop        ;
;  hexout[0] ; flipflop   ; 7.825 ; 7.825 ; Rise       ; flipflop        ;
;  hexout[1] ; flipflop   ; 8.022 ; 8.022 ; Rise       ; flipflop        ;
;  hexout[2] ; flipflop   ; 8.013 ; 8.013 ; Rise       ; flipflop        ;
;  hexout[3] ; flipflop   ; 7.861 ; 7.861 ; Rise       ; flipflop        ;
;  hexout[4] ; flipflop   ; 7.840 ; 7.840 ; Rise       ; flipflop        ;
;  hexout[5] ; flipflop   ; 7.502 ; 7.502 ; Rise       ; flipflop        ;
;  hexout[6] ; flipflop   ; 7.848 ; 7.848 ; Rise       ; flipflop        ;
; output     ; flipflop   ; 5.707 ;       ; Rise       ; flipflop        ;
; output     ; flipflop   ;       ; 5.707 ; Fall       ; flipflop        ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; hexout[*]  ; flipflop   ; 3.669 ; 3.669 ; Rise       ; flipflop        ;
;  hexout[0] ; flipflop   ; 3.785 ; 3.785 ; Rise       ; flipflop        ;
;  hexout[1] ; flipflop   ; 3.934 ; 3.934 ; Rise       ; flipflop        ;
;  hexout[2] ; flipflop   ; 3.929 ; 3.929 ; Rise       ; flipflop        ;
;  hexout[3] ; flipflop   ; 3.814 ; 3.814 ; Rise       ; flipflop        ;
;  hexout[4] ; flipflop   ; 3.795 ; 3.795 ; Rise       ; flipflop        ;
;  hexout[5] ; flipflop   ; 3.669 ; 3.669 ; Rise       ; flipflop        ;
;  hexout[6] ; flipflop   ; 3.806 ; 3.806 ; Rise       ; flipflop        ;
; output     ; flipflop   ; 2.620 ;       ; Rise       ; flipflop        ;
; output     ; flipflop   ;       ; 2.620 ; Fall       ; flipflop        ;
+------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                         ;
+------------------------------------------------------------------+----------+----------+----------+----------+----------+
; From Clock                                                       ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------+----------+----------+----------+----------+----------+
; clock                                                            ; clock    ; 528      ; 0        ; 0        ; 0        ;
; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock    ; 33       ; 33       ; 0        ; 0        ;
; flipflop                                                         ; flipflop ; 10       ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                          ;
+------------------------------------------------------------------+----------+----------+----------+----------+----------+
; From Clock                                                       ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------+----------+----------+----------+----------+----------+
; clock                                                            ; clock    ; 528      ; 0        ; 0        ; 0        ;
; lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] ; clock    ; 33       ; 33       ; 0        ; 0        ;
; flipflop                                                         ; flipflop ; 10       ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 1     ; 1    ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 29    ; 29   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Jan 15 22:53:08 2017
Info: Command: quartus_sta debouncer -c debouncer
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'debouncer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name flipflop flipflop
    Info (332105): create_clock -period 1.000 -name lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0]
    Info (332105): create_clock -period 1.000 -name clock clock
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: counter|auto_generated|counter_comb_bita10  from: cin  to: combout
    Info (332098): Cell: counter|auto_generated|counter_comb_bita11  from: cin  to: combout
    Info (332098): Cell: counter|auto_generated|counter_comb_bita12  from: cin  to: combout
    Info (332098): Cell: counter|auto_generated|counter_comb_bita13  from: cin  to: combout
    Info (332098): Cell: counter|auto_generated|counter_comb_bita14  from: cin  to: combout
    Info (332098): Cell: counter|auto_generated|counter_comb_bita15  from: cin  to: combout
    Info (332098): Cell: counter|auto_generated|counter_comb_bita16  from: cin  to: combout
    Info (332098): Cell: counter|auto_generated|counter_comb_bita17  from: cin  to: combout
    Info (332098): Cell: counter|auto_generated|counter_comb_bita18  from: cin  to: combout
    Info (332098): Cell: counter|auto_generated|counter_comb_bita19  from: cin  to: combout
    Info (332098): Cell: counter|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info (332098): Cell: counter|auto_generated|counter_comb_bita20  from: cin  to: combout
    Info (332098): Cell: counter|auto_generated|counter_comb_bita21  from: cin  to: combout
    Info (332098): Cell: counter|auto_generated|counter_comb_bita22  from: cin  to: combout
    Info (332098): Cell: counter|auto_generated|counter_comb_bita23  from: cin  to: combout
    Info (332098): Cell: counter|auto_generated|counter_comb_bita24  from: cin  to: combout
    Info (332098): Cell: counter|auto_generated|counter_comb_bita25  from: cin  to: combout
    Info (332098): Cell: counter|auto_generated|counter_comb_bita26  from: cin  to: combout
    Info (332098): Cell: counter|auto_generated|counter_comb_bita27  from: cin  to: combout
    Info (332098): Cell: counter|auto_generated|counter_comb_bita28  from: cin  to: combout
    Info (332098): Cell: counter|auto_generated|counter_comb_bita29  from: cin  to: combout
    Info (332098): Cell: counter|auto_generated|counter_comb_bita2  from: cin  to: combout
    Info (332098): Cell: counter|auto_generated|counter_comb_bita30  from: cin  to: combout
    Info (332098): Cell: counter|auto_generated|counter_comb_bita31  from: cin  to: combout
    Info (332098): Cell: counter|auto_generated|counter_comb_bita32  from: cin  to: combout
    Info (332098): Cell: counter|auto_generated|counter_comb_bita3  from: cin  to: combout
    Info (332098): Cell: counter|auto_generated|counter_comb_bita4  from: cin  to: combout
    Info (332098): Cell: counter|auto_generated|counter_comb_bita5  from: cin  to: combout
    Info (332098): Cell: counter|auto_generated|counter_comb_bita6  from: cin  to: combout
    Info (332098): Cell: counter|auto_generated|counter_comb_bita7  from: cin  to: combout
    Info (332098): Cell: counter|auto_generated|counter_comb_bita8  from: cin  to: combout
    Info (332098): Cell: counter|auto_generated|counter_comb_bita9  from: cin  to: combout
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.030
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.030       -54.754 clock 
    Info (332119):    -0.808        -2.340 flipflop 
Info (332146): Worst-case hold slack is -1.409
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.409        -7.173 clock 
    Info (332119):     0.908         0.000 flipflop 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.631
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.631       -41.957 clock 
    Info (332119):    -0.611        -4.888 flipflop 
    Info (332119):    -0.611        -1.222 lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: counter|auto_generated|counter_comb_bita10  from: cin  to: combout
    Info (332098): Cell: counter|auto_generated|counter_comb_bita11  from: cin  to: combout
    Info (332098): Cell: counter|auto_generated|counter_comb_bita12  from: cin  to: combout
    Info (332098): Cell: counter|auto_generated|counter_comb_bita13  from: cin  to: combout
    Info (332098): Cell: counter|auto_generated|counter_comb_bita14  from: cin  to: combout
    Info (332098): Cell: counter|auto_generated|counter_comb_bita15  from: cin  to: combout
    Info (332098): Cell: counter|auto_generated|counter_comb_bita16  from: cin  to: combout
    Info (332098): Cell: counter|auto_generated|counter_comb_bita17  from: cin  to: combout
    Info (332098): Cell: counter|auto_generated|counter_comb_bita18  from: cin  to: combout
    Info (332098): Cell: counter|auto_generated|counter_comb_bita19  from: cin  to: combout
    Info (332098): Cell: counter|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info (332098): Cell: counter|auto_generated|counter_comb_bita20  from: cin  to: combout
    Info (332098): Cell: counter|auto_generated|counter_comb_bita21  from: cin  to: combout
    Info (332098): Cell: counter|auto_generated|counter_comb_bita22  from: cin  to: combout
    Info (332098): Cell: counter|auto_generated|counter_comb_bita23  from: cin  to: combout
    Info (332098): Cell: counter|auto_generated|counter_comb_bita24  from: cin  to: combout
    Info (332098): Cell: counter|auto_generated|counter_comb_bita25  from: cin  to: combout
    Info (332098): Cell: counter|auto_generated|counter_comb_bita26  from: cin  to: combout
    Info (332098): Cell: counter|auto_generated|counter_comb_bita27  from: cin  to: combout
    Info (332098): Cell: counter|auto_generated|counter_comb_bita28  from: cin  to: combout
    Info (332098): Cell: counter|auto_generated|counter_comb_bita29  from: cin  to: combout
    Info (332098): Cell: counter|auto_generated|counter_comb_bita2  from: cin  to: combout
    Info (332098): Cell: counter|auto_generated|counter_comb_bita30  from: cin  to: combout
    Info (332098): Cell: counter|auto_generated|counter_comb_bita31  from: cin  to: combout
    Info (332098): Cell: counter|auto_generated|counter_comb_bita32  from: cin  to: combout
    Info (332098): Cell: counter|auto_generated|counter_comb_bita3  from: cin  to: combout
    Info (332098): Cell: counter|auto_generated|counter_comb_bita4  from: cin  to: combout
    Info (332098): Cell: counter|auto_generated|counter_comb_bita5  from: cin  to: combout
    Info (332098): Cell: counter|auto_generated|counter_comb_bita6  from: cin  to: combout
    Info (332098): Cell: counter|auto_generated|counter_comb_bita7  from: cin  to: combout
    Info (332098): Cell: counter|auto_generated|counter_comb_bita8  from: cin  to: combout
    Info (332098): Cell: counter|auto_generated|counter_comb_bita9  from: cin  to: combout
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.706
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.706        -6.735 clock 
    Info (332119):     0.317         0.000 flipflop 
Info (332146): Worst-case hold slack is -0.824
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.824        -7.553 clock 
    Info (332119):     0.355         0.000 flipflop 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -34.380 clock 
    Info (332119):    -0.500        -4.000 flipflop 
    Info (332119):    -0.500        -1.000 lpm_counter:counter|cntr_77i:auto_generated|counter_reg_bit1a[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 439 megabytes
    Info: Processing ended: Sun Jan 15 22:53:09 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


