# do s4bits_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying /opt/altera/13.0sp1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /opt/altera/13.0sp1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {/dades/david.soldevila.puigbi/aclab/lab2/LAB2/SUMA/COMPONENTES/SUM1BIT/CODIGO/s1bit.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity s1bit
# -- Compiling architecture flujodatos of s1bit
# vcom -93 -work work {/dades/david.soldevila.puigbi/aclab/lab2/LAB2/SUMA/SUM4/CODIGO/S4bits.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity S4bits
# -- Compiling architecture estructural of S4bits
# 
# vcom -93 -work work {/dades/david.soldevila.puigbi/aclab/lab2/LAB2/SUMA/SUM4/PRUEBAS/prueba_s4bits.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prueba_S4bits
# -- Compiling architecture comp of prueba_S4bits
# ** Warning: [4] /dades/david.soldevila.puigbi/aclab/lab2/LAB2/SUMA/SUM4/PRUEBAS/prueba_s4bits.vhd(23): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] /dades/david.soldevila.puigbi/aclab/lab2/LAB2/SUMA/SUM4/PRUEBAS/prueba_s4bits.vhd(24): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] /dades/david.soldevila.puigbi/aclab/lab2/LAB2/SUMA/SUM4/PRUEBAS/prueba_s4bits.vhd(25): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs="+acc"  prueba_S4bits
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs=\"+acc\" -t 1ps prueba_S4bits 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.prueba_s4bits(comp)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
