--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/softl2/XILINX/ise_edk_147i/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml system_top.twx system_top.ncd -o
system_top.twr system_top.pcf

Design file:              system_top.ncd
Physical constraint file: system_top.pcf
Device,package,speed:     xc7z010,clg400,C,-3 (PRELIMINARY 1.08 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_timing = PERIOD TIMEGRP "clk_timing" 125 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_timing = PERIOD TIMEGRP "clk_timing" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: pll/mmcm_adv_inst/CLKIN1
  Logical resource: pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y1.CLKIN1
  Clock network: pll/clkin1
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: pll/mmcm_adv_inst/CLKIN1
  Logical resource: pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y1.CLKIN1
  Clock network: pll/clkin1
--------------------------------------------------------------------------------
Slack: 6.751ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.249ns (800.641MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: pll/mmcm_adv_inst/CLKIN1
  Logical resource: pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y1.CLKIN1
  Clock network: pll/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_camera_clk_timing = PERIOD TIMEGRP "camera_clk_timing" 25 
MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2098786 paths analyzed, 6149 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.594ns.
--------------------------------------------------------------------------------

Paths for end point ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T (RAMB36_X0Y18.DIADI0), 1943 paths
--------------------------------------------------------------------------------
Slack (setup path):     27.406ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B (RAM)
  Destination:          ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T (RAM)
  Requirement:          40.000ns
  Data Path Delay:      12.551ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.148 - 0.156)
  Source Clock:         CAMERA_PCLK_BUFGP rising at 0.000ns
  Destination Clock:    CAMERA_PCLK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B to ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    RAMB36_X0Y15.CASCADEOUTB Trcko_CASCOUT         2.259   ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
                                                           ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
    RAMB36_X0Y16.CASCADEINB  net (fanout=1)        0.065   ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/cascadelatb_tmp
    RAMB36_X0Y16.DOBDO0      Trdo_CASCINDO         0.343   ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
                                                           ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
    SLICE_X24Y34.D6          net (fanout=1)        2.183   ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_doutb
    SLICE_X24Y34.D           Tilo                  0.097   trans_ond/Main_Trans_Ond_Opt_core_inst/nx22390z6
                                                           ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux51
    SLICE_X26Y31.A1          net (fanout=10)       0.852   dina_3<4>
    SLICE_X26Y31.DQ          Tad_logic             0.800   trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9(7)
                                                           trans_ond/Main_Trans_Ond_Opt_core_inst/ix22390z59170
                                                           trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9_add8_16_muxcy_7
                                                           trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9(7)_rt
    SLICE_X28Y27.C1          net (fanout=8)        1.181   trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9(7)
    SLICE_X28Y27.DMUX        Topcd                 0.610   trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11(7)
                                                           trans_ond/Main_Trans_Ond_Opt_core_inst/ix25233z15295
                                                           trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_7
    SLICE_X22Y29.D1          net (fanout=2)        0.900   trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11(8)
    SLICE_X22Y29.D           Tilo                  0.097   trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/nx9374z3
                                                           trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix9374z5410
    SLICE_X25Y33.D3          net (fanout=1)        0.765   trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/nx9374z3
    SLICE_X25Y33.D           Tilo                  0.097   dina_2<7>
                                                           trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix9374z1313
    RAMB36_X0Y18.DIADI0      net (fanout=6)        1.725   dina_2<7>
    RAMB36_X0Y18.CLKARDCLKL  Trdck_DIA             0.577   ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
                                                           ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
    -----------------------------------------------------  ---------------------------
    Total                                         12.551ns (4.880ns logic, 7.671ns route)
                                                           (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.406ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B (RAM)
  Destination:          ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T (RAM)
  Requirement:          40.000ns
  Data Path Delay:      12.551ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.148 - 0.156)
  Source Clock:         CAMERA_PCLK_BUFGP rising at 0.000ns
  Destination Clock:    CAMERA_PCLK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B to ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    RAMB36_X0Y15.CASCADEOUTB Trcko_CASCOUT         2.259   ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
                                                           ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
    RAMB36_X0Y16.CASCADEINB  net (fanout=1)        0.065   ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/cascadelatb_tmp
    RAMB36_X0Y16.DOBDO0      Trdo_CASCINDO         0.343   ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
                                                           ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
    SLICE_X24Y34.D6          net (fanout=1)        2.183   ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_doutb
    SLICE_X24Y34.D           Tilo                  0.097   trans_ond/Main_Trans_Ond_Opt_core_inst/nx22390z6
                                                           ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux51
    SLICE_X26Y31.A1          net (fanout=10)       0.852   dina_3<4>
    SLICE_X26Y31.DQ          Tad_logic             0.800   trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9(7)
                                                           trans_ond/Main_Trans_Ond_Opt_core_inst/ix22390z59170
                                                           trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9_add8_16_muxcy_7
                                                           trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9(7)_rt
    SLICE_X28Y27.C1          net (fanout=8)        1.181   trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9(7)
    SLICE_X28Y27.DMUX        Topcd                 0.610   trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11(7)
                                                           trans_ond/Main_Trans_Ond_Opt_core_inst/ix25233z15295
                                                           trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_7
    SLICE_X22Y29.D1          net (fanout=2)        0.900   trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11(8)
    SLICE_X22Y29.D           Tilo                  0.097   trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/nx9374z3
                                                           trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix9374z5410
    SLICE_X25Y33.D3          net (fanout=1)        0.765   trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/nx9374z3
    SLICE_X25Y33.D           Tilo                  0.097   dina_2<7>
                                                           trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix9374z1313
    RAMB36_X0Y18.DIADI0      net (fanout=6)        1.725   dina_2<7>
    RAMB36_X0Y18.CLKARDCLKL  Trdck_DIA             0.577   ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
                                                           ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
    -----------------------------------------------------  ---------------------------
    Total                                         12.551ns (4.880ns logic, 7.671ns route)
                                                           (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B (RAM)
  Destination:          ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T (RAM)
  Requirement:          40.000ns
  Data Path Delay:      12.103ns (Levels of Logic = 7)
  Clock Path Skew:      -0.160ns (1.160 - 1.320)
  Source Clock:         CAMERA_PCLK_BUFGP rising at 0.000ns
  Destination Clock:    CAMERA_PCLK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B to ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y0.CASCADEOUTB Trcko_CASCOUT         2.259   ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
                                                          ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
    RAMB36_X0Y1.CASCADEINB  net (fanout=1)        0.065   ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/cascadelatb_tmp
    RAMB36_X0Y1.DOBDO0      Trdo_CASCINDO         0.343   ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
                                                          ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
    SLICE_X25Y31.B4         net (fanout=1)        1.703   ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_doutb
    SLICE_X25Y31.B          Tilo                  0.097   trans_ond/Main_Trans_Ond_Opt_core_inst/nx22392z6
                                                          ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux31
    SLICE_X26Y30.C2         net (fanout=5)        0.801   doutb_1<2>
    SLICE_X26Y30.COUT       Topcyc                0.398   trans_ond/Main_Trans_Ond_Opt_core_inst/nx39053z3
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/ix22392z59170
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9_add8_16_muxcy_3
    SLICE_X26Y31.CIN        net (fanout=1)        0.000   trans_ond/Main_Trans_Ond_Opt_core_inst/nx22390z1
    SLICE_X26Y31.DQ         Tito_logic            0.485   trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9(7)
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9_add8_16_muxcy_7
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9(7)_rt
    SLICE_X28Y27.C1         net (fanout=8)        1.181   trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9(7)
    SLICE_X28Y27.DMUX       Topcd                 0.610   trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11(7)
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/ix25233z15295
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_7
    SLICE_X22Y29.D1         net (fanout=2)        0.900   trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11(8)
    SLICE_X22Y29.D          Tilo                  0.097   trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/nx9374z3
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix9374z5410
    SLICE_X25Y33.D3         net (fanout=1)        0.765   trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/nx9374z3
    SLICE_X25Y33.D          Tilo                  0.097   dina_2<7>
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix9374z1313
    RAMB36_X0Y18.DIADI0     net (fanout=6)        1.725   dina_2<7>
    RAMB36_X0Y18.CLKARDCLKL Trdck_DIA             0.577   ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
                                                          ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
    ----------------------------------------------------  ---------------------------
    Total                                        12.103ns (4.963ns logic, 7.140ns route)
                                                          (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Paths for end point ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T (RAMB36_X0Y18.DIADI1), 1943 paths
--------------------------------------------------------------------------------
Slack (setup path):     27.406ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B (RAM)
  Destination:          ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T (RAM)
  Requirement:          40.000ns
  Data Path Delay:      12.551ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.148 - 0.156)
  Source Clock:         CAMERA_PCLK_BUFGP rising at 0.000ns
  Destination Clock:    CAMERA_PCLK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B to ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    RAMB36_X0Y15.CASCADEOUTB Trcko_CASCOUT         2.259   ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
                                                           ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
    RAMB36_X0Y16.CASCADEINB  net (fanout=1)        0.065   ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/cascadelatb_tmp
    RAMB36_X0Y16.DOBDO0      Trdo_CASCINDO         0.343   ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
                                                           ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
    SLICE_X24Y34.D6          net (fanout=1)        2.183   ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_doutb
    SLICE_X24Y34.D           Tilo                  0.097   trans_ond/Main_Trans_Ond_Opt_core_inst/nx22390z6
                                                           ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux51
    SLICE_X26Y31.A1          net (fanout=10)       0.852   dina_3<4>
    SLICE_X26Y31.DQ          Tad_logic             0.800   trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9(7)
                                                           trans_ond/Main_Trans_Ond_Opt_core_inst/ix22390z59170
                                                           trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9_add8_16_muxcy_7
                                                           trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9(7)_rt
    SLICE_X28Y27.C1          net (fanout=8)        1.181   trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9(7)
    SLICE_X28Y27.DMUX        Topcd                 0.610   trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11(7)
                                                           trans_ond/Main_Trans_Ond_Opt_core_inst/ix25233z15295
                                                           trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_7
    SLICE_X22Y29.D1          net (fanout=2)        0.900   trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11(8)
    SLICE_X22Y29.D           Tilo                  0.097   trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/nx9374z3
                                                           trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix9374z5410
    SLICE_X25Y33.D3          net (fanout=1)        0.765   trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/nx9374z3
    SLICE_X25Y33.D           Tilo                  0.097   dina_2<7>
                                                           trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix9374z1313
    RAMB36_X0Y18.DIADI1      net (fanout=6)        1.725   dina_2<7>
    RAMB36_X0Y18.CLKARDCLKU  Trdck_DIA             0.577   ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
                                                           ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
    -----------------------------------------------------  ---------------------------
    Total                                         12.551ns (4.880ns logic, 7.671ns route)
                                                           (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.406ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B (RAM)
  Destination:          ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T (RAM)
  Requirement:          40.000ns
  Data Path Delay:      12.551ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.148 - 0.156)
  Source Clock:         CAMERA_PCLK_BUFGP rising at 0.000ns
  Destination Clock:    CAMERA_PCLK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B to ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    RAMB36_X0Y15.CASCADEOUTB Trcko_CASCOUT         2.259   ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
                                                           ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
    RAMB36_X0Y16.CASCADEINB  net (fanout=1)        0.065   ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/cascadelatb_tmp
    RAMB36_X0Y16.DOBDO0      Trdo_CASCINDO         0.343   ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
                                                           ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
    SLICE_X24Y34.D6          net (fanout=1)        2.183   ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_doutb
    SLICE_X24Y34.D           Tilo                  0.097   trans_ond/Main_Trans_Ond_Opt_core_inst/nx22390z6
                                                           ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux51
    SLICE_X26Y31.A1          net (fanout=10)       0.852   dina_3<4>
    SLICE_X26Y31.DQ          Tad_logic             0.800   trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9(7)
                                                           trans_ond/Main_Trans_Ond_Opt_core_inst/ix22390z59170
                                                           trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9_add8_16_muxcy_7
                                                           trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9(7)_rt
    SLICE_X28Y27.C1          net (fanout=8)        1.181   trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9(7)
    SLICE_X28Y27.DMUX        Topcd                 0.610   trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11(7)
                                                           trans_ond/Main_Trans_Ond_Opt_core_inst/ix25233z15295
                                                           trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_7
    SLICE_X22Y29.D1          net (fanout=2)        0.900   trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11(8)
    SLICE_X22Y29.D           Tilo                  0.097   trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/nx9374z3
                                                           trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix9374z5410
    SLICE_X25Y33.D3          net (fanout=1)        0.765   trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/nx9374z3
    SLICE_X25Y33.D           Tilo                  0.097   dina_2<7>
                                                           trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix9374z1313
    RAMB36_X0Y18.DIADI1      net (fanout=6)        1.725   dina_2<7>
    RAMB36_X0Y18.CLKARDCLKU  Trdck_DIA             0.577   ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
                                                           ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
    -----------------------------------------------------  ---------------------------
    Total                                         12.551ns (4.880ns logic, 7.671ns route)
                                                           (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B (RAM)
  Destination:          ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T (RAM)
  Requirement:          40.000ns
  Data Path Delay:      12.103ns (Levels of Logic = 7)
  Clock Path Skew:      -0.160ns (1.160 - 1.320)
  Source Clock:         CAMERA_PCLK_BUFGP rising at 0.000ns
  Destination Clock:    CAMERA_PCLK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B to ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y0.CASCADEOUTB Trcko_CASCOUT         2.259   ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
                                                          ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
    RAMB36_X0Y1.CASCADEINB  net (fanout=1)        0.065   ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/cascadelatb_tmp
    RAMB36_X0Y1.DOBDO0      Trdo_CASCINDO         0.343   ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
                                                          ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
    SLICE_X25Y31.B4         net (fanout=1)        1.703   ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_doutb
    SLICE_X25Y31.B          Tilo                  0.097   trans_ond/Main_Trans_Ond_Opt_core_inst/nx22392z6
                                                          ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux31
    SLICE_X26Y30.C2         net (fanout=5)        0.801   doutb_1<2>
    SLICE_X26Y30.COUT       Topcyc                0.398   trans_ond/Main_Trans_Ond_Opt_core_inst/nx39053z3
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/ix22392z59170
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9_add8_16_muxcy_3
    SLICE_X26Y31.CIN        net (fanout=1)        0.000   trans_ond/Main_Trans_Ond_Opt_core_inst/nx22390z1
    SLICE_X26Y31.DQ         Tito_logic            0.485   trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9(7)
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9_add8_16_muxcy_7
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9(7)_rt
    SLICE_X28Y27.C1         net (fanout=8)        1.181   trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9(7)
    SLICE_X28Y27.DMUX       Topcd                 0.610   trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11(7)
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/ix25233z15295
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_7
    SLICE_X22Y29.D1         net (fanout=2)        0.900   trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11(8)
    SLICE_X22Y29.D          Tilo                  0.097   trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/nx9374z3
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix9374z5410
    SLICE_X25Y33.D3         net (fanout=1)        0.765   trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/nx9374z3
    SLICE_X25Y33.D          Tilo                  0.097   dina_2<7>
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix9374z1313
    RAMB36_X0Y18.DIADI1     net (fanout=6)        1.725   dina_2<7>
    RAMB36_X0Y18.CLKARDCLKU Trdck_DIA             0.577   ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
                                                          ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
    ----------------------------------------------------  ---------------------------
    Total                                        12.103ns (4.963ns logic, 7.140ns route)
                                                          (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Paths for end point ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B (RAMB36_X0Y17.DIADI0), 1943 paths
--------------------------------------------------------------------------------
Slack (setup path):     27.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B (RAM)
  Destination:          ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B (RAM)
  Requirement:          40.000ns
  Data Path Delay:      12.468ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.145 - 0.156)
  Source Clock:         CAMERA_PCLK_BUFGP rising at 0.000ns
  Destination Clock:    CAMERA_PCLK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B to ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    RAMB36_X0Y15.CASCADEOUTB Trcko_CASCOUT         2.259   ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
                                                           ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
    RAMB36_X0Y16.CASCADEINB  net (fanout=1)        0.065   ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/cascadelatb_tmp
    RAMB36_X0Y16.DOBDO0      Trdo_CASCINDO         0.343   ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
                                                           ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
    SLICE_X24Y34.D6          net (fanout=1)        2.183   ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_doutb
    SLICE_X24Y34.D           Tilo                  0.097   trans_ond/Main_Trans_Ond_Opt_core_inst/nx22390z6
                                                           ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux51
    SLICE_X26Y31.A1          net (fanout=10)       0.852   dina_3<4>
    SLICE_X26Y31.DQ          Tad_logic             0.800   trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9(7)
                                                           trans_ond/Main_Trans_Ond_Opt_core_inst/ix22390z59170
                                                           trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9_add8_16_muxcy_7
                                                           trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9(7)_rt
    SLICE_X28Y27.C1          net (fanout=8)        1.181   trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9(7)
    SLICE_X28Y27.DMUX        Topcd                 0.610   trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11(7)
                                                           trans_ond/Main_Trans_Ond_Opt_core_inst/ix25233z15295
                                                           trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_7
    SLICE_X22Y29.D1          net (fanout=2)        0.900   trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11(8)
    SLICE_X22Y29.D           Tilo                  0.097   trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/nx9374z3
                                                           trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix9374z5410
    SLICE_X25Y33.D3          net (fanout=1)        0.765   trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/nx9374z3
    SLICE_X25Y33.D           Tilo                  0.097   dina_2<7>
                                                           trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix9374z1313
    RAMB36_X0Y17.DIADI0      net (fanout=6)        1.642   dina_2<7>
    RAMB36_X0Y17.CLKARDCLKL  Trdck_DIA             0.577   ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
                                                           ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
    -----------------------------------------------------  ---------------------------
    Total                                         12.468ns (4.880ns logic, 7.588ns route)
                                                           (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B (RAM)
  Destination:          ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B (RAM)
  Requirement:          40.000ns
  Data Path Delay:      12.468ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.145 - 0.156)
  Source Clock:         CAMERA_PCLK_BUFGP rising at 0.000ns
  Destination Clock:    CAMERA_PCLK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B to ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    RAMB36_X0Y15.CASCADEOUTB Trcko_CASCOUT         2.259   ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
                                                           ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
    RAMB36_X0Y16.CASCADEINB  net (fanout=1)        0.065   ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/cascadelatb_tmp
    RAMB36_X0Y16.DOBDO0      Trdo_CASCINDO         0.343   ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
                                                           ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
    SLICE_X24Y34.D6          net (fanout=1)        2.183   ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_doutb
    SLICE_X24Y34.D           Tilo                  0.097   trans_ond/Main_Trans_Ond_Opt_core_inst/nx22390z6
                                                           ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux51
    SLICE_X26Y31.A1          net (fanout=10)       0.852   dina_3<4>
    SLICE_X26Y31.DQ          Tad_logic             0.800   trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9(7)
                                                           trans_ond/Main_Trans_Ond_Opt_core_inst/ix22390z59170
                                                           trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9_add8_16_muxcy_7
                                                           trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9(7)_rt
    SLICE_X28Y27.C1          net (fanout=8)        1.181   trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9(7)
    SLICE_X28Y27.DMUX        Topcd                 0.610   trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11(7)
                                                           trans_ond/Main_Trans_Ond_Opt_core_inst/ix25233z15295
                                                           trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_7
    SLICE_X22Y29.D1          net (fanout=2)        0.900   trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11(8)
    SLICE_X22Y29.D           Tilo                  0.097   trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/nx9374z3
                                                           trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix9374z5410
    SLICE_X25Y33.D3          net (fanout=1)        0.765   trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/nx9374z3
    SLICE_X25Y33.D           Tilo                  0.097   dina_2<7>
                                                           trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix9374z1313
    RAMB36_X0Y17.DIADI0      net (fanout=6)        1.642   dina_2<7>
    RAMB36_X0Y17.CLKARDCLKL  Trdck_DIA             0.577   ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
                                                           ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
    -----------------------------------------------------  ---------------------------
    Total                                         12.468ns (4.880ns logic, 7.588ns route)
                                                           (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B (RAM)
  Destination:          ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B (RAM)
  Requirement:          40.000ns
  Data Path Delay:      12.020ns (Levels of Logic = 7)
  Clock Path Skew:      -0.163ns (1.157 - 1.320)
  Source Clock:         CAMERA_PCLK_BUFGP rising at 0.000ns
  Destination Clock:    CAMERA_PCLK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B to ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y0.CASCADEOUTB Trcko_CASCOUT         2.259   ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
                                                          ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
    RAMB36_X0Y1.CASCADEINB  net (fanout=1)        0.065   ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/cascadelatb_tmp
    RAMB36_X0Y1.DOBDO0      Trdo_CASCINDO         0.343   ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
                                                          ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
    SLICE_X25Y31.B4         net (fanout=1)        1.703   ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_doutb
    SLICE_X25Y31.B          Tilo                  0.097   trans_ond/Main_Trans_Ond_Opt_core_inst/nx22392z6
                                                          ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux31
    SLICE_X26Y30.C2         net (fanout=5)        0.801   doutb_1<2>
    SLICE_X26Y30.COUT       Topcyc                0.398   trans_ond/Main_Trans_Ond_Opt_core_inst/nx39053z3
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/ix22392z59170
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9_add8_16_muxcy_3
    SLICE_X26Y31.CIN        net (fanout=1)        0.000   trans_ond/Main_Trans_Ond_Opt_core_inst/nx22390z1
    SLICE_X26Y31.DQ         Tito_logic            0.485   trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9(7)
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9_add8_16_muxcy_7
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9(7)_rt
    SLICE_X28Y27.C1         net (fanout=8)        1.181   trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9(7)
    SLICE_X28Y27.DMUX       Topcd                 0.610   trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11(7)
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/ix25233z15295
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_7
    SLICE_X22Y29.D1         net (fanout=2)        0.900   trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11(8)
    SLICE_X22Y29.D          Tilo                  0.097   trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/nx9374z3
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix9374z5410
    SLICE_X25Y33.D3         net (fanout=1)        0.765   trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/nx9374z3
    SLICE_X25Y33.D          Tilo                  0.097   dina_2<7>
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix9374z1313
    RAMB36_X0Y17.DIADI0     net (fanout=6)        1.642   dina_2<7>
    RAMB36_X0Y17.CLKARDCLKL Trdck_DIA             0.577   ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
                                                          ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
    ----------------------------------------------------  ---------------------------
    Total                                        12.020ns (4.963ns logic, 7.057ns route)
                                                          (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_camera_clk_timing = PERIOD TIMEGRP "camera_clk_timing" 25 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B (RAMB36_X1Y9.ADDRARDADDRL15), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.005ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trans_ond/Main_Trans_Ond_Opt_core_inst/reg_reg_copy_y_acc_8_psp_cse(7) (FF)
  Destination:          ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.314ns (Levels of Logic = 0)
  Clock Path Skew:      0.309ns (0.867 - 0.558)
  Source Clock:         CAMERA_PCLK_BUFGP rising at 40.000ns
  Destination Clock:    CAMERA_PCLK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: trans_ond/Main_Trans_Ond_Opt_core_inst/reg_reg_copy_y_acc_8_psp_cse(7) to ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X25Y50.DMUX          Tshcko                0.181   trans_ond/Main_Trans_Ond_Opt_core_inst/nx57164z2
                                                             trans_ond/Main_Trans_Ond_Opt_core_inst/reg_reg_copy_y_acc_8_psp_cse(7)
    RAMB36_X1Y9.ADDRARDADDRL15 net (fanout=18)       0.313   addr_3_catC<15>
    RAMB36_X1Y9.CLKARDCLKU     Trckc_ADDRA (-Th)     0.180   ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
                                                             ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
    -------------------------------------------------------  ---------------------------
    Total                                            0.314ns (0.001ns logic, 0.313ns route)
                                                             (0.3% logic, 99.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.005ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trans_ond/Main_Trans_Ond_Opt_core_inst/reg_reg_copy_y_acc_8_psp_cse(7) (FF)
  Destination:          ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.314ns (Levels of Logic = 0)
  Clock Path Skew:      0.309ns (0.867 - 0.558)
  Source Clock:         CAMERA_PCLK_BUFGP rising at 40.000ns
  Destination Clock:    CAMERA_PCLK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: trans_ond/Main_Trans_Ond_Opt_core_inst/reg_reg_copy_y_acc_8_psp_cse(7) to ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X25Y50.DMUX          Tshcko                0.181   trans_ond/Main_Trans_Ond_Opt_core_inst/nx57164z2
                                                             trans_ond/Main_Trans_Ond_Opt_core_inst/reg_reg_copy_y_acc_8_psp_cse(7)
    RAMB36_X1Y9.ADDRARDADDRL15 net (fanout=18)       0.313   addr_3_catC<15>
    RAMB36_X1Y9.CLKARDCLKL     Trckc_ADDRA (-Th)     0.180   ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
                                                             ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
    -------------------------------------------------------  ---------------------------
    Total                                            0.314ns (0.001ns logic, 0.313ns route)
                                                             (0.3% logic, 99.7% route)

--------------------------------------------------------------------------------

Paths for end point ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B (RAMB36_X1Y9.ADDRARDADDRU9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trans_ond/Main_Trans_Ond_Opt_core_inst/reg_reg_copy_y_acc_8_psp_cse(1) (FF)
  Destination:          ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.324ns (Levels of Logic = 0)
  Clock Path Skew:      0.309ns (0.867 - 0.558)
  Source Clock:         CAMERA_PCLK_BUFGP rising at 40.000ns
  Destination Clock:    CAMERA_PCLK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: trans_ond/Main_Trans_Ond_Opt_core_inst/reg_reg_copy_y_acc_8_psp_cse(1) to ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X25Y52.BQ           Tcko                  0.141   addr_3_catC<11>
                                                            trans_ond/Main_Trans_Ond_Opt_core_inst/reg_reg_copy_y_acc_8_psp_cse(1)
    RAMB36_X1Y9.ADDRARDADDRU9 net (fanout=39)       0.366   addr_3_catC<9>
    RAMB36_X1Y9.CLKARDCLKU    Trckc_ADDRA (-Th)     0.183   ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
                                                            ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
    ------------------------------------------------------  ---------------------------
    Total                                           0.324ns (-0.042ns logic, 0.366ns route)
                                                            (-13.0% logic, 113.0% route)

--------------------------------------------------------------------------------

Paths for end point trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_2_x_1_sva(1) (SLICE_X28Y52.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_2_x_1_sva_1(1) (FF)
  Destination:          trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_2_x_1_sva(1) (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.282ns (Levels of Logic = 1)
  Clock Path Skew:      0.267ns (0.830 - 0.563)
  Source Clock:         CAMERA_PCLK_BUFGP rising at 40.000ns
  Destination Clock:    CAMERA_PCLK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_2_x_1_sva_1(1) to trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_2_x_1_sva(1)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y49.DQ      Tcko                  0.164   trans_ond/Main_Trans_Ond_Opt_core_inst/image_copy_2_x_1_sva_1(1)
                                                       trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_2_x_1_sva_1(1)
    SLICE_X28Y52.B5      net (fanout=1)        0.194   trans_ond/Main_Trans_Ond_Opt_core_inst/image_copy_2_x_1_sva_1(1)
    SLICE_X28Y52.CLK     Tah         (-Th)     0.076   addr_3_catC<3>
                                                       trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix41389z1570
                                                       trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_2_x_1_sva(1)
    -------------------------------------------------  ---------------------------
    Total                                      0.282ns (0.088ns logic, 0.194ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_camera_clk_timing = PERIOD TIMEGRP "camera_clk_timing" 25 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.859ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.141ns (467.071MHz) (Trper_CLKA)
  Physical resource: ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLKL
  Logical resource: ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLKL
  Location pin: RAMB36_X1Y19.CLKARDCLKL
  Clock network: CAMERA_PCLK_BUFGP
--------------------------------------------------------------------------------
Slack: 37.859ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.141ns (467.071MHz) (Trper_CLK_WF_NC(FMAX_CAS_WF_NC))
  Physical resource: ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLKU
  Logical resource: ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLKU
  Location pin: RAMB36_X1Y19.CLKARDCLKU
  Clock network: CAMERA_PCLK_BUFGP
--------------------------------------------------------------------------------
Slack: 37.859ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.141ns (467.071MHz) (Trper_CLKA)
  Physical resource: ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLKL
  Logical resource: ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLKL
  Location pin: RAMB36_X2Y19.CLKARDCLKL
  Clock network: CAMERA_PCLK_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll_clkout0 = PERIOD TIMEGRP "pll_clkout0" TS_clk_timing 
* 0.192 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13120 paths analyzed, 964 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.414ns.
--------------------------------------------------------------------------------

Paths for end point vga/Maddsub_n00811_0 (SLICE_X31Y72.B4), 254 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/Vcnt_8 (FF)
  Destination:          vga/Maddsub_n00811_0 (FF)
  Requirement:          41.666ns
  Data Path Delay:      5.245ns (Levels of Logic = 6)
  Clock Path Skew:      -0.055ns (0.550 - 0.605)
  Source Clock:         clk_VGA rising at 0.000ns
  Destination Clock:    clk_VGA rising at 41.666ns
  Clock Uncertainty:    0.114ns

  Clock Uncertainty:          0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.215ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga/Vcnt_8 to vga/Maddsub_n00811_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y71.AQ      Tcko                  0.341   vga/Vcnt<9>
                                                       vga/Vcnt_8
    SLICE_X34Y70.B3      net (fanout=6)        0.827   vga/Vcnt<8>
    SLICE_X34Y70.COUT    Topcyb                0.499   vga/Mcompar_GND_46_o_Vcnt[31]_LessThan_22_o_cy<3>
                                                       vga/Mcompar_GND_46_o_Vcnt[31]_LessThan_22_o_lut<1>
                                                       vga/Mcompar_GND_46_o_Vcnt[31]_LessThan_22_o_cy<3>
    SLICE_X34Y71.CIN     net (fanout=1)        0.000   vga/Mcompar_GND_46_o_Vcnt[31]_LessThan_22_o_cy<3>
    SLICE_X34Y71.CMUX    Tcinc                 0.300   vga/GND_46_o_Vcnt[31]_LessThan_22_o
                                                       vga/Mcompar_GND_46_o_Vcnt[31]_LessThan_22_o_cy<6>
    SLICE_X32Y69.B1      net (fanout=16)       0.738   vga/GND_46_o_Vcnt[31]_LessThan_22_o
    SLICE_X32Y69.BMUX    Tilo                  0.253   vga/coord_y<3>
                                                       vga/Maddsub_n0081_Madd1_lut<5>1
    SLICE_X33Y71.B1      net (fanout=2)        0.606   vga/Maddsub_n0081_Madd1_lut<5>
    SLICE_X33Y71.B       Tilo                  0.097   vga/Maddsub_n0081_Madd1_lut<10>
                                                       vga/Maddsub_n0081_Madd1_xor<8>111
    SLICE_X33Y71.C5      net (fanout=5)        0.338   vga/Maddsub_n0081_Madd1_xor<8>11
    SLICE_X33Y71.CMUX    Tilo                  0.250   vga/Maddsub_n0081_Madd1_lut<10>
                                                       vga/Maddsub_n0081_Madd1_xor<11>11_SW0
    SLICE_X31Y72.B4      net (fanout=1)        0.523   N145
    SLICE_X31Y72.CLK     Tas                   0.473   vga/Maddsub_n00811_0
                                                       vga/Maddsub_n0081_Madd1_xor<11>11
                                                       vga/Maddsub_n0081_Madd_xor<16>
                                                       vga/Maddsub_n00811_0
    -------------------------------------------------  ---------------------------
    Total                                      5.245ns (2.213ns logic, 3.032ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.423ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/Vcnt_8 (FF)
  Destination:          vga/Maddsub_n00811_0 (FF)
  Requirement:          41.666ns
  Data Path Delay:      5.074ns (Levels of Logic = 6)
  Clock Path Skew:      -0.055ns (0.550 - 0.605)
  Source Clock:         clk_VGA rising at 0.000ns
  Destination Clock:    clk_VGA rising at 41.666ns
  Clock Uncertainty:    0.114ns

  Clock Uncertainty:          0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.215ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga/Vcnt_8 to vga/Maddsub_n00811_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y71.AQ      Tcko                  0.341   vga/Vcnt<9>
                                                       vga/Vcnt_8
    SLICE_X34Y70.B3      net (fanout=6)        0.827   vga/Vcnt<8>
    SLICE_X34Y70.COUT    Topcyb                0.499   vga/Mcompar_GND_46_o_Vcnt[31]_LessThan_22_o_cy<3>
                                                       vga/Mcompar_GND_46_o_Vcnt[31]_LessThan_22_o_lut<1>
                                                       vga/Mcompar_GND_46_o_Vcnt[31]_LessThan_22_o_cy<3>
    SLICE_X34Y71.CIN     net (fanout=1)        0.000   vga/Mcompar_GND_46_o_Vcnt[31]_LessThan_22_o_cy<3>
    SLICE_X34Y71.CMUX    Tcinc                 0.300   vga/GND_46_o_Vcnt[31]_LessThan_22_o
                                                       vga/Mcompar_GND_46_o_Vcnt[31]_LessThan_22_o_cy<6>
    SLICE_X32Y69.D3      net (fanout=16)       0.615   vga/GND_46_o_Vcnt[31]_LessThan_22_o
    SLICE_X32Y69.D       Tilo                  0.097   vga/coord_y<3>
                                                       vga/Mmux_int_y41
    SLICE_X33Y71.B2      net (fanout=2)        0.714   vga/int_y<3>
    SLICE_X33Y71.B       Tilo                  0.097   vga/Maddsub_n0081_Madd1_lut<10>
                                                       vga/Maddsub_n0081_Madd1_xor<8>111
    SLICE_X33Y71.C5      net (fanout=5)        0.338   vga/Maddsub_n0081_Madd1_xor<8>11
    SLICE_X33Y71.CMUX    Tilo                  0.250   vga/Maddsub_n0081_Madd1_lut<10>
                                                       vga/Maddsub_n0081_Madd1_xor<11>11_SW0
    SLICE_X31Y72.B4      net (fanout=1)        0.523   N145
    SLICE_X31Y72.CLK     Tas                   0.473   vga/Maddsub_n00811_0
                                                       vga/Maddsub_n0081_Madd1_xor<11>11
                                                       vga/Maddsub_n0081_Madd_xor<16>
                                                       vga/Maddsub_n00811_0
    -------------------------------------------------  ---------------------------
    Total                                      5.074ns (2.057ns logic, 3.017ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/Vcnt_0 (FF)
  Destination:          vga/Maddsub_n00811_0 (FF)
  Requirement:          41.666ns
  Data Path Delay:      5.040ns (Levels of Logic = 6)
  Clock Path Skew:      -0.058ns (0.550 - 0.608)
  Source Clock:         clk_VGA rising at 0.000ns
  Destination Clock:    clk_VGA rising at 41.666ns
  Clock Uncertainty:    0.114ns

  Clock Uncertainty:          0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.215ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga/Vcnt_0 to vga/Maddsub_n00811_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y69.AQ      Tcko                  0.341   vga/Vcnt<3>
                                                       vga/Vcnt_0
    SLICE_X32Y70.A2      net (fanout=4)        0.733   vga/Vcnt<0>
    SLICE_X32Y70.COUT    Topcya                0.476   vga/Mcompar_Vcnt[31]_GND_46_o_LessThan_21_o_cy<3>
                                                       vga/Mcompar_Vcnt[31]_GND_46_o_LessThan_21_o_lut<0>
                                                       vga/Mcompar_Vcnt[31]_GND_46_o_LessThan_21_o_cy<3>
    SLICE_X32Y71.CIN     net (fanout=1)        0.000   vga/Mcompar_Vcnt[31]_GND_46_o_LessThan_21_o_cy<3>
    SLICE_X32Y71.CMUX    Tcinc                 0.300   vga/activeArea
                                                       vga/Mcompar_Vcnt[31]_GND_46_o_LessThan_21_o_cy<6>
    SLICE_X32Y69.B2      net (fanout=16)       0.652   vga/Vcnt[31]_GND_46_o_LessThan_21_o
    SLICE_X32Y69.BMUX    Tilo                  0.251   vga/coord_y<3>
                                                       vga/Maddsub_n0081_Madd1_lut<5>1
    SLICE_X33Y71.B1      net (fanout=2)        0.606   vga/Maddsub_n0081_Madd1_lut<5>
    SLICE_X33Y71.B       Tilo                  0.097   vga/Maddsub_n0081_Madd1_lut<10>
                                                       vga/Maddsub_n0081_Madd1_xor<8>111
    SLICE_X33Y71.C5      net (fanout=5)        0.338   vga/Maddsub_n0081_Madd1_xor<8>11
    SLICE_X33Y71.CMUX    Tilo                  0.250   vga/Maddsub_n0081_Madd1_lut<10>
                                                       vga/Maddsub_n0081_Madd1_xor<11>11_SW0
    SLICE_X31Y72.B4      net (fanout=1)        0.523   N145
    SLICE_X31Y72.CLK     Tas                   0.473   vga/Maddsub_n00811_0
                                                       vga/Maddsub_n0081_Madd1_xor<11>11
                                                       vga/Maddsub_n0081_Madd_xor<16>
                                                       vga/Maddsub_n00811_0
    -------------------------------------------------  ---------------------------
    Total                                      5.040ns (2.188ns logic, 2.852ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Paths for end point mux/data_q_11 (SLICE_X34Y67.C1), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B (RAM)
  Destination:          mux/data_q_11 (FF)
  Requirement:          41.666ns
  Data Path Delay:      5.126ns (Levels of Logic = 3)
  Clock Path Skew:      -0.097ns (0.556 - 0.653)
  Source Clock:         clk_VGA rising at 0.000ns
  Destination Clock:    clk_VGA rising at 41.666ns
  Clock Uncertainty:    0.114ns

  Clock Uncertainty:          0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.215ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B to mux/data_q_11
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    RAMB36_X1Y18.CASCADEOUTB Trcko_CASCOUT         2.259   ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
                                                           ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
    RAMB36_X1Y19.CASCADEINB  net (fanout=1)        0.065   ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/cascadelatb_tmp
    RAMB36_X1Y19.DOBDO0      Trdo_CASCINDO         0.343   ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
                                                           ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
    SLICE_X32Y75.A3          net (fanout=1)        1.345   ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb
    SLICE_X32Y75.A           Tilo                  0.097   ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                           ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux11
    SLICE_X34Y67.C1          net (fanout=2)        1.014   doutb_3<0>
    SLICE_X34Y67.CLK         Tas                   0.003   mux/data_q<14>
                                                           data_VGA<0>1
                                                           mux/data_q_11
    -----------------------------------------------------  ---------------------------
    Total                                          5.126ns (2.702ns logic, 2.424ns route)
                                                           (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B (RAM)
  Destination:          mux/data_q_11 (FF)
  Requirement:          41.666ns
  Data Path Delay:      5.126ns (Levels of Logic = 3)
  Clock Path Skew:      -0.097ns (0.556 - 0.653)
  Source Clock:         clk_VGA rising at 0.000ns
  Destination Clock:    clk_VGA rising at 41.666ns
  Clock Uncertainty:    0.114ns

  Clock Uncertainty:          0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.215ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B to mux/data_q_11
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    RAMB36_X1Y18.CASCADEOUTB Trcko_CASCOUT         2.259   ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
                                                           ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
    RAMB36_X1Y19.CASCADEINB  net (fanout=1)        0.065   ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/cascadelatb_tmp
    RAMB36_X1Y19.DOBDO0      Trdo_CASCINDO         0.343   ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
                                                           ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
    SLICE_X32Y75.A3          net (fanout=1)        1.345   ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb
    SLICE_X32Y75.A           Tilo                  0.097   ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                           ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux11
    SLICE_X34Y67.C1          net (fanout=2)        1.014   doutb_3<0>
    SLICE_X34Y67.CLK         Tas                   0.003   mux/data_q<14>
                                                           data_VGA<0>1
                                                           mux/data_q_11
    -----------------------------------------------------  ---------------------------
    Total                                          5.126ns (2.702ns logic, 2.424ns route)
                                                           (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T (RAM)
  Destination:          mux/data_q_11 (FF)
  Requirement:          41.666ns
  Data Path Delay:      4.305ns (Levels of Logic = 2)
  Clock Path Skew:      -0.099ns (0.556 - 0.655)
  Source Clock:         clk_VGA rising at 0.000ns
  Destination Clock:    clk_VGA rising at 41.666ns
  Clock Uncertainty:    0.114ns

  Clock Uncertainty:          0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.215ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T to mux/data_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y19.DOBDO0  Trcko_DOB             1.846   ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
                                                       ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
    SLICE_X32Y75.A3      net (fanout=1)        1.345   ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb
    SLICE_X32Y75.A       Tilo                  0.097   ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux11
    SLICE_X34Y67.C1      net (fanout=2)        1.014   doutb_3<0>
    SLICE_X34Y67.CLK     Tas                   0.003   mux/data_q<14>
                                                       data_VGA<0>1
                                                       mux/data_q_11
    -------------------------------------------------  ---------------------------
    Total                                      4.305ns (1.946ns logic, 2.359ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------

Paths for end point vga/Maddsub_n00811_1 (SLICE_X31Y72.B4), 254 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.515ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/Vcnt_8 (FF)
  Destination:          vga/Maddsub_n00811_1 (FF)
  Requirement:          41.666ns
  Data Path Delay:      4.982ns (Levels of Logic = 6)
  Clock Path Skew:      -0.055ns (0.550 - 0.605)
  Source Clock:         clk_VGA rising at 0.000ns
  Destination Clock:    clk_VGA rising at 41.666ns
  Clock Uncertainty:    0.114ns

  Clock Uncertainty:          0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.215ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga/Vcnt_8 to vga/Maddsub_n00811_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y71.AQ      Tcko                  0.341   vga/Vcnt<9>
                                                       vga/Vcnt_8
    SLICE_X34Y70.B3      net (fanout=6)        0.827   vga/Vcnt<8>
    SLICE_X34Y70.COUT    Topcyb                0.499   vga/Mcompar_GND_46_o_Vcnt[31]_LessThan_22_o_cy<3>
                                                       vga/Mcompar_GND_46_o_Vcnt[31]_LessThan_22_o_lut<1>
                                                       vga/Mcompar_GND_46_o_Vcnt[31]_LessThan_22_o_cy<3>
    SLICE_X34Y71.CIN     net (fanout=1)        0.000   vga/Mcompar_GND_46_o_Vcnt[31]_LessThan_22_o_cy<3>
    SLICE_X34Y71.CMUX    Tcinc                 0.300   vga/GND_46_o_Vcnt[31]_LessThan_22_o
                                                       vga/Mcompar_GND_46_o_Vcnt[31]_LessThan_22_o_cy<6>
    SLICE_X32Y69.B1      net (fanout=16)       0.738   vga/GND_46_o_Vcnt[31]_LessThan_22_o
    SLICE_X32Y69.BMUX    Tilo                  0.253   vga/coord_y<3>
                                                       vga/Maddsub_n0081_Madd1_lut<5>1
    SLICE_X33Y71.B1      net (fanout=2)        0.606   vga/Maddsub_n0081_Madd1_lut<5>
    SLICE_X33Y71.B       Tilo                  0.097   vga/Maddsub_n0081_Madd1_lut<10>
                                                       vga/Maddsub_n0081_Madd1_xor<8>111
    SLICE_X33Y71.C5      net (fanout=5)        0.338   vga/Maddsub_n0081_Madd1_xor<8>11
    SLICE_X33Y71.CMUX    Tilo                  0.250   vga/Maddsub_n0081_Madd1_lut<10>
                                                       vga/Maddsub_n0081_Madd1_xor<11>11_SW0
    SLICE_X31Y72.B4      net (fanout=1)        0.523   N145
    SLICE_X31Y72.CLK     Tas                   0.210   vga/Maddsub_n00811_0
                                                       vga/Maddsub_n0081_Madd1_xor<11>11
                                                       vga/Maddsub_n0081_Madd_xor<16>
                                                       vga/Maddsub_n00811_1
    -------------------------------------------------  ---------------------------
    Total                                      4.982ns (1.950ns logic, 3.032ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/Vcnt_8 (FF)
  Destination:          vga/Maddsub_n00811_1 (FF)
  Requirement:          41.666ns
  Data Path Delay:      4.811ns (Levels of Logic = 6)
  Clock Path Skew:      -0.055ns (0.550 - 0.605)
  Source Clock:         clk_VGA rising at 0.000ns
  Destination Clock:    clk_VGA rising at 41.666ns
  Clock Uncertainty:    0.114ns

  Clock Uncertainty:          0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.215ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga/Vcnt_8 to vga/Maddsub_n00811_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y71.AQ      Tcko                  0.341   vga/Vcnt<9>
                                                       vga/Vcnt_8
    SLICE_X34Y70.B3      net (fanout=6)        0.827   vga/Vcnt<8>
    SLICE_X34Y70.COUT    Topcyb                0.499   vga/Mcompar_GND_46_o_Vcnt[31]_LessThan_22_o_cy<3>
                                                       vga/Mcompar_GND_46_o_Vcnt[31]_LessThan_22_o_lut<1>
                                                       vga/Mcompar_GND_46_o_Vcnt[31]_LessThan_22_o_cy<3>
    SLICE_X34Y71.CIN     net (fanout=1)        0.000   vga/Mcompar_GND_46_o_Vcnt[31]_LessThan_22_o_cy<3>
    SLICE_X34Y71.CMUX    Tcinc                 0.300   vga/GND_46_o_Vcnt[31]_LessThan_22_o
                                                       vga/Mcompar_GND_46_o_Vcnt[31]_LessThan_22_o_cy<6>
    SLICE_X32Y69.D3      net (fanout=16)       0.615   vga/GND_46_o_Vcnt[31]_LessThan_22_o
    SLICE_X32Y69.D       Tilo                  0.097   vga/coord_y<3>
                                                       vga/Mmux_int_y41
    SLICE_X33Y71.B2      net (fanout=2)        0.714   vga/int_y<3>
    SLICE_X33Y71.B       Tilo                  0.097   vga/Maddsub_n0081_Madd1_lut<10>
                                                       vga/Maddsub_n0081_Madd1_xor<8>111
    SLICE_X33Y71.C5      net (fanout=5)        0.338   vga/Maddsub_n0081_Madd1_xor<8>11
    SLICE_X33Y71.CMUX    Tilo                  0.250   vga/Maddsub_n0081_Madd1_lut<10>
                                                       vga/Maddsub_n0081_Madd1_xor<11>11_SW0
    SLICE_X31Y72.B4      net (fanout=1)        0.523   N145
    SLICE_X31Y72.CLK     Tas                   0.210   vga/Maddsub_n00811_0
                                                       vga/Maddsub_n0081_Madd1_xor<11>11
                                                       vga/Maddsub_n0081_Madd_xor<16>
                                                       vga/Maddsub_n00811_1
    -------------------------------------------------  ---------------------------
    Total                                      4.811ns (1.794ns logic, 3.017ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.717ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/Vcnt_0 (FF)
  Destination:          vga/Maddsub_n00811_1 (FF)
  Requirement:          41.666ns
  Data Path Delay:      4.777ns (Levels of Logic = 6)
  Clock Path Skew:      -0.058ns (0.550 - 0.608)
  Source Clock:         clk_VGA rising at 0.000ns
  Destination Clock:    clk_VGA rising at 41.666ns
  Clock Uncertainty:    0.114ns

  Clock Uncertainty:          0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.215ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga/Vcnt_0 to vga/Maddsub_n00811_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y69.AQ      Tcko                  0.341   vga/Vcnt<3>
                                                       vga/Vcnt_0
    SLICE_X32Y70.A2      net (fanout=4)        0.733   vga/Vcnt<0>
    SLICE_X32Y70.COUT    Topcya                0.476   vga/Mcompar_Vcnt[31]_GND_46_o_LessThan_21_o_cy<3>
                                                       vga/Mcompar_Vcnt[31]_GND_46_o_LessThan_21_o_lut<0>
                                                       vga/Mcompar_Vcnt[31]_GND_46_o_LessThan_21_o_cy<3>
    SLICE_X32Y71.CIN     net (fanout=1)        0.000   vga/Mcompar_Vcnt[31]_GND_46_o_LessThan_21_o_cy<3>
    SLICE_X32Y71.CMUX    Tcinc                 0.300   vga/activeArea
                                                       vga/Mcompar_Vcnt[31]_GND_46_o_LessThan_21_o_cy<6>
    SLICE_X32Y69.B2      net (fanout=16)       0.652   vga/Vcnt[31]_GND_46_o_LessThan_21_o
    SLICE_X32Y69.BMUX    Tilo                  0.251   vga/coord_y<3>
                                                       vga/Maddsub_n0081_Madd1_lut<5>1
    SLICE_X33Y71.B1      net (fanout=2)        0.606   vga/Maddsub_n0081_Madd1_lut<5>
    SLICE_X33Y71.B       Tilo                  0.097   vga/Maddsub_n0081_Madd1_lut<10>
                                                       vga/Maddsub_n0081_Madd1_xor<8>111
    SLICE_X33Y71.C5      net (fanout=5)        0.338   vga/Maddsub_n0081_Madd1_xor<8>11
    SLICE_X33Y71.CMUX    Tilo                  0.250   vga/Maddsub_n0081_Madd1_lut<10>
                                                       vga/Maddsub_n0081_Madd1_xor<11>11_SW0
    SLICE_X31Y72.B4      net (fanout=1)        0.523   N145
    SLICE_X31Y72.CLK     Tas                   0.210   vga/Maddsub_n00811_0
                                                       vga/Maddsub_n0081_Madd1_xor<11>11
                                                       vga/Maddsub_n0081_Madd_xor<16>
                                                       vga/Maddsub_n00811_1
    -------------------------------------------------  ---------------------------
    Total                                      4.777ns (1.925ns logic, 2.852ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_pll_clkout0 = PERIOD TIMEGRP "pll_clkout0" TS_clk_timing * 0.192 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T (RAMB36_X1Y14.ADDRBWRADDRL11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.113ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga/Maddsub_n00811_5 (FF)
  Destination:          ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.182ns (Levels of Logic = 0)
  Clock Path Skew:      0.069ns (0.331 - 0.262)
  Source Clock:         clk_VGA rising at 0.000ns
  Destination Clock:    clk_VGA rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vga/Maddsub_n00811_5 to ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X31Y71.BQ             Tcko                  0.141   vga/Maddsub_n00811_3
                                                              vga/Maddsub_n00811_5
    RAMB36_X1Y14.ADDRBWRADDRL11 net (fanout=38)       0.224   vga/Maddsub_n00811_5
    RAMB36_X1Y14.CLKBWRCLKL     Trckc_ADDRB (-Th)     0.183   ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
                                                              ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
    --------------------------------------------------------  ---------------------------
    Total                                             0.182ns (-0.042ns logic, 0.224ns route)
                                                              (-23.1% logic, 123.1% route)

--------------------------------------------------------------------------------

Paths for end point ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T (RAMB36_X1Y14.ADDRBWRADDRU11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.113ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga/Maddsub_n00811_5 (FF)
  Destination:          ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.182ns (Levels of Logic = 0)
  Clock Path Skew:      0.069ns (0.331 - 0.262)
  Source Clock:         clk_VGA rising at 0.000ns
  Destination Clock:    clk_VGA rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vga/Maddsub_n00811_5 to ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X31Y71.BQ             Tcko                  0.141   vga/Maddsub_n00811_3
                                                              vga/Maddsub_n00811_5
    RAMB36_X1Y14.ADDRBWRADDRU11 net (fanout=38)       0.224   vga/Maddsub_n00811_5
    RAMB36_X1Y14.CLKBWRCLKU     Trckc_ADDRB (-Th)     0.183   ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
                                                              ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
    --------------------------------------------------------  ---------------------------
    Total                                             0.182ns (-0.042ns logic, 0.224ns route)
                                                              (-23.1% logic, 123.1% route)

--------------------------------------------------------------------------------

Paths for end point ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T (RAMB36_X1Y14.ADDRBWRADDRL7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.128ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga/Maddsub_n00811_9 (FF)
  Destination:          ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.196ns (Levels of Logic = 0)
  Clock Path Skew:      0.068ns (0.331 - 0.263)
  Source Clock:         clk_VGA rising at 0.000ns
  Destination Clock:    clk_VGA rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vga/Maddsub_n00811_9 to ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X31Y70.BQ            Tcko                  0.141   vga/Maddsub_n00811_7
                                                             vga/Maddsub_n00811_9
    RAMB36_X1Y14.ADDRBWRADDRL7 net (fanout=38)       0.238   vga/Maddsub_n00811_9
    RAMB36_X1Y14.CLKBWRCLKL    Trckc_ADDRB (-Th)     0.183   ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
                                                             ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
    -------------------------------------------------------  ---------------------------
    Total                                            0.196ns (-0.042ns logic, 0.238ns route)
                                                             (-21.4% logic, 121.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pll_clkout0 = PERIOD TIMEGRP "pll_clkout0" TS_clk_timing * 0.192 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 39.525ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 2.141ns (467.071MHz) (Trper_CLKB)
  Physical resource: ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLKL
  Logical resource: ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLKL
  Location pin: RAMB36_X1Y19.CLKBWRCLKL
  Clock network: clk_VGA
--------------------------------------------------------------------------------
Slack: 39.525ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 2.141ns (467.071MHz) (Trper_CLK_WF_NC(FMAX_CAS_WF_NC))
  Physical resource: ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLKU
  Logical resource: ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLKU
  Location pin: RAMB36_X1Y19.CLKBWRCLKU
  Clock network: clk_VGA
--------------------------------------------------------------------------------
Slack: 39.525ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 2.141ns (467.071MHz) (Trper_CLKB)
  Physical resource: ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLKL
  Logical resource: ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLKL
  Location pin: RAMB36_X2Y19.CLKBWRCLKL
  Clock network: clk_VGA
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 4 ns VALID 5 ns BEFORE COMP "CAMERA_PCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 162 paths analyzed, 162 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   3.340ns.
--------------------------------------------------------------------------------

Paths for end point ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X2Y15.WEAL0), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.660ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               switch_io<2> (PAD)
  Destination:          ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Destination Clock:    CAMERA_PCLK_BUFGP rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      8.030ns (Levels of Logic = 2)
  Clock Path Delay:     4.715ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: switch_io<2> to ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    W13.I                   Tiopi                 1.387   switch_io<2>
                                                          switch_io<2>
                                                          switch_io_2_IBUF
    SLICE_X34Y54.A5         net (fanout=1)        1.119   switch_io_2_IBUF
    SLICE_X34Y54.A          Tilo                  0.097   vga/Vsync
                                                          Mmux_we_311
    RAMB36_X2Y15.WEAL0      net (fanout=152)      4.990   we_3
    RAMB36_X2Y15.CLKARDCLKL Trcck_WEA             0.437   ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                          ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         8.030ns (1.921ns logic, 6.109ns route)
                                                          (23.9% logic, 76.1% route)

  Minimum Clock Path at Slow Process Corner: CAMERA_PCLK to ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    V17.I                   Tiopi                 1.257   CAMERA_PCLK
                                                          CAMERA_PCLK
                                                          CAMERA_PCLK_BUFGP/IBUFG
    BUFGCTRL_X0Y11.I0       net (fanout=1)        2.242   CAMERA_PCLK_BUFGP/IBUFG
    BUFGCTRL_X0Y11.O        Tbccko_O              0.072   CAMERA_PCLK_BUFGP/BUFG
                                                          CAMERA_PCLK_BUFGP/BUFG
    RAMB36_X2Y15.CLKARDCLKL net (fanout=395)      1.144   CAMERA_PCLK_BUFGP
    ----------------------------------------------------  ---------------------------
    Total                                         4.715ns (1.329ns logic, 3.386ns route)
                                                          (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------

Paths for end point ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T (RAMB36_X1Y14.WEAL0), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.674ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               switch_io<2> (PAD)
  Destination:          ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T (RAM)
  Destination Clock:    CAMERA_PCLK_BUFGP rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      8.013ns (Levels of Logic = 2)
  Clock Path Delay:     4.712ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: switch_io<2> to ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    W13.I                   Tiopi                 1.387   switch_io<2>
                                                          switch_io<2>
                                                          switch_io_2_IBUF
    SLICE_X34Y54.A5         net (fanout=1)        1.119   switch_io_2_IBUF
    SLICE_X34Y54.A          Tilo                  0.097   vga/Vsync
                                                          Mmux_we_311
    RAMB36_X1Y14.WEAL0      net (fanout=152)      4.973   we_3
    RAMB36_X1Y14.CLKARDCLKL Trcck_WEA             0.437   ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
                                                          ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
    ----------------------------------------------------  ---------------------------
    Total                                         8.013ns (1.921ns logic, 6.092ns route)
                                                          (24.0% logic, 76.0% route)

  Minimum Clock Path at Slow Process Corner: CAMERA_PCLK to ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    V17.I                   Tiopi                 1.257   CAMERA_PCLK
                                                          CAMERA_PCLK
                                                          CAMERA_PCLK_BUFGP/IBUFG
    BUFGCTRL_X0Y11.I0       net (fanout=1)        2.242   CAMERA_PCLK_BUFGP/IBUFG
    BUFGCTRL_X0Y11.O        Tbccko_O              0.072   CAMERA_PCLK_BUFGP/BUFG
                                                          CAMERA_PCLK_BUFGP/BUFG
    RAMB36_X1Y14.CLKARDCLKL net (fanout=395)      1.141   CAMERA_PCLK_BUFGP
    ----------------------------------------------------  ---------------------------
    Total                                         4.712ns (1.329ns logic, 3.383ns route)
                                                          (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------

Paths for end point ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T (RAMB36_X1Y14.WEAU0), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.674ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               switch_io<2> (PAD)
  Destination:          ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T (RAM)
  Destination Clock:    CAMERA_PCLK_BUFGP rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      8.013ns (Levels of Logic = 2)
  Clock Path Delay:     4.712ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: switch_io<2> to ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    W13.I                   Tiopi                 1.387   switch_io<2>
                                                          switch_io<2>
                                                          switch_io_2_IBUF
    SLICE_X34Y54.A5         net (fanout=1)        1.119   switch_io_2_IBUF
    SLICE_X34Y54.A          Tilo                  0.097   vga/Vsync
                                                          Mmux_we_311
    RAMB36_X1Y14.WEAU0      net (fanout=152)      4.973   we_3
    RAMB36_X1Y14.CLKARDCLKU Trcck_WEA             0.437   ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
                                                          ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
    ----------------------------------------------------  ---------------------------
    Total                                         8.013ns (1.921ns logic, 6.092ns route)
                                                          (24.0% logic, 76.0% route)

  Minimum Clock Path at Slow Process Corner: CAMERA_PCLK to ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    V17.I                   Tiopi                 1.257   CAMERA_PCLK
                                                          CAMERA_PCLK
                                                          CAMERA_PCLK_BUFGP/IBUFG
    BUFGCTRL_X0Y11.I0       net (fanout=1)        2.242   CAMERA_PCLK_BUFGP/IBUFG
    BUFGCTRL_X0Y11.O        Tbccko_O              0.072   CAMERA_PCLK_BUFGP/BUFG
                                                          CAMERA_PCLK_BUFGP/BUFG
    RAMB36_X1Y14.CLKARDCLKU net (fanout=395)      1.141   CAMERA_PCLK_BUFGP
    ----------------------------------------------------  ---------------------------
    Total                                         4.712ns (1.329ns logic, 3.383ns route)
                                                          (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 4 ns VALID 5 ns BEFORE COMP "CAMERA_PCLK";
--------------------------------------------------------------------------------

Paths for end point ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T (RAMB36_X2Y19.WEAL0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.541ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               switch_io<2> (PAD)
  Destination:          ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T (RAM)
  Destination Clock:    CAMERA_PCLK_BUFGP rising at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      4.878ns (Levels of Logic = 2)
  Clock Path Delay:     5.312ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: switch_io<2> to ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    W13.I                   Tiopi                 1.320   switch_io<2>
                                                          switch_io<2>
                                                          switch_io_2_IBUF
    SLICE_X34Y54.A5         net (fanout=1)        0.957   switch_io_2_IBUF
    SLICE_X34Y54.A          Tilo                  0.078   vga/Vsync
                                                          Mmux_we_311
    RAMB36_X2Y19.WEAL0      net (fanout=152)      2.694   we_3
    RAMB36_X2Y19.CLKARDCLKL Trckc_WEA   (-Th)     0.171   ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
                                                          ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
    ----------------------------------------------------  ---------------------------
    Total                                         4.878ns (1.227ns logic, 3.651ns route)
                                                          (25.2% logic, 74.8% route)

  Maximum Clock Path at Slow Process Corner: CAMERA_PCLK to ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    V17.I                   Tiopi                 1.324   CAMERA_PCLK
                                                          CAMERA_PCLK
                                                          CAMERA_PCLK_BUFGP/IBUFG
    BUFGCTRL_X0Y11.I0       net (fanout=1)        2.610   CAMERA_PCLK_BUFGP/IBUFG
    BUFGCTRL_X0Y11.O        Tbccko_O              0.079   CAMERA_PCLK_BUFGP/BUFG
                                                          CAMERA_PCLK_BUFGP/BUFG
    RAMB36_X2Y19.CLKARDCLKL net (fanout=395)      1.299   CAMERA_PCLK_BUFGP
    ----------------------------------------------------  ---------------------------
    Total                                         5.312ns (1.403ns logic, 3.909ns route)
                                                          (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Paths for end point ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T (RAMB36_X2Y19.WEAL2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.541ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               switch_io<2> (PAD)
  Destination:          ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T (RAM)
  Destination Clock:    CAMERA_PCLK_BUFGP rising at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      4.878ns (Levels of Logic = 2)
  Clock Path Delay:     5.312ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: switch_io<2> to ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    W13.I                   Tiopi                 1.320   switch_io<2>
                                                          switch_io<2>
                                                          switch_io_2_IBUF
    SLICE_X34Y54.A5         net (fanout=1)        0.957   switch_io_2_IBUF
    SLICE_X34Y54.A          Tilo                  0.078   vga/Vsync
                                                          Mmux_we_311
    RAMB36_X2Y19.WEAL2      net (fanout=152)      2.694   we_3
    RAMB36_X2Y19.CLKARDCLKL Trckc_WEA   (-Th)     0.171   ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
                                                          ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
    ----------------------------------------------------  ---------------------------
    Total                                         4.878ns (1.227ns logic, 3.651ns route)
                                                          (25.2% logic, 74.8% route)

  Maximum Clock Path at Slow Process Corner: CAMERA_PCLK to ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    V17.I                   Tiopi                 1.324   CAMERA_PCLK
                                                          CAMERA_PCLK
                                                          CAMERA_PCLK_BUFGP/IBUFG
    BUFGCTRL_X0Y11.I0       net (fanout=1)        2.610   CAMERA_PCLK_BUFGP/IBUFG
    BUFGCTRL_X0Y11.O        Tbccko_O              0.079   CAMERA_PCLK_BUFGP/BUFG
                                                          CAMERA_PCLK_BUFGP/BUFG
    RAMB36_X2Y19.CLKARDCLKL net (fanout=395)      1.299   CAMERA_PCLK_BUFGP
    ----------------------------------------------------  ---------------------------
    Total                                         5.312ns (1.403ns logic, 3.909ns route)
                                                          (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Paths for end point ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T (RAMB36_X2Y19.WEAU0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.541ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               switch_io<2> (PAD)
  Destination:          ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T (RAM)
  Destination Clock:    CAMERA_PCLK_BUFGP rising at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      4.878ns (Levels of Logic = 2)
  Clock Path Delay:     5.312ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: switch_io<2> to ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    W13.I                   Tiopi                 1.320   switch_io<2>
                                                          switch_io<2>
                                                          switch_io_2_IBUF
    SLICE_X34Y54.A5         net (fanout=1)        0.957   switch_io_2_IBUF
    SLICE_X34Y54.A          Tilo                  0.078   vga/Vsync
                                                          Mmux_we_311
    RAMB36_X2Y19.WEAU0      net (fanout=152)      2.694   we_3
    RAMB36_X2Y19.CLKARDCLKU Trckc_WEA   (-Th)     0.171   ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
                                                          ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
    ----------------------------------------------------  ---------------------------
    Total                                         4.878ns (1.227ns logic, 3.651ns route)
                                                          (25.2% logic, 74.8% route)

  Maximum Clock Path at Slow Process Corner: CAMERA_PCLK to ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    V17.I                   Tiopi                 1.324   CAMERA_PCLK
                                                          CAMERA_PCLK
                                                          CAMERA_PCLK_BUFGP/IBUFG
    BUFGCTRL_X0Y11.I0       net (fanout=1)        2.610   CAMERA_PCLK_BUFGP/IBUFG
    BUFGCTRL_X0Y11.O        Tbccko_O              0.079   CAMERA_PCLK_BUFGP/BUFG
                                                          CAMERA_PCLK_BUFGP/BUFG
    RAMB36_X2Y19.CLKARDCLKU net (fanout=395)      1.299   CAMERA_PCLK_BUFGP
    ----------------------------------------------------  ---------------------------
    Total                                         5.312ns (1.403ns logic, 3.909ns route)
                                                          (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_timing
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_timing                  |      8.000ns|      4.000ns|      1.039ns|            0|            0|            0|        13120|
| TS_pll_clkout0                |     41.667ns|      5.414ns|          N/A|            0|            0|        13120|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CAMERA_PCLK
--------------+------------+------------+------------+------------+------------------+--------+
              |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source        | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
--------------+------------+------------+------------+------------+------------------+--------+
CAMERA_DATA<0>|    1.750(R)|      SLOW  |    0.034(R)|      FAST  |CAMERA_PCLK_BUFGP |   0.000|
CAMERA_DATA<1>|    2.402(R)|      SLOW  |   -0.337(R)|      FAST  |CAMERA_PCLK_BUFGP |   0.000|
CAMERA_DATA<2>|    1.886(R)|      SLOW  |    0.061(R)|      FAST  |CAMERA_PCLK_BUFGP |   0.000|
CAMERA_DATA<3>|    2.035(R)|      SLOW  |   -0.102(R)|      FAST  |CAMERA_PCLK_BUFGP |   0.000|
CAMERA_DATA<4>|    1.721(R)|      SLOW  |    0.102(R)|      FAST  |CAMERA_PCLK_BUFGP |   0.000|
CAMERA_DATA<5>|    2.257(R)|      SLOW  |   -0.226(R)|      FAST  |CAMERA_PCLK_BUFGP |   0.000|
CAMERA_DATA<6>|    2.102(R)|      SLOW  |   -0.042(R)|      FAST  |CAMERA_PCLK_BUFGP |   0.000|
CAMERA_DATA<7>|    2.307(R)|      SLOW  |   -0.180(R)|      FAST  |CAMERA_PCLK_BUFGP |   0.000|
CAMERA_HS     |    2.730(R)|      SLOW  |   -0.572(R)|      FAST  |CAMERA_PCLK_BUFGP |   0.000|
CAMERA_VS     |    1.645(R)|      SLOW  |    0.128(R)|      FAST  |CAMERA_PCLK_BUFGP |   0.000|
switch_io<2>  |    3.340(R)|      SLOW  |    0.459(R)|      SLOW  |CAMERA_PCLK_BUFGP |   0.000|
--------------+------------+------------+------------+------------+------------------+--------+

Clock to Setup on destination clock CAMERA_PCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CAMERA_PCLK    |   12.594|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.414|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 4 ns VALID 5 ns BEFORE COMP "CAMERA_PCLK";
Worst Case Data Window 3.799; Ideal Clock Offset To Actual Clock -0.060; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
CAMERA_DATA<0>    |    1.750(R)|      SLOW  |    0.034(R)|      FAST  |    2.250|    0.966|        0.642|
CAMERA_DATA<1>    |    2.402(R)|      SLOW  |   -0.337(R)|      FAST  |    1.598|    1.337|        0.131|
CAMERA_DATA<2>    |    1.886(R)|      SLOW  |    0.061(R)|      FAST  |    2.114|    0.939|        0.587|
CAMERA_DATA<3>    |    2.035(R)|      SLOW  |   -0.102(R)|      FAST  |    1.965|    1.102|        0.432|
CAMERA_DATA<4>    |    1.721(R)|      SLOW  |    0.102(R)|      FAST  |    2.279|    0.898|        0.690|
CAMERA_DATA<5>    |    2.257(R)|      SLOW  |   -0.226(R)|      FAST  |    1.743|    1.226|        0.259|
CAMERA_DATA<6>    |    2.102(R)|      SLOW  |   -0.042(R)|      FAST  |    1.898|    1.042|        0.428|
CAMERA_DATA<7>    |    2.307(R)|      SLOW  |   -0.180(R)|      FAST  |    1.693|    1.180|        0.257|
CAMERA_HS         |    2.730(R)|      SLOW  |   -0.572(R)|      FAST  |    1.270|    1.572|       -0.151|
CAMERA_VS         |    1.645(R)|      SLOW  |    0.128(R)|      FAST  |    2.355|    0.872|        0.742|
switch_io<2>      |    3.340(R)|      SLOW  |    0.459(R)|      SLOW  |    0.660|    0.541|        0.060|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       3.340|         -  |       0.459|         -  |    0.660|    0.541|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2112068 paths, 0 nets, and 9748 connections

Design statistics:
   Minimum period:  12.594ns{1}   (Maximum frequency:  79.403MHz)
   Minimum input required time before clock:   3.340ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jan 10 11:13:14 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 722 MB



