{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1584331802837 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1584331802924 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 15 23:10:02 2020 " "Processing started: Sun Mar 15 23:10:02 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1584331802924 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584331802924 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BB_SYSTEM -c BB_SYSTEM " "Command: quartus_map --read_settings_files=on --write_settings_files=off BB_SYSTEM -c BB_SYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584331802924 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1584331803412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_comparator_xor.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_comparator_xor.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_COMPARATOR_XOR " "Found entity 1: CC_COMPARATOR_XOR" {  } { { "rtl/CC_COMPARATOR_XOR.v" "" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/CC_COMPARATOR_XOR.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584331815562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584331815562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_joiner.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_joiner.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_JOINER " "Found entity 1: CC_JOINER" {  } { { "rtl/CC_JOINER.v" "" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/CC_JOINER.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584331815564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584331815564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_countera3.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_countera3.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_COUNTERA3 " "Found entity 1: SC_COUNTERA3" {  } { { "rtl/SC_COUNTERA3.v" "" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/SC_COUNTERA3.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584331815588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584331815588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_countera2.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_countera2.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_COUNTERA2 " "Found entity 1: SC_COUNTERA2" {  } { { "rtl/SC_COUNTERA2.v" "" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/SC_COUNTERA2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584331815603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584331815603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_countera1.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_countera1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_COUNTERA1 " "Found entity 1: SC_COUNTERA1" {  } { { "rtl/SC_COUNTERA1.v" "" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/SC_COUNTERA1.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584331815614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584331815614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_mux41al.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_mux41al.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_MUX41AL " "Found entity 1: CC_MUX41AL" {  } { { "rtl/CC_MUX41AL.v" "" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/CC_MUX41AL.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584331815643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584331815643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_counterma1.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_counterma1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_COUNTERMA1 " "Found entity 1: SC_COUNTERMA1" {  } { { "rtl/SC_COUNTERMA1.v" "" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/SC_COUNTERMA1.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584331815660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584331815660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_counterma2.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_counterma2.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_COUNTERMA2 " "Found entity 1: SC_COUNTERMA2" {  } { { "rtl/SC_COUNTERMA2.v" "" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/SC_COUNTERMA2.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584331815673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584331815673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_mux21vel.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_mux21vel.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_MUX21VEL " "Found entity 1: CC_MUX21VEL" {  } { { "rtl/CC_MUX21VEL.v" "" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/CC_MUX21VEL.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584331815688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584331815688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_counterlevel.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_counterlevel.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_COUNTERLEVEL " "Found entity 1: SC_COUNTERLEVEL" {  } { { "rtl/SC_COUNTERLEVEL.v" "" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/SC_COUNTERLEVEL.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584331815706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584331815706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/si_register_aliens.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/si_register_aliens.v" { { "Info" "ISGN_ENTITY_NAME" "1 SI_REGISTER_ALIENS " "Found entity 1: SI_REGISTER_ALIENS" {  } { { "rtl/SI_REGISTER_ALIENS.v" "" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/SI_REGISTER_ALIENS.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584331815730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584331815730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/shift_reg_start_done.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/shift_reg_start_done.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg_start_done " "Found entity 1: shift_reg_start_done" {  } { { "rtl/shift_reg_start_done.v" "" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/shift_reg_start_done.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584331815745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584331815745 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "max7219_ctrl.v(154) " "Verilog HDL information at max7219_ctrl.v(154): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/max7219_ctrl.v" "" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/max7219_ctrl.v" 154 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1584331815791 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "intensity INTENSITY max7219_ctrl.v(21) " "Verilog HDL Declaration information at max7219_ctrl.v(21): object \"intensity\" differs only in case from object \"INTENSITY\" in the same scope" {  } { { "rtl/max7219_ctrl.v" "" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/max7219_ctrl.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1584331815792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/max7219_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/max7219_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_ctrl " "Found entity 1: matrix_ctrl" {  } { { "rtl/max7219_ctrl.v" "" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/max7219_ctrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584331815793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584331815793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/wb_system_nave.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/wb_system_nave.v" { { "Info" "ISGN_ENTITY_NAME" "1 WB_SYSTEM_NAVE " "Found entity 1: WB_SYSTEM_NAVE" {  } { { "rtl/WB_SYSTEM_NAVE.v" "" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/WB_SYSTEM_NAVE.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584331815798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584331815798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/wb_system_aliens.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/wb_system_aliens.v" { { "Info" "ISGN_ENTITY_NAME" "1 WB_SYSTEM_ALIENS " "Found entity 1: WB_SYSTEM_ALIENS" {  } { { "rtl/WB_SYSTEM_ALIENS.v" "" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/WB_SYSTEM_ALIENS.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584331815822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584331815822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/si_transition.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/si_transition.v" { { "Info" "ISGN_ENTITY_NAME" "1 SI_TRANSITION " "Found entity 1: SI_TRANSITION" {  } { { "rtl/SI_TRANSITION.v" "" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/SI_TRANSITION.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584331815837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584331815837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/si_statemachine_shoot.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/si_statemachine_shoot.v" { { "Info" "ISGN_ENTITY_NAME" "1 SI_STATEMACHINE_SHOOT " "Found entity 1: SI_STATEMACHINE_SHOOT" {  } { { "rtl/SI_STATEMACHINE_SHOOT.v" "" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/SI_STATEMACHINE_SHOOT.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584331815880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584331815880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/si_statemachine_nave.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/si_statemachine_nave.v" { { "Info" "ISGN_ENTITY_NAME" "1 SI_STATEMACHINE_NAVE " "Found entity 1: SI_STATEMACHINE_NAVE" {  } { { "rtl/SI_STATEMACHINE_NAVE.v" "" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/SI_STATEMACHINE_NAVE.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584331815900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584331815900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/si_statemachine_aliens.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/si_statemachine_aliens.v" { { "Info" "ISGN_ENTITY_NAME" "1 SI_STATEMACHINE_ALIENS " "Found entity 1: SI_STATEMACHINE_ALIENS" {  } { { "rtl/SI_STATEMACHINE_ALIENS.v" "" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/SI_STATEMACHINE_ALIENS.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584331815914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584331815914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/si_selector_screen.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/si_selector_screen.v" { { "Info" "ISGN_ENTITY_NAME" "1 SI_SELECTOR_SCREEN " "Found entity 1: SI_SELECTOR_SCREEN" {  } { { "rtl/SI_SELECTOR_SCREEN.v" "" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/SI_SELECTOR_SCREEN.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584331815926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584331815926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/si_regshifter_nave.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/si_regshifter_nave.v" { { "Info" "ISGN_ENTITY_NAME" "1 SI_REGSHIFTER_NAVE " "Found entity 1: SI_REGSHIFTER_NAVE" {  } { { "rtl/SI_REGSHIFTER_NAVE.v" "" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/SI_REGSHIFTER_NAVE.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584331815937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584331815937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/si_regshifter_bullet.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/si_regshifter_bullet.v" { { "Info" "ISGN_ENTITY_NAME" "1 SI_REGSHIFTER_BULLET " "Found entity 1: SI_REGSHIFTER_BULLET" {  } { { "rtl/SI_REGSHIFTER_BULLET.v" "" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/SI_REGSHIFTER_BULLET.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584331815946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584331815946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/si_regshifter_alien.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/si_regshifter_alien.v" { { "Info" "ISGN_ENTITY_NAME" "1 SI_REGSHIFTER_ALIEN " "Found entity 1: SI_REGSHIFTER_ALIEN" {  } { { "rtl/SI_REGSHIFTER_ALIEN.v" "" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/SI_REGSHIFTER_ALIEN.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584331815960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584331815960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/si_register_shoot.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/si_register_shoot.v" { { "Info" "ISGN_ENTITY_NAME" "1 SI_REGISTER_SHOOT " "Found entity 1: SI_REGISTER_SHOOT" {  } { { "rtl/SI_REGISTER_SHOOT.v" "" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/SI_REGISTER_SHOOT.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584331815971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584331815971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/si_debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/si_debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 SI_DEBOUNCE " "Found entity 1: SI_DEBOUNCE" {  } { { "rtl/SI_DEBOUNCE.v" "" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/SI_DEBOUNCE.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584331815985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584331815985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/si_comparator_nave.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/si_comparator_nave.v" { { "Info" "ISGN_ENTITY_NAME" "1 SI_COMPARATOR_NAVE " "Found entity 1: SI_COMPARATOR_NAVE" {  } { { "rtl/SI_COMPARATOR_NAVE.v" "" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/SI_COMPARATOR_NAVE.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584331816010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584331816010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_countertransition.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_countertransition.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_COUNTERTRANSITION " "Found entity 1: SC_COUNTERTRANSITION" {  } { { "rtl/SC_COUNTERTRANSITION.v" "" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/SC_COUNTERTRANSITION.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584331816020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584331816020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_counter7.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_counter7.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_COUNTER7 " "Found entity 1: SC_COUNTER7" {  } { { "rtl/SC_COUNTER7.v" "" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/SC_COUNTER7.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584331816043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584331816043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_counter4ma.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_counter4ma.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_COUNTER4MA " "Found entity 1: SC_COUNTER4MA" {  } { { "rtl/SC_COUNTER4MA.v" "" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/SC_COUNTER4MA.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584331816071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584331816071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_counter1.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_counter1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_COUNTER1 " "Found entity 1: SC_COUNTER1" {  } { { "rtl/SC_COUNTER1.v" "" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/SC_COUNTER1.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584331816085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584331816085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/imagen.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/imagen.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMAGEN " "Found entity 1: IMAGEN" {  } { { "rtl/IMAGEN.v" "" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/IMAGEN.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584331816095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584331816095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_mux21.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_mux21.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_MUX21 " "Found entity 1: CC_MUX21" {  } { { "rtl/CC_MUX21.v" "" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/CC_MUX21.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584331816107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584331816107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_4mux21.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_4mux21.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_4MUX21 " "Found entity 1: CC_4MUX21" {  } { { "rtl/CC_4MUX21.v" "" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/CC_4MUX21.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584331816127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584331816127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bb_system.v 1 1 " "Found 1 design units, including 1 entities, in source file bb_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 BB_SYSTEM " "Found entity 1: BB_SYSTEM" {  } { { "BB_SYSTEM.v" "" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/BB_SYSTEM.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584331816130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584331816130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_demux_14.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_demux_14.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_DEMUX_14 " "Found entity 1: CC_DEMUX_14" {  } { { "rtl/CC_DEMUX_14.v" "" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/CC_DEMUX_14.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584331816147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584331816147 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BB_SYSTEM " "Elaborating entity \"BB_SYSTEM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1584331816382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB_SYSTEM_NAVE WB_SYSTEM_NAVE:NAVE " "Elaborating entity \"WB_SYSTEM_NAVE\" for hierarchy \"WB_SYSTEM_NAVE:NAVE\"" {  } { { "BB_SYSTEM.v" "NAVE" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/BB_SYSTEM.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584331816452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SI_STATEMACHINE_NAVE WB_SYSTEM_NAVE:NAVE\|SI_STATEMACHINE_NAVE:SMN_u0 " "Elaborating entity \"SI_STATEMACHINE_NAVE\" for hierarchy \"WB_SYSTEM_NAVE:NAVE\|SI_STATEMACHINE_NAVE:SMN_u0\"" {  } { { "rtl/WB_SYSTEM_NAVE.v" "SMN_u0" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/WB_SYSTEM_NAVE.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584331816475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SI_REGSHIFTER_NAVE WB_SYSTEM_NAVE:NAVE\|SI_REGSHIFTER_NAVE:RSN_u0 " "Elaborating entity \"SI_REGSHIFTER_NAVE\" for hierarchy \"WB_SYSTEM_NAVE:NAVE\|SI_REGSHIFTER_NAVE:RSN_u0\"" {  } { { "rtl/WB_SYSTEM_NAVE.v" "RSN_u0" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/WB_SYSTEM_NAVE.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584331816503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SI_COMPARATOR_NAVE WB_SYSTEM_NAVE:NAVE\|SI_COMPARATOR_NAVE:CMP_u0 " "Elaborating entity \"SI_COMPARATOR_NAVE\" for hierarchy \"WB_SYSTEM_NAVE:NAVE\|SI_COMPARATOR_NAVE:CMP_u0\"" {  } { { "rtl/WB_SYSTEM_NAVE.v" "CMP_u0" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/WB_SYSTEM_NAVE.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584331816516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SI_STATEMACHINE_SHOOT WB_SYSTEM_NAVE:NAVE\|SI_STATEMACHINE_SHOOT:SMSH_u0 " "Elaborating entity \"SI_STATEMACHINE_SHOOT\" for hierarchy \"WB_SYSTEM_NAVE:NAVE\|SI_STATEMACHINE_SHOOT:SMSH_u0\"" {  } { { "rtl/WB_SYSTEM_NAVE.v" "SMSH_u0" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/WB_SYSTEM_NAVE.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584331816544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SI_REGISTER_SHOOT WB_SYSTEM_NAVE:NAVE\|SI_REGISTER_SHOOT:RSS_u0 " "Elaborating entity \"SI_REGISTER_SHOOT\" for hierarchy \"WB_SYSTEM_NAVE:NAVE\|SI_REGISTER_SHOOT:RSS_u0\"" {  } { { "rtl/WB_SYSTEM_NAVE.v" "RSS_u0" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/WB_SYSTEM_NAVE.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584331816565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SI_REGSHIFTER_BULLET WB_SYSTEM_NAVE:NAVE\|SI_REGISTER_SHOOT:RSS_u0\|SI_REGSHIFTER_BULLET:REG_1 " "Elaborating entity \"SI_REGSHIFTER_BULLET\" for hierarchy \"WB_SYSTEM_NAVE:NAVE\|SI_REGISTER_SHOOT:RSS_u0\|SI_REGSHIFTER_BULLET:REG_1\"" {  } { { "rtl/SI_REGISTER_SHOOT.v" "REG_1" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/SI_REGISTER_SHOOT.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584331816590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_MUX21 WB_SYSTEM_NAVE:NAVE\|CC_MUX21:MUX_u0 " "Elaborating entity \"CC_MUX21\" for hierarchy \"WB_SYSTEM_NAVE:NAVE\|CC_MUX21:MUX_u0\"" {  } { { "rtl/WB_SYSTEM_NAVE.v" "MUX_u0" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/WB_SYSTEM_NAVE.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584331816642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_COUNTER1 WB_SYSTEM_NAVE:NAVE\|SC_COUNTER1:CNTVELBULLET_u0 " "Elaborating entity \"SC_COUNTER1\" for hierarchy \"WB_SYSTEM_NAVE:NAVE\|SC_COUNTER1:CNTVELBULLET_u0\"" {  } { { "rtl/WB_SYSTEM_NAVE.v" "CNTVELBULLET_u0" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/WB_SYSTEM_NAVE.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584331816671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_COUNTER7 WB_SYSTEM_NAVE:NAVE\|SC_COUNTER7:CNTADVANCEBULLET_u0 " "Elaborating entity \"SC_COUNTER7\" for hierarchy \"WB_SYSTEM_NAVE:NAVE\|SC_COUNTER7:CNTADVANCEBULLET_u0\"" {  } { { "rtl/WB_SYSTEM_NAVE.v" "CNTADVANCEBULLET_u0" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/WB_SYSTEM_NAVE.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584331816693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SI_DEBOUNCE WB_SYSTEM_NAVE:NAVE\|SI_DEBOUNCE:DB_START_u0 " "Elaborating entity \"SI_DEBOUNCE\" for hierarchy \"WB_SYSTEM_NAVE:NAVE\|SI_DEBOUNCE:DB_START_u0\"" {  } { { "rtl/WB_SYSTEM_NAVE.v" "DB_START_u0" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/WB_SYSTEM_NAVE.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584331816718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB_SYSTEM_ALIENS WB_SYSTEM_ALIENS:ALIENS " "Elaborating entity \"WB_SYSTEM_ALIENS\" for hierarchy \"WB_SYSTEM_ALIENS:ALIENS\"" {  } { { "BB_SYSTEM.v" "ALIENS" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/BB_SYSTEM.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584331816756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SI_STATEMACHINE_ALIENS WB_SYSTEM_ALIENS:ALIENS\|SI_STATEMACHINE_ALIENS:SMA_u0 " "Elaborating entity \"SI_STATEMACHINE_ALIENS\" for hierarchy \"WB_SYSTEM_ALIENS:ALIENS\|SI_STATEMACHINE_ALIENS:SMA_u0\"" {  } { { "rtl/WB_SYSTEM_ALIENS.v" "SMA_u0" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/WB_SYSTEM_ALIENS.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584331816782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SI_REGISTER_ALIENS WB_SYSTEM_ALIENS:ALIENS\|SI_REGISTER_ALIENS:RSA_u0 " "Elaborating entity \"SI_REGISTER_ALIENS\" for hierarchy \"WB_SYSTEM_ALIENS:ALIENS\|SI_REGISTER_ALIENS:RSA_u0\"" {  } { { "rtl/WB_SYSTEM_ALIENS.v" "RSA_u0" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/WB_SYSTEM_ALIENS.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584331816820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SI_REGSHIFTER_ALIEN WB_SYSTEM_ALIENS:ALIENS\|SI_REGISTER_ALIENS:RSA_u0\|SI_REGSHIFTER_ALIEN:RGSH_FILAO " "Elaborating entity \"SI_REGSHIFTER_ALIEN\" for hierarchy \"WB_SYSTEM_ALIENS:ALIENS\|SI_REGISTER_ALIENS:RSA_u0\|SI_REGSHIFTER_ALIEN:RGSH_FILAO\"" {  } { { "rtl/SI_REGISTER_ALIENS.v" "RGSH_FILAO" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/SI_REGISTER_ALIENS.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584331816868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_4MUX21 WB_SYSTEM_ALIENS:ALIENS\|CC_4MUX21:MUX21_u0 " "Elaborating entity \"CC_4MUX21\" for hierarchy \"WB_SYSTEM_ALIENS:ALIENS\|CC_4MUX21:MUX21_u0\"" {  } { { "rtl/WB_SYSTEM_ALIENS.v" "MUX21_u0" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/WB_SYSTEM_ALIENS.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584331816898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_MUX21VEL WB_SYSTEM_ALIENS:ALIENS\|CC_MUX21VEL:MUX21VEL_u0 " "Elaborating entity \"CC_MUX21VEL\" for hierarchy \"WB_SYSTEM_ALIENS:ALIENS\|CC_MUX21VEL:MUX21VEL_u0\"" {  } { { "rtl/WB_SYSTEM_ALIENS.v" "MUX21VEL_u0" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/WB_SYSTEM_ALIENS.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584331816928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_MUX41AL WB_SYSTEM_ALIENS:ALIENS\|CC_MUX41AL:MUX41AL_u0 " "Elaborating entity \"CC_MUX41AL\" for hierarchy \"WB_SYSTEM_ALIENS:ALIENS\|CC_MUX41AL:MUX41AL_u0\"" {  } { { "rtl/WB_SYSTEM_ALIENS.v" "MUX41AL_u0" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/WB_SYSTEM_ALIENS.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584331816935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_DEMUX_14 WB_SYSTEM_ALIENS:ALIENS\|CC_DEMUX_14:DEMUX14_u0 " "Elaborating entity \"CC_DEMUX_14\" for hierarchy \"WB_SYSTEM_ALIENS:ALIENS\|CC_DEMUX_14:DEMUX14_u0\"" {  } { { "rtl/WB_SYSTEM_ALIENS.v" "DEMUX14_u0" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/WB_SYSTEM_ALIENS.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584331816944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_COUNTERA1 WB_SYSTEM_ALIENS:ALIENS\|SC_COUNTERA1:CNTA1_u0 " "Elaborating entity \"SC_COUNTERA1\" for hierarchy \"WB_SYSTEM_ALIENS:ALIENS\|SC_COUNTERA1:CNTA1_u0\"" {  } { { "rtl/WB_SYSTEM_ALIENS.v" "CNTA1_u0" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/WB_SYSTEM_ALIENS.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584331816976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_COUNTERA2 WB_SYSTEM_ALIENS:ALIENS\|SC_COUNTERA2:CNTA2_u0 " "Elaborating entity \"SC_COUNTERA2\" for hierarchy \"WB_SYSTEM_ALIENS:ALIENS\|SC_COUNTERA2:CNTA2_u0\"" {  } { { "rtl/WB_SYSTEM_ALIENS.v" "CNTA2_u0" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/WB_SYSTEM_ALIENS.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584331817006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_COUNTERA3 WB_SYSTEM_ALIENS:ALIENS\|SC_COUNTERA3:CNTA3_u0 " "Elaborating entity \"SC_COUNTERA3\" for hierarchy \"WB_SYSTEM_ALIENS:ALIENS\|SC_COUNTERA3:CNTA3_u0\"" {  } { { "rtl/WB_SYSTEM_ALIENS.v" "CNTA3_u0" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/WB_SYSTEM_ALIENS.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584331817027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_COUNTERMA1 WB_SYSTEM_ALIENS:ALIENS\|SC_COUNTERMA1:CNTMA1_u0 " "Elaborating entity \"SC_COUNTERMA1\" for hierarchy \"WB_SYSTEM_ALIENS:ALIENS\|SC_COUNTERMA1:CNTMA1_u0\"" {  } { { "rtl/WB_SYSTEM_ALIENS.v" "CNTMA1_u0" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/WB_SYSTEM_ALIENS.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584331817066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_COUNTERMA2 WB_SYSTEM_ALIENS:ALIENS\|SC_COUNTERMA2:CNTMA2_u0 " "Elaborating entity \"SC_COUNTERMA2\" for hierarchy \"WB_SYSTEM_ALIENS:ALIENS\|SC_COUNTERMA2:CNTMA2_u0\"" {  } { { "rtl/WB_SYSTEM_ALIENS.v" "CNTMA2_u0" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/WB_SYSTEM_ALIENS.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584331817095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_COUNTER4MA WB_SYSTEM_ALIENS:ALIENS\|SC_COUNTER4MA:CNT4MA_u0 " "Elaborating entity \"SC_COUNTER4MA\" for hierarchy \"WB_SYSTEM_ALIENS:ALIENS\|SC_COUNTER4MA:CNT4MA_u0\"" {  } { { "rtl/WB_SYSTEM_ALIENS.v" "CNT4MA_u0" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/WB_SYSTEM_ALIENS.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584331817114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_COUNTERLEVEL WB_SYSTEM_ALIENS:ALIENS\|SC_COUNTERLEVEL:CNTLEVEL_u0 " "Elaborating entity \"SC_COUNTERLEVEL\" for hierarchy \"WB_SYSTEM_ALIENS:ALIENS\|SC_COUNTERLEVEL:CNTLEVEL_u0\"" {  } { { "rtl/WB_SYSTEM_ALIENS.v" "CNTLEVEL_u0" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/WB_SYSTEM_ALIENS.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584331817132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_COUNTERTRANSITION WB_SYSTEM_ALIENS:ALIENS\|SC_COUNTERTRANSITION:CNTTR_u0 " "Elaborating entity \"SC_COUNTERTRANSITION\" for hierarchy \"WB_SYSTEM_ALIENS:ALIENS\|SC_COUNTERTRANSITION:CNTTR_u0\"" {  } { { "rtl/WB_SYSTEM_ALIENS.v" "CNTTR_u0" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/WB_SYSTEM_ALIENS.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584331817147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SI_TRANSITION WB_SYSTEM_ALIENS:ALIENS\|SI_TRANSITION:TRNS_u0 " "Elaborating entity \"SI_TRANSITION\" for hierarchy \"WB_SYSTEM_ALIENS:ALIENS\|SI_TRANSITION:TRNS_u0\"" {  } { { "rtl/WB_SYSTEM_ALIENS.v" "TRNS_u0" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/WB_SYSTEM_ALIENS.v" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584331817157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_JOINER WB_SYSTEM_ALIENS:ALIENS\|CC_JOINER:JN_u0 " "Elaborating entity \"CC_JOINER\" for hierarchy \"WB_SYSTEM_ALIENS:ALIENS\|CC_JOINER:JN_u0\"" {  } { { "rtl/WB_SYSTEM_ALIENS.v" "JN_u0" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/WB_SYSTEM_ALIENS.v" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584331817192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_COMPARATOR_XOR WB_SYSTEM_ALIENS:ALIENS\|CC_COMPARATOR_XOR:COMPX_u0 " "Elaborating entity \"CC_COMPARATOR_XOR\" for hierarchy \"WB_SYSTEM_ALIENS:ALIENS\|CC_COMPARATOR_XOR:COMPX_u0\"" {  } { { "rtl/WB_SYSTEM_ALIENS.v" "COMPX_u0" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/WB_SYSTEM_ALIENS.v" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584331817207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SI_SELECTOR_SCREEN WB_SYSTEM_ALIENS:ALIENS\|SI_SELECTOR_SCREEN:SLT_u0 " "Elaborating entity \"SI_SELECTOR_SCREEN\" for hierarchy \"WB_SYSTEM_ALIENS:ALIENS\|SI_SELECTOR_SCREEN:SLT_u0\"" {  } { { "rtl/WB_SYSTEM_ALIENS.v" "SLT_u0" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/WB_SYSTEM_ALIENS.v" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584331817224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMAGEN WB_SYSTEM_ALIENS:ALIENS\|IMAGEN:IMG_u0 " "Elaborating entity \"IMAGEN\" for hierarchy \"WB_SYSTEM_ALIENS:ALIENS\|IMAGEN:IMG_u0\"" {  } { { "rtl/WB_SYSTEM_ALIENS.v" "IMG_u0" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/WB_SYSTEM_ALIENS.v" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584331817250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_ctrl WB_SYSTEM_ALIENS:ALIENS\|matrix_ctrl:MAXC_u0 " "Elaborating entity \"matrix_ctrl\" for hierarchy \"WB_SYSTEM_ALIENS:ALIENS\|matrix_ctrl:MAXC_u0\"" {  } { { "rtl/WB_SYSTEM_ALIENS.v" "MAXC_u0" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/WB_SYSTEM_ALIENS.v" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584331817319 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Trig_SignalNEG max7219_ctrl.v(58) " "Verilog HDL or VHDL warning at max7219_ctrl.v(58): object \"Trig_SignalNEG\" assigned a value but never read" {  } { { "rtl/max7219_ctrl.v" "" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/max7219_ctrl.v" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1584331817369 "|BB_SYSTEM|WB_SYSTEM_ALIENS:ALIENS|matrix_ctrl:MAXC_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 max7219_ctrl.v(50) " "Verilog HDL assignment warning at max7219_ctrl.v(50): truncated value with size 32 to match size of target (4)" {  } { { "rtl/max7219_ctrl.v" "" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/max7219_ctrl.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1584331817369 "|BB_SYSTEM|WB_SYSTEM_ALIENS:ALIENS|matrix_ctrl:MAXC_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 max7219_ctrl.v(51) " "Verilog HDL assignment warning at max7219_ctrl.v(51): truncated value with size 32 to match size of target (4)" {  } { { "rtl/max7219_ctrl.v" "" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/max7219_ctrl.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1584331817369 "|BB_SYSTEM|WB_SYSTEM_ALIENS:ALIENS|matrix_ctrl:MAXC_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 max7219_ctrl.v(260) " "Verilog HDL assignment warning at max7219_ctrl.v(260): truncated value with size 32 to match size of target (4)" {  } { { "rtl/max7219_ctrl.v" "" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/max7219_ctrl.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1584331817369 "|BB_SYSTEM|WB_SYSTEM_ALIENS:ALIENS|matrix_ctrl:MAXC_u0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ctrl_sr max7219_ctrl.v(154) " "Verilog HDL Always Construct warning at max7219_ctrl.v(154): inferring latch(es) for variable \"ctrl_sr\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/max7219_ctrl.v" "" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/max7219_ctrl.v" 154 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1584331817369 "|BB_SYSTEM|WB_SYSTEM_ALIENS:ALIENS|matrix_ctrl:MAXC_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 max7219_ctrl.v(278) " "Verilog HDL assignment warning at max7219_ctrl.v(278): truncated value with size 32 to match size of target (3)" {  } { { "rtl/max7219_ctrl.v" "" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/max7219_ctrl.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1584331817370 "|BB_SYSTEM|WB_SYSTEM_ALIENS:ALIENS|matrix_ctrl:MAXC_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl_sr\[0\] max7219_ctrl.v(154) " "Inferred latch for \"ctrl_sr\[0\]\" at max7219_ctrl.v(154)" {  } { { "rtl/max7219_ctrl.v" "" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/max7219_ctrl.v" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584331817370 "|BB_SYSTEM|WB_SYSTEM_ALIENS:ALIENS|matrix_ctrl:MAXC_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl_sr\[1\] max7219_ctrl.v(154) " "Inferred latch for \"ctrl_sr\[1\]\" at max7219_ctrl.v(154)" {  } { { "rtl/max7219_ctrl.v" "" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/max7219_ctrl.v" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584331817370 "|BB_SYSTEM|WB_SYSTEM_ALIENS:ALIENS|matrix_ctrl:MAXC_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg_start_done WB_SYSTEM_ALIENS:ALIENS\|matrix_ctrl:MAXC_u0\|shift_reg_start_done:shift_reg_start_done_unit_0 " "Elaborating entity \"shift_reg_start_done\" for hierarchy \"WB_SYSTEM_ALIENS:ALIENS\|matrix_ctrl:MAXC_u0\|shift_reg_start_done:shift_reg_start_done_unit_0\"" {  } { { "rtl/max7219_ctrl.v" "shift_reg_start_done_unit_0" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/max7219_ctrl.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584331817370 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 shift_reg_start_done.v(69) " "Verilog HDL assignment warning at shift_reg_start_done.v(69): truncated value with size 32 to match size of target (16)" {  } { { "rtl/shift_reg_start_done.v" "" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/shift_reg_start_done.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1584331817403 "|BB_SYSTEM|WB_SYSTEM_ALIENS:ALIENS|matrix_ctrl:MAXC_u0|shift_reg_start_done:shift_reg_start_done_unit_0"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1584331819775 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "21 " "21 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1584331820877 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/BB_SYSTEM.map.smsg " "Generated suppressed messages file D:/Proyectos Quartus/PRJ01_SPACEINVADERS/BB_SYSTEM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584331821106 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1584331821446 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584331821446 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "928 " "Implemented 928 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1584331822204 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1584331822204 ""} { "Info" "ICUT_CUT_TM_LCELLS" "919 " "Implemented 919 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1584331822204 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1584331822204 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "639 " "Peak virtual memory: 639 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1584331822222 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 15 23:10:22 2020 " "Processing ended: Sun Mar 15 23:10:22 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1584331822222 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1584331822222 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1584331822222 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1584331822222 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1584331826298 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1584331826302 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 15 23:10:24 2020 " "Processing started: Sun Mar 15 23:10:24 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1584331826302 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1584331826302 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off BB_SYSTEM -c BB_SYSTEM " "Command: quartus_fit --read_settings_files=off --write_settings_files=off BB_SYSTEM -c BB_SYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1584331826302 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1584331826513 ""}
{ "Info" "0" "" "Project  = BB_SYSTEM" {  } {  } 0 0 "Project  = BB_SYSTEM" 0 0 "Fitter" 0 0 1584331826514 ""}
{ "Info" "0" "" "Revision = BB_SYSTEM" {  } {  } 0 0 "Revision = BB_SYSTEM" 0 0 "Fitter" 0 0 1584331826514 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1584331826600 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "BB_SYSTEM EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"BB_SYSTEM\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1584331826611 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1584331826677 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1584331826677 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1584331827041 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1584331827065 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1584331827650 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1584331827650 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1584331827650 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1584331827650 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/" { { 0 { 0 ""} 0 2032 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1584331827702 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/" { { 0 { 0 ""} 0 2034 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1584331827702 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/" { { 0 { 0 ""} 0 2036 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1584331827702 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/" { { 0 { 0 ""} 0 2038 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1584331827702 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/" { { 0 { 0 ""} 0 2040 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1584331827702 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1584331827702 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1584331827733 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1584331829178 ""}
{ "Info" "ISTA_SDC_FOUND" "BB_SYSTEM.sdc " "Reading SDC File: 'BB_SYSTEM.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1584331829205 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1584331829208 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "WB_SYSTEM_ALIENS:ALIENS\|matrix_ctrl:MAXC_u0\|state_reg.MAIN_LOOP " "Node: WB_SYSTEM_ALIENS:ALIENS\|matrix_ctrl:MAXC_u0\|state_reg.MAIN_LOOP was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch WB_SYSTEM_ALIENS:ALIENS\|matrix_ctrl:MAXC_u0\|ctrl_sr\[0\] WB_SYSTEM_ALIENS:ALIENS\|matrix_ctrl:MAXC_u0\|state_reg.MAIN_LOOP " "Latch WB_SYSTEM_ALIENS:ALIENS\|matrix_ctrl:MAXC_u0\|ctrl_sr\[0\] is being clocked by WB_SYSTEM_ALIENS:ALIENS\|matrix_ctrl:MAXC_u0\|state_reg.MAIN_LOOP" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1584331829213 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1584331829213 "|BB_SYSTEM|WB_SYSTEM_ALIENS:ALIENS|matrix_ctrl:MAXC_u0|state_reg.MAIN_LOOP"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1584331829218 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1584331829238 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1584331829238 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1584331829238 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 BB_SYSTEM_CLOCK_50 " "  20.000 BB_SYSTEM_CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1584331829238 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1584331829238 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BB_SYSTEM_CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node BB_SYSTEM_CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1584331829313 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WB_SYSTEM_ALIENS:ALIENS\|matrix_ctrl:MAXC_u0\|state_reg.MAIN_LOOP " "Destination node WB_SYSTEM_ALIENS:ALIENS\|matrix_ctrl:MAXC_u0\|state_reg.MAIN_LOOP" {  } { { "rtl/max7219_ctrl.v" "" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/max7219_ctrl.v" 135 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1584331829313 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1584331829313 ""}  } { { "BB_SYSTEM.v" "" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/BB_SYSTEM.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/" { { 0 { 0 ""} 0 2022 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1584331829313 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WB_SYSTEM_ALIENS:ALIENS\|matrix_ctrl:MAXC_u0\|state_reg.MAIN_LOOP  " "Automatically promoted node WB_SYSTEM_ALIENS:ALIENS\|matrix_ctrl:MAXC_u0\|state_reg.MAIN_LOOP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1584331829313 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WB_SYSTEM_ALIENS:ALIENS\|matrix_ctrl:MAXC_u0\|Selector2~0 " "Destination node WB_SYSTEM_ALIENS:ALIENS\|matrix_ctrl:MAXC_u0\|Selector2~0" {  } { { "rtl/max7219_ctrl.v" "" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/max7219_ctrl.v" 158 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/" { { 0 { 0 ""} 0 987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1584331829313 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WB_SYSTEM_ALIENS:ALIENS\|matrix_ctrl:MAXC_u0\|Selector26~0 " "Destination node WB_SYSTEM_ALIENS:ALIENS\|matrix_ctrl:MAXC_u0\|Selector26~0" {  } { { "rtl/max7219_ctrl.v" "" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/max7219_ctrl.v" 158 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/" { { 0 { 0 ""} 0 990 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1584331829313 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WB_SYSTEM_ALIENS:ALIENS\|matrix_ctrl:MAXC_u0\|Selector28~0 " "Destination node WB_SYSTEM_ALIENS:ALIENS\|matrix_ctrl:MAXC_u0\|Selector28~0" {  } { { "rtl/max7219_ctrl.v" "" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/max7219_ctrl.v" 158 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/" { { 0 { 0 ""} 0 992 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1584331829313 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1584331829313 ""}  } { { "rtl/max7219_ctrl.v" "" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/rtl/max7219_ctrl.v" 135 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1584331829313 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1584331829716 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1584331829719 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1584331829719 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1584331829722 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1584331829727 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1584331829731 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1584331829731 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1584331829733 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1584331829793 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1584331829795 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1584331829795 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1584331829860 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1584331830015 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1584331831708 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1584331832279 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1584331832344 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1584331832829 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1584331832829 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1584331833188 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X32_Y11 X42_Y22 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22" {  } { { "loc" "" { Generic "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22"} { { 12 { 0 ""} 32 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1584331834545 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1584331834545 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1584331834760 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1584331834760 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1584331834760 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1584331834762 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.34 " "Total time spent on timing analysis during the Fitter is 0.34 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1584331834929 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1584331834943 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1584331835255 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1584331835256 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1584331835699 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1584331836294 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "6 Cyclone IV E " "6 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BB_SYSTEM_CLOCK_50 3.3-V LVTTL R8 " "Pin BB_SYSTEM_CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { BB_SYSTEM_CLOCK_50 } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_CLOCK_50" } } } } { "BB_SYSTEM.v" "" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/BB_SYSTEM.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1584331836847 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BB_SYSTEM_RESET_InLow 3.3-V LVTTL N15 " "Pin BB_SYSTEM_RESET_InLow uses I/O standard 3.3-V LVTTL at N15" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { BB_SYSTEM_RESET_InLow } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_RESET_InLow" } } } } { "BB_SYSTEM.v" "" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/BB_SYSTEM.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1584331836847 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BB_SYSTEM_START_InLow 3.3-V LVTTL N16 " "Pin BB_SYSTEM_START_InLow uses I/O standard 3.3-V LVTTL at N16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { BB_SYSTEM_START_InLow } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_START_InLow" } } } } { "BB_SYSTEM.v" "" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/BB_SYSTEM.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1584331836847 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BB_SYSTEM_LEFT_InLow 3.3-V LVTTL F9 " "Pin BB_SYSTEM_LEFT_InLow uses I/O standard 3.3-V LVTTL at F9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { BB_SYSTEM_LEFT_InLow } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_LEFT_InLow" } } } } { "BB_SYSTEM.v" "" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/BB_SYSTEM.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1584331836847 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BB_SYSTEM_RIGHT_InLow 3.3-V LVTTL E8 " "Pin BB_SYSTEM_RIGHT_InLow uses I/O standard 3.3-V LVTTL at E8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { BB_SYSTEM_RIGHT_InLow } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_RIGHT_InLow" } } } } { "BB_SYSTEM.v" "" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/BB_SYSTEM.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1584331836847 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BB_SYSTEM_SHOOT_InLow 3.3-V LVTTL F8 " "Pin BB_SYSTEM_SHOOT_InLow uses I/O standard 3.3-V LVTTL at F8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { BB_SYSTEM_SHOOT_InLow } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_SHOOT_InLow" } } } } { "BB_SYSTEM.v" "" { Text "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/BB_SYSTEM.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1584331836847 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1584331836847 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Proyectos Quartus/PRJ01_SPACEINVADERS/BB_SYSTEM.fit.smsg " "Generated suppressed messages file D:/Proyectos Quartus/PRJ01_SPACEINVADERS/BB_SYSTEM.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1584331836987 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1139 " "Peak virtual memory: 1139 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1584331837435 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 15 23:10:37 2020 " "Processing ended: Sun Mar 15 23:10:37 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1584331837435 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1584331837435 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1584331837435 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1584331837435 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1584331841064 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1584331841068 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 15 23:10:40 2020 " "Processing started: Sun Mar 15 23:10:40 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1584331841068 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1584331841068 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off BB_SYSTEM -c BB_SYSTEM " "Command: quartus_asm --read_settings_files=off --write_settings_files=off BB_SYSTEM -c BB_SYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1584331841068 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1584331842059 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1584331842131 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "566 " "Peak virtual memory: 566 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1584331842281 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 15 23:10:42 2020 " "Processing ended: Sun Mar 15 23:10:42 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1584331842281 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1584331842281 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1584331842281 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1584331842281 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1584331843038 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1584331844246 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1584331844249 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 15 23:10:43 2020 " "Processing started: Sun Mar 15 23:10:43 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1584331844249 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1584331844249 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta BB_SYSTEM -c BB_SYSTEM " "Command: quartus_sta BB_SYSTEM -c BB_SYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1584331844249 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1584331844349 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "TimeQuest Timing Analyzer" 0 -1 1584331844516 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1584331844580 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1584331844580 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1584331844809 ""}
{ "Info" "ISTA_SDC_FOUND" "BB_SYSTEM.sdc " "Reading SDC File: 'BB_SYSTEM.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1584331844862 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1584331844866 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "WB_SYSTEM_ALIENS:ALIENS\|matrix_ctrl:MAXC_u0\|state_reg.MAIN_LOOP " "Node: WB_SYSTEM_ALIENS:ALIENS\|matrix_ctrl:MAXC_u0\|state_reg.MAIN_LOOP was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch WB_SYSTEM_ALIENS:ALIENS\|matrix_ctrl:MAXC_u0\|ctrl_sr\[0\] WB_SYSTEM_ALIENS:ALIENS\|matrix_ctrl:MAXC_u0\|state_reg.MAIN_LOOP " "Latch WB_SYSTEM_ALIENS:ALIENS\|matrix_ctrl:MAXC_u0\|ctrl_sr\[0\] is being clocked by WB_SYSTEM_ALIENS:ALIENS\|matrix_ctrl:MAXC_u0\|state_reg.MAIN_LOOP" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1584331844870 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1584331844870 "|BB_SYSTEM|WB_SYSTEM_ALIENS:ALIENS|matrix_ctrl:MAXC_u0|state_reg.MAIN_LOOP"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1584331844874 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1584331844875 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1584331844880 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.403 " "Worst-case setup slack is 11.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584331844901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584331844901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.403               0.000 BB_SYSTEM_CLOCK_50  " "   11.403               0.000 BB_SYSTEM_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584331844901 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1584331844901 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.357 " "Worst-case hold slack is 0.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584331844906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584331844906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 BB_SYSTEM_CLOCK_50  " "    0.357               0.000 BB_SYSTEM_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584331844906 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1584331844906 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.442 " "Worst-case recovery slack is 15.442" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584331844909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584331844909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.442               0.000 BB_SYSTEM_CLOCK_50  " "   15.442               0.000 BB_SYSTEM_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584331844909 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1584331844909 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.313 " "Worst-case removal slack is 2.313" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584331844911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584331844911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.313               0.000 BB_SYSTEM_CLOCK_50  " "    2.313               0.000 BB_SYSTEM_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584331844911 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1584331844911 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.590 " "Worst-case minimum pulse width slack is 9.590" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584331844913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584331844913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.590               0.000 BB_SYSTEM_CLOCK_50  " "    9.590               0.000 BB_SYSTEM_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584331844913 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1584331844913 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1584331844955 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1584331844980 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1584331845399 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "WB_SYSTEM_ALIENS:ALIENS\|matrix_ctrl:MAXC_u0\|state_reg.MAIN_LOOP " "Node: WB_SYSTEM_ALIENS:ALIENS\|matrix_ctrl:MAXC_u0\|state_reg.MAIN_LOOP was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch WB_SYSTEM_ALIENS:ALIENS\|matrix_ctrl:MAXC_u0\|ctrl_sr\[0\] WB_SYSTEM_ALIENS:ALIENS\|matrix_ctrl:MAXC_u0\|state_reg.MAIN_LOOP " "Latch WB_SYSTEM_ALIENS:ALIENS\|matrix_ctrl:MAXC_u0\|ctrl_sr\[0\] is being clocked by WB_SYSTEM_ALIENS:ALIENS\|matrix_ctrl:MAXC_u0\|state_reg.MAIN_LOOP" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1584331845478 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1584331845478 "|BB_SYSTEM|WB_SYSTEM_ALIENS:ALIENS|matrix_ctrl:MAXC_u0|state_reg.MAIN_LOOP"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1584331845480 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.352 " "Worst-case setup slack is 12.352" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584331845507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584331845507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.352               0.000 BB_SYSTEM_CLOCK_50  " "   12.352               0.000 BB_SYSTEM_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584331845507 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1584331845507 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584331845514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584331845514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 BB_SYSTEM_CLOCK_50  " "    0.311               0.000 BB_SYSTEM_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584331845514 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1584331845514 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.923 " "Worst-case recovery slack is 15.923" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584331845517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584331845517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.923               0.000 BB_SYSTEM_CLOCK_50  " "   15.923               0.000 BB_SYSTEM_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584331845517 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1584331845517 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.090 " "Worst-case removal slack is 2.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584331845520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584331845520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.090               0.000 BB_SYSTEM_CLOCK_50  " "    2.090               0.000 BB_SYSTEM_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584331845520 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1584331845520 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.568 " "Worst-case minimum pulse width slack is 9.568" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584331845524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584331845524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.568               0.000 BB_SYSTEM_CLOCK_50  " "    9.568               0.000 BB_SYSTEM_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584331845524 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1584331845524 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1584331845569 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "WB_SYSTEM_ALIENS:ALIENS\|matrix_ctrl:MAXC_u0\|state_reg.MAIN_LOOP " "Node: WB_SYSTEM_ALIENS:ALIENS\|matrix_ctrl:MAXC_u0\|state_reg.MAIN_LOOP was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch WB_SYSTEM_ALIENS:ALIENS\|matrix_ctrl:MAXC_u0\|ctrl_sr\[0\] WB_SYSTEM_ALIENS:ALIENS\|matrix_ctrl:MAXC_u0\|state_reg.MAIN_LOOP " "Latch WB_SYSTEM_ALIENS:ALIENS\|matrix_ctrl:MAXC_u0\|ctrl_sr\[0\] is being clocked by WB_SYSTEM_ALIENS:ALIENS\|matrix_ctrl:MAXC_u0\|state_reg.MAIN_LOOP" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1584331845657 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1584331845657 "|BB_SYSTEM|WB_SYSTEM_ALIENS:ALIENS|matrix_ctrl:MAXC_u0|state_reg.MAIN_LOOP"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1584331845659 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.906 " "Worst-case setup slack is 14.906" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584331845665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584331845665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.906               0.000 BB_SYSTEM_CLOCK_50  " "   14.906               0.000 BB_SYSTEM_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584331845665 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1584331845665 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584331845670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584331845670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 BB_SYSTEM_CLOCK_50  " "    0.186               0.000 BB_SYSTEM_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584331845670 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1584331845670 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.291 " "Worst-case recovery slack is 17.291" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584331845674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584331845674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.291               0.000 BB_SYSTEM_CLOCK_50  " "   17.291               0.000 BB_SYSTEM_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584331845674 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1584331845674 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.287 " "Worst-case removal slack is 1.287" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584331845678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584331845678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.287               0.000 BB_SYSTEM_CLOCK_50  " "    1.287               0.000 BB_SYSTEM_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584331845678 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1584331845678 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.270 " "Worst-case minimum pulse width slack is 9.270" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584331845681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584331845681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.270               0.000 BB_SYSTEM_CLOCK_50  " "    9.270               0.000 BB_SYSTEM_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584331845681 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1584331845681 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1584331846106 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1584331846127 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "650 " "Peak virtual memory: 650 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1584331846187 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 15 23:10:46 2020 " "Processing ended: Sun Mar 15 23:10:46 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1584331846187 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1584331846187 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1584331846187 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1584331846187 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1584331847745 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1584331847748 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 15 23:10:47 2020 " "Processing started: Sun Mar 15 23:10:47 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1584331847748 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1584331847748 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off BB_SYSTEM -c BB_SYSTEM " "Command: quartus_eda --read_settings_files=off --write_settings_files=off BB_SYSTEM -c BB_SYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1584331847748 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BB_SYSTEM_6_1200mv_85c_slow.vo D:/Proyectos Quartus/PRJ01_SPACEINVADERS/simulation/modelsim/ simulation " "Generated file BB_SYSTEM_6_1200mv_85c_slow.vo in folder \"D:/Proyectos Quartus/PRJ01_SPACEINVADERS/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1584331848427 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BB_SYSTEM_6_1200mv_0c_slow.vo D:/Proyectos Quartus/PRJ01_SPACEINVADERS/simulation/modelsim/ simulation " "Generated file BB_SYSTEM_6_1200mv_0c_slow.vo in folder \"D:/Proyectos Quartus/PRJ01_SPACEINVADERS/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1584331848555 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BB_SYSTEM_min_1200mv_0c_fast.vo D:/Proyectos Quartus/PRJ01_SPACEINVADERS/simulation/modelsim/ simulation " "Generated file BB_SYSTEM_min_1200mv_0c_fast.vo in folder \"D:/Proyectos Quartus/PRJ01_SPACEINVADERS/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1584331848691 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BB_SYSTEM.vo D:/Proyectos Quartus/PRJ01_SPACEINVADERS/simulation/modelsim/ simulation " "Generated file BB_SYSTEM.vo in folder \"D:/Proyectos Quartus/PRJ01_SPACEINVADERS/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1584331848841 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BB_SYSTEM_6_1200mv_85c_v_slow.sdo D:/Proyectos Quartus/PRJ01_SPACEINVADERS/simulation/modelsim/ simulation " "Generated file BB_SYSTEM_6_1200mv_85c_v_slow.sdo in folder \"D:/Proyectos Quartus/PRJ01_SPACEINVADERS/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1584331848970 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BB_SYSTEM_6_1200mv_0c_v_slow.sdo D:/Proyectos Quartus/PRJ01_SPACEINVADERS/simulation/modelsim/ simulation " "Generated file BB_SYSTEM_6_1200mv_0c_v_slow.sdo in folder \"D:/Proyectos Quartus/PRJ01_SPACEINVADERS/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1584331849092 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BB_SYSTEM_min_1200mv_0c_v_fast.sdo D:/Proyectos Quartus/PRJ01_SPACEINVADERS/simulation/modelsim/ simulation " "Generated file BB_SYSTEM_min_1200mv_0c_v_fast.sdo in folder \"D:/Proyectos Quartus/PRJ01_SPACEINVADERS/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1584331849212 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BB_SYSTEM_v.sdo D:/Proyectos Quartus/PRJ01_SPACEINVADERS/simulation/modelsim/ simulation " "Generated file BB_SYSTEM_v.sdo in folder \"D:/Proyectos Quartus/PRJ01_SPACEINVADERS/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1584331849381 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "539 " "Peak virtual memory: 539 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1584331849422 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 15 23:10:49 2020 " "Processing ended: Sun Mar 15 23:10:49 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1584331849422 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1584331849422 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1584331849422 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1584331849422 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 16 s " "Quartus Prime Full Compilation was successful. 0 errors, 16 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1584331850051 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1584332519497 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1584332519500 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 15 23:21:59 2020 " "Processing started: Sun Mar 15 23:21:59 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1584332519500 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1584332519500 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp BB_SYSTEM -c BB_SYSTEM --netlist_type=sgate " "Command: quartus_npp BB_SYSTEM -c BB_SYSTEM --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1584332519500 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "435 " "Peak virtual memory: 435 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1584332519788 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 15 23:21:59 2020 " "Processing ended: Sun Mar 15 23:21:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1584332519788 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1584332519788 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1584332519788 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1584332519788 ""}
