Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue May 17 15:08:49 2022
| Host         : MECHREVO-BILL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-10   Warning   Wide multiplier                3           
TIMING-16  Warning   Large setup violation          1000        
TIMING-18  Warning   Missing input or output delay  2           
TIMING-20  Warning   Non-clocked latch              19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (253)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (19)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (253)
--------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[10]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[11]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[12]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[2]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[3]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[4]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[5]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[6]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[7]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[8]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[9]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: calculator/c_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: calculator/c_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: calculator/c_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: calculator/c_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: calculator/c_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: calculator/c_reg[5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: calculator/c_reg[6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: calculator/c_reg[7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: calculator/state_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: calculator/state_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: calculator/state_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: calculator/state_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: calculator/state_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: calculator/state_reg[5]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (19)
-------------------------------------------------
 There are 19 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -77.294   -18039.436                   1028                 5374        0.054        0.000                      0                 5374        3.750        0.000                       0                  2230  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -77.294   -18039.436                   1028                 5370        0.054        0.000                      0                 5370        3.750        0.000                       0                  2230  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.657        0.000                      0                    4        0.762        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         1028  Failing Endpoints,  Worst Slack      -77.294ns,  Total Violation   -18039.436ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -77.294ns  (required time - arrival time)
  Source:                 calculator/a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calculator/stack_num_reg_0_31_0_0/DP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        87.040ns  (logic 58.161ns (66.821%)  route 28.879ns (33.179%))
  Logic Levels:           309  (CARRY4=284 LUT2=1 LUT3=23 LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.413ns = ( 15.413 - 10.000 ) 
    Source Clock Delay      (SCD):    5.578ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.630     5.578    calculator/clk_IBUF_BUFG
    SLICE_X47Y62         FDRE                                         r  calculator/a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDRE (Prop_fdre_C_Q)         0.456     6.034 r  calculator/a_reg[0]/Q
                         net (fo=13, routed)          0.503     6.537    calculator/a[0]
    SLICE_X46Y62         LUT2 (Prop_lut2_I0_O)        0.124     6.661 r  calculator/stack_num_reg_0_31_23_23_i_45/O
                         net (fo=1, routed)           0.000     6.661    calculator/stack_num_reg_0_31_23_23_i_45_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.174 r  calculator/stack_num_reg_0_31_23_23_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.174    calculator/stack_num_reg_0_31_23_23_i_37_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.291 r  calculator/stack_num_reg_0_31_24_24_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.291    calculator/stack_num_reg_0_31_24_24_i_42_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.408 r  calculator/stack_num_reg_0_31_25_25_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.408    calculator/stack_num_reg_0_31_25_25_i_27_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.525 r  calculator/stack_num_reg_0_31_26_26_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.525    calculator/stack_num_reg_0_31_26_26_i_22_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.642 r  calculator/stack_num_reg_0_31_27_27_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.642    calculator/stack_num_reg_0_31_27_27_i_17_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.759 r  calculator/stack_num_reg_0_31_28_28_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.759    calculator/stack_num_reg_0_31_28_28_i_22_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.876 r  calculator/stack_num_reg_0_31_29_29_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.876    calculator/stack_num_reg_0_31_29_29_i_7_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.993 r  calculator/stack_num_reg_0_31_30_30_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.993    calculator/stack_num_reg_0_31_30_30_i_4_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.247 r  calculator/stack_num_reg_0_31_31_31_i_3/CO[0]
                         net (fo=36, routed)          0.973     9.220    calculator/stack_num_reg_0_31_31_31_i_3_n_3
    SLICE_X45Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    10.043 r  calculator/stack_num_reg_0_31_22_22_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.043    calculator/stack_num_reg_0_31_22_22_i_37_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.157 r  calculator/stack_num_reg_0_31_23_23_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.157    calculator/stack_num_reg_0_31_23_23_i_32_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.271 r  calculator/stack_num_reg_0_31_24_24_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.271    calculator/stack_num_reg_0_31_24_24_i_37_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.385 r  calculator/stack_num_reg_0_31_25_25_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.385    calculator/stack_num_reg_0_31_25_25_i_22_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.499 r  calculator/stack_num_reg_0_31_26_26_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.499    calculator/stack_num_reg_0_31_26_26_i_17_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.613 r  calculator/stack_num_reg_0_31_27_27_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.613    calculator/stack_num_reg_0_31_27_27_i_12_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.727 r  calculator/stack_num_reg_0_31_28_28_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.727    calculator/stack_num_reg_0_31_28_28_i_17_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.841 r  calculator/stack_num_reg_0_31_29_29_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.841    calculator/stack_num_reg_0_31_29_29_i_4_n_0
    SLICE_X45Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.998 r  calculator/stack_num_reg_0_31_30_30_i_3/CO[1]
                         net (fo=36, routed)          0.933    11.932    calculator/stack_num_reg_0_31_30_30_i_3_n_2
    SLICE_X44Y61         LUT3 (Prop_lut3_I0_O)        0.329    12.261 r  calculator/stack_num_reg_0_31_21_21_i_44/O
                         net (fo=1, routed)           0.000    12.261    calculator/stack_num_reg_0_31_21_21_i_44_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.811 r  calculator/stack_num_reg_0_31_21_21_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.811    calculator/stack_num_reg_0_31_21_21_i_37_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.925 r  calculator/stack_num_reg_0_31_22_22_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.925    calculator/stack_num_reg_0_31_22_22_i_32_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.039 r  calculator/stack_num_reg_0_31_23_23_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.039    calculator/stack_num_reg_0_31_23_23_i_27_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.153 r  calculator/stack_num_reg_0_31_24_24_i_32/CO[3]
                         net (fo=1, routed)           0.000    13.153    calculator/stack_num_reg_0_31_24_24_i_32_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.267 r  calculator/stack_num_reg_0_31_25_25_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.267    calculator/stack_num_reg_0_31_25_25_i_17_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.381 r  calculator/stack_num_reg_0_31_26_26_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.381    calculator/stack_num_reg_0_31_26_26_i_12_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.495 r  calculator/stack_num_reg_0_31_27_27_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.495    calculator/stack_num_reg_0_31_27_27_i_7_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.609 r  calculator/stack_num_reg_0_31_28_28_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.609    calculator/stack_num_reg_0_31_28_28_i_10_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.766 r  calculator/stack_num_reg_0_31_29_29_i_3/CO[1]
                         net (fo=36, routed)          0.932    14.698    calculator/stack_num_reg_0_31_29_29_i_3_n_2
    SLICE_X43Y64         LUT3 (Prop_lut3_I0_O)        0.329    15.027 r  calculator/stack_num_reg_0_31_21_21_i_40/O
                         net (fo=1, routed)           0.000    15.027    calculator/stack_num_reg_0_31_21_21_i_40_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.577 r  calculator/stack_num_reg_0_31_21_21_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.577    calculator/stack_num_reg_0_31_21_21_i_32_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.691 r  calculator/stack_num_reg_0_31_22_22_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.691    calculator/stack_num_reg_0_31_22_22_i_27_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.805 r  calculator/stack_num_reg_0_31_23_23_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.805    calculator/stack_num_reg_0_31_23_23_i_22_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.919 r  calculator/stack_num_reg_0_31_24_24_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.919    calculator/stack_num_reg_0_31_24_24_i_27_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.033 r  calculator/stack_num_reg_0_31_25_25_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.033    calculator/stack_num_reg_0_31_25_25_i_12_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.147 r  calculator/stack_num_reg_0_31_26_26_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.147    calculator/stack_num_reg_0_31_26_26_i_7_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.261 r  calculator/stack_num_reg_0_31_27_27_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.261    calculator/stack_num_reg_0_31_27_27_i_4_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.418 r  calculator/stack_num_reg_0_31_28_28_i_4/CO[1]
                         net (fo=36, routed)          1.173    17.591    calculator/stack_num_reg_0_31_28_28_i_4_n_2
    SLICE_X48Y63         LUT3 (Prop_lut3_I0_O)        0.329    17.920 r  calculator/stack_num_reg_0_31_19_19_i_43/O
                         net (fo=1, routed)           0.000    17.920    calculator/stack_num_reg_0_31_19_19_i_43_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.318 r  calculator/stack_num_reg_0_31_19_19_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.318    calculator/stack_num_reg_0_31_19_19_i_37_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.432 r  calculator/stack_num_reg_0_31_20_20_i_42/CO[3]
                         net (fo=1, routed)           0.000    18.432    calculator/stack_num_reg_0_31_20_20_i_42_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.546 r  calculator/stack_num_reg_0_31_21_21_i_27/CO[3]
                         net (fo=1, routed)           0.000    18.546    calculator/stack_num_reg_0_31_21_21_i_27_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.660 r  calculator/stack_num_reg_0_31_22_22_i_22/CO[3]
                         net (fo=1, routed)           0.000    18.660    calculator/stack_num_reg_0_31_22_22_i_22_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.774 r  calculator/stack_num_reg_0_31_23_23_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.774    calculator/stack_num_reg_0_31_23_23_i_17_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.888 r  calculator/stack_num_reg_0_31_24_24_i_22/CO[3]
                         net (fo=1, routed)           0.000    18.888    calculator/stack_num_reg_0_31_24_24_i_22_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.002 r  calculator/stack_num_reg_0_31_25_25_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.002    calculator/stack_num_reg_0_31_25_25_i_7_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.116 r  calculator/stack_num_reg_0_31_26_26_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.116    calculator/stack_num_reg_0_31_26_26_i_4_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.273 r  calculator/stack_num_reg_0_31_27_27_i_3/CO[1]
                         net (fo=36, routed)          0.924    20.197    calculator/stack_num_reg_0_31_27_27_i_3_n_2
    SLICE_X49Y64         LUT3 (Prop_lut3_I0_O)        0.329    20.526 r  calculator/stack_num_reg_0_31_18_18_i_44/O
                         net (fo=1, routed)           0.000    20.526    calculator/stack_num_reg_0_31_18_18_i_44_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.076 r  calculator/stack_num_reg_0_31_18_18_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.076    calculator/stack_num_reg_0_31_18_18_i_37_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.190 r  calculator/stack_num_reg_0_31_19_19_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.190    calculator/stack_num_reg_0_31_19_19_i_32_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.304 r  calculator/stack_num_reg_0_31_20_20_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.304    calculator/stack_num_reg_0_31_20_20_i_37_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.418 r  calculator/stack_num_reg_0_31_21_21_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.418    calculator/stack_num_reg_0_31_21_21_i_22_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.532 r  calculator/stack_num_reg_0_31_22_22_i_17/CO[3]
                         net (fo=1, routed)           0.000    21.532    calculator/stack_num_reg_0_31_22_22_i_17_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.646 r  calculator/stack_num_reg_0_31_23_23_i_12/CO[3]
                         net (fo=1, routed)           0.000    21.646    calculator/stack_num_reg_0_31_23_23_i_12_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.760 r  calculator/stack_num_reg_0_31_24_24_i_17/CO[3]
                         net (fo=1, routed)           0.000    21.760    calculator/stack_num_reg_0_31_24_24_i_17_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.874 r  calculator/stack_num_reg_0_31_25_25_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.874    calculator/stack_num_reg_0_31_25_25_i_4_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.031 r  calculator/stack_num_reg_0_31_26_26_i_3/CO[1]
                         net (fo=36, routed)          0.996    23.027    calculator/stack_num_reg_0_31_26_26_i_3_n_2
    SLICE_X50Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    23.827 r  calculator/stack_num_reg_0_31_17_17_i_37/CO[3]
                         net (fo=1, routed)           0.000    23.827    calculator/stack_num_reg_0_31_17_17_i_37_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.944 r  calculator/stack_num_reg_0_31_18_18_i_32/CO[3]
                         net (fo=1, routed)           0.000    23.944    calculator/stack_num_reg_0_31_18_18_i_32_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.061 r  calculator/stack_num_reg_0_31_19_19_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.061    calculator/stack_num_reg_0_31_19_19_i_27_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.178 r  calculator/stack_num_reg_0_31_20_20_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.178    calculator/stack_num_reg_0_31_20_20_i_32_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.295 r  calculator/stack_num_reg_0_31_21_21_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.295    calculator/stack_num_reg_0_31_21_21_i_17_n_0
    SLICE_X50Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.412 r  calculator/stack_num_reg_0_31_22_22_i_12/CO[3]
                         net (fo=1, routed)           0.000    24.412    calculator/stack_num_reg_0_31_22_22_i_12_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.529 r  calculator/stack_num_reg_0_31_23_23_i_7/CO[3]
                         net (fo=1, routed)           0.000    24.529    calculator/stack_num_reg_0_31_23_23_i_7_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.646 r  calculator/stack_num_reg_0_31_24_24_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.646    calculator/stack_num_reg_0_31_24_24_i_10_n_0
    SLICE_X50Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.803 r  calculator/stack_num_reg_0_31_25_25_i_3/CO[1]
                         net (fo=36, routed)          1.016    25.820    calculator/stack_num_reg_0_31_25_25_i_3_n_2
    SLICE_X47Y64         LUT3 (Prop_lut3_I0_O)        0.332    26.152 r  calculator/stack_num_reg_0_31_16_16_i_53/O
                         net (fo=1, routed)           0.000    26.152    calculator/stack_num_reg_0_31_16_16_i_53_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.702 r  calculator/stack_num_reg_0_31_16_16_i_46/CO[3]
                         net (fo=1, routed)           0.000    26.702    calculator/stack_num_reg_0_31_16_16_i_46_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.816 r  calculator/stack_num_reg_0_31_17_17_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.816    calculator/stack_num_reg_0_31_17_17_i_32_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.930 r  calculator/stack_num_reg_0_31_18_18_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.930    calculator/stack_num_reg_0_31_18_18_i_27_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.044 r  calculator/stack_num_reg_0_31_19_19_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.044    calculator/stack_num_reg_0_31_19_19_i_22_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.158 r  calculator/stack_num_reg_0_31_20_20_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.158    calculator/stack_num_reg_0_31_20_20_i_27_n_0
    SLICE_X47Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.272 r  calculator/stack_num_reg_0_31_21_21_i_12/CO[3]
                         net (fo=1, routed)           0.000    27.272    calculator/stack_num_reg_0_31_21_21_i_12_n_0
    SLICE_X47Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.386 r  calculator/stack_num_reg_0_31_22_22_i_7/CO[3]
                         net (fo=1, routed)           0.000    27.386    calculator/stack_num_reg_0_31_22_22_i_7_n_0
    SLICE_X47Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.500 r  calculator/stack_num_reg_0_31_23_23_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.500    calculator/stack_num_reg_0_31_23_23_i_4_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.657 r  calculator/stack_num_reg_0_31_24_24_i_4/CO[1]
                         net (fo=36, routed)          0.962    28.619    calculator/stack_num_reg_0_31_24_24_i_4_n_2
    SLICE_X41Y63         LUT3 (Prop_lut3_I0_O)        0.329    28.948 r  calculator/stack_num_reg_0_31_15_15_i_44/O
                         net (fo=1, routed)           0.000    28.948    calculator/stack_num_reg_0_31_15_15_i_44_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.498 r  calculator/stack_num_reg_0_31_15_15_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.498    calculator/stack_num_reg_0_31_15_15_i_37_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.612 r  calculator/stack_num_reg_0_31_16_16_i_41/CO[3]
                         net (fo=1, routed)           0.000    29.612    calculator/stack_num_reg_0_31_16_16_i_41_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.726 r  calculator/stack_num_reg_0_31_17_17_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.726    calculator/stack_num_reg_0_31_17_17_i_27_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.840 r  calculator/stack_num_reg_0_31_18_18_i_22/CO[3]
                         net (fo=1, routed)           0.000    29.840    calculator/stack_num_reg_0_31_18_18_i_22_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.954 r  calculator/stack_num_reg_0_31_19_19_i_17/CO[3]
                         net (fo=1, routed)           0.000    29.954    calculator/stack_num_reg_0_31_19_19_i_17_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.068 r  calculator/stack_num_reg_0_31_20_20_i_22/CO[3]
                         net (fo=1, routed)           0.000    30.068    calculator/stack_num_reg_0_31_20_20_i_22_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.182 r  calculator/stack_num_reg_0_31_21_21_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.182    calculator/stack_num_reg_0_31_21_21_i_7_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.296 r  calculator/stack_num_reg_0_31_22_22_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.296    calculator/stack_num_reg_0_31_22_22_i_4_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.453 r  calculator/stack_num_reg_0_31_23_23_i_3/CO[1]
                         net (fo=36, routed)          0.913    31.365    calculator/stack_num_reg_0_31_23_23_i_3_n_2
    SLICE_X40Y63         LUT3 (Prop_lut3_I0_O)        0.329    31.694 r  calculator/stack_num_reg_0_31_14_14_i_44/O
                         net (fo=1, routed)           0.000    31.694    calculator/stack_num_reg_0_31_14_14_i_44_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.244 r  calculator/stack_num_reg_0_31_14_14_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.244    calculator/stack_num_reg_0_31_14_14_i_37_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.358 r  calculator/stack_num_reg_0_31_15_15_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.358    calculator/stack_num_reg_0_31_15_15_i_32_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.472 r  calculator/stack_num_reg_0_31_16_16_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.472    calculator/stack_num_reg_0_31_16_16_i_36_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.586 r  calculator/stack_num_reg_0_31_17_17_i_22/CO[3]
                         net (fo=1, routed)           0.000    32.586    calculator/stack_num_reg_0_31_17_17_i_22_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.700 r  calculator/stack_num_reg_0_31_18_18_i_17/CO[3]
                         net (fo=1, routed)           0.000    32.700    calculator/stack_num_reg_0_31_18_18_i_17_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.814 r  calculator/stack_num_reg_0_31_19_19_i_12/CO[3]
                         net (fo=1, routed)           0.000    32.814    calculator/stack_num_reg_0_31_19_19_i_12_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.928 r  calculator/stack_num_reg_0_31_20_20_i_17/CO[3]
                         net (fo=1, routed)           0.000    32.928    calculator/stack_num_reg_0_31_20_20_i_17_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.042 r  calculator/stack_num_reg_0_31_21_21_i_4/CO[3]
                         net (fo=1, routed)           0.000    33.042    calculator/stack_num_reg_0_31_21_21_i_4_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.199 r  calculator/stack_num_reg_0_31_22_22_i_3/CO[1]
                         net (fo=36, routed)          1.011    34.210    calculator/stack_num_reg_0_31_22_22_i_3_n_2
    SLICE_X38Y63         LUT3 (Prop_lut3_I0_O)        0.329    34.539 r  calculator/stack_num_reg_0_31_13_13_i_44/O
                         net (fo=1, routed)           0.000    34.539    calculator/stack_num_reg_0_31_13_13_i_44_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.072 r  calculator/stack_num_reg_0_31_13_13_i_37/CO[3]
                         net (fo=1, routed)           0.000    35.072    calculator/stack_num_reg_0_31_13_13_i_37_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.189 r  calculator/stack_num_reg_0_31_14_14_i_32/CO[3]
                         net (fo=1, routed)           0.000    35.189    calculator/stack_num_reg_0_31_14_14_i_32_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.306 r  calculator/stack_num_reg_0_31_15_15_i_27/CO[3]
                         net (fo=1, routed)           0.000    35.306    calculator/stack_num_reg_0_31_15_15_i_27_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.423 r  calculator/stack_num_reg_0_31_16_16_i_31/CO[3]
                         net (fo=1, routed)           0.000    35.423    calculator/stack_num_reg_0_31_16_16_i_31_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.540 r  calculator/stack_num_reg_0_31_17_17_i_17/CO[3]
                         net (fo=1, routed)           0.000    35.540    calculator/stack_num_reg_0_31_17_17_i_17_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.657 r  calculator/stack_num_reg_0_31_18_18_i_12/CO[3]
                         net (fo=1, routed)           0.000    35.657    calculator/stack_num_reg_0_31_18_18_i_12_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.774 r  calculator/stack_num_reg_0_31_19_19_i_7/CO[3]
                         net (fo=1, routed)           0.000    35.774    calculator/stack_num_reg_0_31_19_19_i_7_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.891 r  calculator/stack_num_reg_0_31_20_20_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.891    calculator/stack_num_reg_0_31_20_20_i_10_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.048 r  calculator/stack_num_reg_0_31_21_21_i_3/CO[1]
                         net (fo=36, routed)          0.849    36.897    calculator/stack_num_reg_0_31_21_21_i_3_n_2
    SLICE_X45Y72         LUT3 (Prop_lut3_I0_O)        0.332    37.229 r  calculator/stack_num_reg_0_31_13_13_i_41/O
                         net (fo=1, routed)           0.000    37.229    calculator/stack_num_reg_0_31_13_13_i_41_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.761 r  calculator/stack_num_reg_0_31_13_13_i_32/CO[3]
                         net (fo=1, routed)           0.000    37.761    calculator/stack_num_reg_0_31_13_13_i_32_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.875 r  calculator/stack_num_reg_0_31_14_14_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.875    calculator/stack_num_reg_0_31_14_14_i_27_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.989 r  calculator/stack_num_reg_0_31_15_15_i_22/CO[3]
                         net (fo=1, routed)           0.009    37.998    calculator/stack_num_reg_0_31_15_15_i_22_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.112 r  calculator/stack_num_reg_0_31_16_16_i_26/CO[3]
                         net (fo=1, routed)           0.000    38.112    calculator/stack_num_reg_0_31_16_16_i_26_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.226 r  calculator/stack_num_reg_0_31_17_17_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.226    calculator/stack_num_reg_0_31_17_17_i_12_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.340 r  calculator/stack_num_reg_0_31_18_18_i_7/CO[3]
                         net (fo=1, routed)           0.000    38.340    calculator/stack_num_reg_0_31_18_18_i_7_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.454 r  calculator/stack_num_reg_0_31_19_19_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.454    calculator/stack_num_reg_0_31_19_19_i_4_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.611 r  calculator/stack_num_reg_0_31_20_20_i_4/CO[1]
                         net (fo=36, routed)          0.817    39.428    calculator/stack_num_reg_0_31_20_20_i_4_n_2
    SLICE_X46Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    40.228 r  calculator/stack_num_reg_0_31_11_11_i_37/CO[3]
                         net (fo=1, routed)           0.000    40.228    calculator/stack_num_reg_0_31_11_11_i_37_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.345 r  calculator/stack_num_reg_0_31_12_12_i_37/CO[3]
                         net (fo=1, routed)           0.000    40.345    calculator/stack_num_reg_0_31_12_12_i_37_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.462 r  calculator/stack_num_reg_0_31_13_13_i_27/CO[3]
                         net (fo=1, routed)           0.000    40.462    calculator/stack_num_reg_0_31_13_13_i_27_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.579 r  calculator/stack_num_reg_0_31_14_14_i_22/CO[3]
                         net (fo=1, routed)           0.000    40.579    calculator/stack_num_reg_0_31_14_14_i_22_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.696 r  calculator/stack_num_reg_0_31_15_15_i_17/CO[3]
                         net (fo=1, routed)           0.000    40.696    calculator/stack_num_reg_0_31_15_15_i_17_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.813 r  calculator/stack_num_reg_0_31_16_16_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.813    calculator/stack_num_reg_0_31_16_16_i_21_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.930 r  calculator/stack_num_reg_0_31_17_17_i_7/CO[3]
                         net (fo=1, routed)           0.000    40.930    calculator/stack_num_reg_0_31_17_17_i_7_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.047 r  calculator/stack_num_reg_0_31_18_18_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.047    calculator/stack_num_reg_0_31_18_18_i_4_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.204 r  calculator/stack_num_reg_0_31_19_19_i_3/CO[1]
                         net (fo=36, routed)          0.853    42.057    calculator/stack_num_reg_0_31_19_19_i_3_n_2
    SLICE_X49Y83         LUT3 (Prop_lut3_I0_O)        0.332    42.389 r  calculator/stack_num_reg_0_31_10_10_i_44/O
                         net (fo=1, routed)           0.000    42.389    calculator/stack_num_reg_0_31_10_10_i_44_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.939 r  calculator/stack_num_reg_0_31_10_10_i_37/CO[3]
                         net (fo=1, routed)           0.000    42.939    calculator/stack_num_reg_0_31_10_10_i_37_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.053 r  calculator/stack_num_reg_0_31_11_11_i_32/CO[3]
                         net (fo=1, routed)           0.000    43.053    calculator/stack_num_reg_0_31_11_11_i_32_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.167 r  calculator/stack_num_reg_0_31_12_12_i_32/CO[3]
                         net (fo=1, routed)           0.000    43.167    calculator/stack_num_reg_0_31_12_12_i_32_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.281 r  calculator/stack_num_reg_0_31_13_13_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.281    calculator/stack_num_reg_0_31_13_13_i_22_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.395 r  calculator/stack_num_reg_0_31_14_14_i_17/CO[3]
                         net (fo=1, routed)           0.000    43.395    calculator/stack_num_reg_0_31_14_14_i_17_n_0
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.509 r  calculator/stack_num_reg_0_31_15_15_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.509    calculator/stack_num_reg_0_31_15_15_i_12_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.623 r  calculator/stack_num_reg_0_31_16_16_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.623    calculator/stack_num_reg_0_31_16_16_i_16_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.737 r  calculator/stack_num_reg_0_31_17_17_i_4/CO[3]
                         net (fo=1, routed)           0.000    43.737    calculator/stack_num_reg_0_31_17_17_i_4_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.894 r  calculator/stack_num_reg_0_31_18_18_i_3/CO[1]
                         net (fo=36, routed)          0.864    44.758    calculator/stack_num_reg_0_31_18_18_i_3_n_2
    SLICE_X46Y89         LUT3 (Prop_lut3_I0_O)        0.329    45.087 r  calculator/stack_num_reg_0_31_9_9_i_44/O
                         net (fo=1, routed)           0.000    45.087    calculator/stack_num_reg_0_31_9_9_i_44_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.620 r  calculator/stack_num_reg_0_31_9_9_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.620    calculator/stack_num_reg_0_31_9_9_i_37_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.737 r  calculator/stack_num_reg_0_31_10_10_i_32/CO[3]
                         net (fo=1, routed)           0.000    45.737    calculator/stack_num_reg_0_31_10_10_i_32_n_0
    SLICE_X46Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.854 r  calculator/stack_num_reg_0_31_11_11_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.854    calculator/stack_num_reg_0_31_11_11_i_27_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.971 r  calculator/stack_num_reg_0_31_12_12_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.971    calculator/stack_num_reg_0_31_12_12_i_27_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.088 r  calculator/stack_num_reg_0_31_13_13_i_17/CO[3]
                         net (fo=1, routed)           0.000    46.088    calculator/stack_num_reg_0_31_13_13_i_17_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.205 r  calculator/stack_num_reg_0_31_14_14_i_12/CO[3]
                         net (fo=1, routed)           0.000    46.205    calculator/stack_num_reg_0_31_14_14_i_12_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.322 r  calculator/stack_num_reg_0_31_15_15_i_7/CO[3]
                         net (fo=1, routed)           0.000    46.322    calculator/stack_num_reg_0_31_15_15_i_7_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.439 r  calculator/stack_num_reg_0_31_16_16_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.439    calculator/stack_num_reg_0_31_16_16_i_10_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.596 r  calculator/stack_num_reg_0_31_17_17_i_3/CO[1]
                         net (fo=36, routed)          0.890    47.485    calculator/stack_num_reg_0_31_17_17_i_3_n_2
    SLICE_X45Y95         LUT3 (Prop_lut3_I0_O)        0.332    47.817 r  calculator/stack_num_reg_0_31_8_8_i_49/O
                         net (fo=1, routed)           0.000    47.817    calculator/stack_num_reg_0_31_8_8_i_49_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.367 r  calculator/stack_num_reg_0_31_8_8_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.367    calculator/stack_num_reg_0_31_8_8_i_42_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.481 r  calculator/stack_num_reg_0_31_9_9_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.481    calculator/stack_num_reg_0_31_9_9_i_32_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.595 r  calculator/stack_num_reg_0_31_10_10_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.595    calculator/stack_num_reg_0_31_10_10_i_27_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.709 r  calculator/stack_num_reg_0_31_11_11_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.709    calculator/stack_num_reg_0_31_11_11_i_22_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.823 r  calculator/stack_num_reg_0_31_12_12_i_22/CO[3]
                         net (fo=1, routed)           0.001    48.824    calculator/stack_num_reg_0_31_12_12_i_22_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.938 r  calculator/stack_num_reg_0_31_13_13_i_12/CO[3]
                         net (fo=1, routed)           0.000    48.938    calculator/stack_num_reg_0_31_13_13_i_12_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.052 r  calculator/stack_num_reg_0_31_14_14_i_7/CO[3]
                         net (fo=1, routed)           0.000    49.052    calculator/stack_num_reg_0_31_14_14_i_7_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.166 r  calculator/stack_num_reg_0_31_15_15_i_4/CO[3]
                         net (fo=1, routed)           0.000    49.166    calculator/stack_num_reg_0_31_15_15_i_4_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.323 r  calculator/stack_num_reg_0_31_16_16_i_4/CO[1]
                         net (fo=36, routed)          0.882    50.205    calculator/stack_num_reg_0_31_16_16_i_4_n_2
    SLICE_X43Y102        LUT3 (Prop_lut3_I0_O)        0.329    50.534 r  calculator/stack_num_reg_0_31_8_8_i_46/O
                         net (fo=1, routed)           0.000    50.534    calculator/stack_num_reg_0_31_8_8_i_46_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    51.066 r  calculator/stack_num_reg_0_31_8_8_i_37/CO[3]
                         net (fo=1, routed)           0.000    51.066    calculator/stack_num_reg_0_31_8_8_i_37_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.180 r  calculator/stack_num_reg_0_31_9_9_i_27/CO[3]
                         net (fo=1, routed)           0.000    51.180    calculator/stack_num_reg_0_31_9_9_i_27_n_0
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.294 r  calculator/stack_num_reg_0_31_10_10_i_22/CO[3]
                         net (fo=1, routed)           0.000    51.294    calculator/stack_num_reg_0_31_10_10_i_22_n_0
    SLICE_X43Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.408 r  calculator/stack_num_reg_0_31_11_11_i_17/CO[3]
                         net (fo=1, routed)           0.000    51.408    calculator/stack_num_reg_0_31_11_11_i_17_n_0
    SLICE_X43Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.522 r  calculator/stack_num_reg_0_31_12_12_i_17/CO[3]
                         net (fo=1, routed)           0.000    51.522    calculator/stack_num_reg_0_31_12_12_i_17_n_0
    SLICE_X43Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.636 r  calculator/stack_num_reg_0_31_13_13_i_7/CO[3]
                         net (fo=1, routed)           0.000    51.636    calculator/stack_num_reg_0_31_13_13_i_7_n_0
    SLICE_X43Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.750 r  calculator/stack_num_reg_0_31_14_14_i_4/CO[3]
                         net (fo=1, routed)           0.000    51.750    calculator/stack_num_reg_0_31_14_14_i_4_n_0
    SLICE_X43Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.907 r  calculator/stack_num_reg_0_31_15_15_i_3/CO[1]
                         net (fo=36, routed)          0.845    52.752    calculator/stack_num_reg_0_31_15_15_i_3_n_2
    SLICE_X44Y107        LUT3 (Prop_lut3_I0_O)        0.329    53.081 r  calculator/stack_num_reg_0_31_6_6_i_44/O
                         net (fo=1, routed)           0.000    53.081    calculator/stack_num_reg_0_31_6_6_i_44_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.631 r  calculator/stack_num_reg_0_31_6_6_i_37/CO[3]
                         net (fo=1, routed)           0.000    53.631    calculator/stack_num_reg_0_31_6_6_i_37_n_0
    SLICE_X44Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.745 r  calculator/stack_num_reg_0_31_7_7_i_32/CO[3]
                         net (fo=1, routed)           0.000    53.745    calculator/stack_num_reg_0_31_7_7_i_32_n_0
    SLICE_X44Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.859 r  calculator/stack_num_reg_0_31_8_8_i_32/CO[3]
                         net (fo=1, routed)           0.000    53.859    calculator/stack_num_reg_0_31_8_8_i_32_n_0
    SLICE_X44Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.973 r  calculator/stack_num_reg_0_31_9_9_i_22/CO[3]
                         net (fo=1, routed)           0.000    53.973    calculator/stack_num_reg_0_31_9_9_i_22_n_0
    SLICE_X44Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.087 r  calculator/stack_num_reg_0_31_10_10_i_17/CO[3]
                         net (fo=1, routed)           0.000    54.087    calculator/stack_num_reg_0_31_10_10_i_17_n_0
    SLICE_X44Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.201 r  calculator/stack_num_reg_0_31_11_11_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.201    calculator/stack_num_reg_0_31_11_11_i_12_n_0
    SLICE_X44Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.315 r  calculator/stack_num_reg_0_31_12_12_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.315    calculator/stack_num_reg_0_31_12_12_i_12_n_0
    SLICE_X44Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.429 r  calculator/stack_num_reg_0_31_13_13_i_4/CO[3]
                         net (fo=1, routed)           0.000    54.429    calculator/stack_num_reg_0_31_13_13_i_4_n_0
    SLICE_X44Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.586 r  calculator/stack_num_reg_0_31_14_14_i_3/CO[1]
                         net (fo=36, routed)          0.842    55.428    calculator/stack_num_reg_0_31_14_14_i_3_n_2
    SLICE_X47Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    56.213 r  calculator/stack_num_reg_0_31_5_5_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.213    calculator/stack_num_reg_0_31_5_5_i_37_n_0
    SLICE_X47Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.327 r  calculator/stack_num_reg_0_31_6_6_i_32/CO[3]
                         net (fo=1, routed)           0.000    56.327    calculator/stack_num_reg_0_31_6_6_i_32_n_0
    SLICE_X47Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.441 r  calculator/stack_num_reg_0_31_7_7_i_27/CO[3]
                         net (fo=1, routed)           0.000    56.441    calculator/stack_num_reg_0_31_7_7_i_27_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.555 r  calculator/stack_num_reg_0_31_8_8_i_27/CO[3]
                         net (fo=1, routed)           0.000    56.555    calculator/stack_num_reg_0_31_8_8_i_27_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.669 r  calculator/stack_num_reg_0_31_9_9_i_17/CO[3]
                         net (fo=1, routed)           0.000    56.669    calculator/stack_num_reg_0_31_9_9_i_17_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.783 r  calculator/stack_num_reg_0_31_10_10_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.783    calculator/stack_num_reg_0_31_10_10_i_12_n_0
    SLICE_X47Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.897 r  calculator/stack_num_reg_0_31_11_11_i_7/CO[3]
                         net (fo=1, routed)           0.000    56.897    calculator/stack_num_reg_0_31_11_11_i_7_n_0
    SLICE_X47Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.011 r  calculator/stack_num_reg_0_31_12_12_i_9/CO[3]
                         net (fo=1, routed)           0.000    57.011    calculator/stack_num_reg_0_31_12_12_i_9_n_0
    SLICE_X47Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.168 r  calculator/stack_num_reg_0_31_13_13_i_3/CO[1]
                         net (fo=36, routed)          0.599    57.767    calculator/stack_num_reg_0_31_13_13_i_3_n_2
    SLICE_X48Y120        LUT3 (Prop_lut3_I0_O)        0.329    58.096 r  calculator/stack_num_reg_0_31_4_4_i_49/O
                         net (fo=1, routed)           0.000    58.096    calculator/stack_num_reg_0_31_4_4_i_49_n_0
    SLICE_X48Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.646 r  calculator/stack_num_reg_0_31_4_4_i_42/CO[3]
                         net (fo=1, routed)           0.000    58.646    calculator/stack_num_reg_0_31_4_4_i_42_n_0
    SLICE_X48Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.760 r  calculator/stack_num_reg_0_31_5_5_i_32/CO[3]
                         net (fo=1, routed)           0.000    58.760    calculator/stack_num_reg_0_31_5_5_i_32_n_0
    SLICE_X48Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.874 r  calculator/stack_num_reg_0_31_6_6_i_27/CO[3]
                         net (fo=1, routed)           0.000    58.874    calculator/stack_num_reg_0_31_6_6_i_27_n_0
    SLICE_X48Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.988 r  calculator/stack_num_reg_0_31_7_7_i_22/CO[3]
                         net (fo=1, routed)           0.000    58.988    calculator/stack_num_reg_0_31_7_7_i_22_n_0
    SLICE_X48Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.102 r  calculator/stack_num_reg_0_31_8_8_i_22/CO[3]
                         net (fo=1, routed)           0.009    59.111    calculator/stack_num_reg_0_31_8_8_i_22_n_0
    SLICE_X48Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.225 r  calculator/stack_num_reg_0_31_9_9_i_12/CO[3]
                         net (fo=1, routed)           0.000    59.225    calculator/stack_num_reg_0_31_9_9_i_12_n_0
    SLICE_X48Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.339 r  calculator/stack_num_reg_0_31_10_10_i_7/CO[3]
                         net (fo=1, routed)           0.000    59.339    calculator/stack_num_reg_0_31_10_10_i_7_n_0
    SLICE_X48Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.453 r  calculator/stack_num_reg_0_31_11_11_i_4/CO[3]
                         net (fo=1, routed)           0.000    59.453    calculator/stack_num_reg_0_31_11_11_i_4_n_0
    SLICE_X48Y128        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.610 r  calculator/stack_num_reg_0_31_12_12_i_4/CO[1]
                         net (fo=36, routed)          0.818    60.429    calculator/stack_num_reg_0_31_12_12_i_4_n_2
    SLICE_X47Y125        LUT3 (Prop_lut3_I0_O)        0.329    60.758 r  calculator/stack_num_reg_0_31_3_3_i_44/O
                         net (fo=1, routed)           0.000    60.758    calculator/stack_num_reg_0_31_3_3_i_44_n_0
    SLICE_X47Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.308 r  calculator/stack_num_reg_0_31_3_3_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.308    calculator/stack_num_reg_0_31_3_3_i_37_n_0
    SLICE_X47Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.422 r  calculator/stack_num_reg_0_31_4_4_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.422    calculator/stack_num_reg_0_31_4_4_i_37_n_0
    SLICE_X47Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.536 r  calculator/stack_num_reg_0_31_5_5_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.536    calculator/stack_num_reg_0_31_5_5_i_27_n_0
    SLICE_X47Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.650 r  calculator/stack_num_reg_0_31_6_6_i_22/CO[3]
                         net (fo=1, routed)           0.000    61.650    calculator/stack_num_reg_0_31_6_6_i_22_n_0
    SLICE_X47Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.764 r  calculator/stack_num_reg_0_31_7_7_i_17/CO[3]
                         net (fo=1, routed)           0.000    61.764    calculator/stack_num_reg_0_31_7_7_i_17_n_0
    SLICE_X47Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.878 r  calculator/stack_num_reg_0_31_8_8_i_17/CO[3]
                         net (fo=1, routed)           0.000    61.878    calculator/stack_num_reg_0_31_8_8_i_17_n_0
    SLICE_X47Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.992 r  calculator/stack_num_reg_0_31_9_9_i_7/CO[3]
                         net (fo=1, routed)           0.000    61.992    calculator/stack_num_reg_0_31_9_9_i_7_n_0
    SLICE_X47Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.106 r  calculator/stack_num_reg_0_31_10_10_i_4/CO[3]
                         net (fo=1, routed)           0.000    62.106    calculator/stack_num_reg_0_31_10_10_i_4_n_0
    SLICE_X47Y133        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.263 r  calculator/stack_num_reg_0_31_11_11_i_3/CO[1]
                         net (fo=36, routed)          0.858    63.120    calculator/stack_num_reg_0_31_11_11_i_3_n_2
    SLICE_X48Y131        LUT3 (Prop_lut3_I0_O)        0.329    63.449 r  calculator/stack_num_reg_0_31_2_2_i_44/O
                         net (fo=1, routed)           0.000    63.449    calculator/stack_num_reg_0_31_2_2_i_44_n_0
    SLICE_X48Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.999 r  calculator/stack_num_reg_0_31_2_2_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.999    calculator/stack_num_reg_0_31_2_2_i_37_n_0
    SLICE_X48Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.113 r  calculator/stack_num_reg_0_31_3_3_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.113    calculator/stack_num_reg_0_31_3_3_i_32_n_0
    SLICE_X48Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.227 r  calculator/stack_num_reg_0_31_4_4_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.227    calculator/stack_num_reg_0_31_4_4_i_32_n_0
    SLICE_X48Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.341 r  calculator/stack_num_reg_0_31_5_5_i_22/CO[3]
                         net (fo=1, routed)           0.000    64.341    calculator/stack_num_reg_0_31_5_5_i_22_n_0
    SLICE_X48Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.455 r  calculator/stack_num_reg_0_31_6_6_i_17/CO[3]
                         net (fo=1, routed)           0.000    64.455    calculator/stack_num_reg_0_31_6_6_i_17_n_0
    SLICE_X48Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.569 r  calculator/stack_num_reg_0_31_7_7_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.569    calculator/stack_num_reg_0_31_7_7_i_12_n_0
    SLICE_X48Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.683 r  calculator/stack_num_reg_0_31_8_8_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.683    calculator/stack_num_reg_0_31_8_8_i_12_n_0
    SLICE_X48Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.797 r  calculator/stack_num_reg_0_31_9_9_i_4/CO[3]
                         net (fo=1, routed)           0.000    64.797    calculator/stack_num_reg_0_31_9_9_i_4_n_0
    SLICE_X48Y139        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.954 r  calculator/stack_num_reg_0_31_10_10_i_3/CO[1]
                         net (fo=36, routed)          0.711    65.666    calculator/stack_num_reg_0_31_10_10_i_3_n_2
    SLICE_X49Y136        LUT3 (Prop_lut3_I0_O)        0.329    65.995 r  calculator/stack_num_reg_0_31_1_1_i_44/O
                         net (fo=1, routed)           0.000    65.995    calculator/stack_num_reg_0_31_1_1_i_44_n_0
    SLICE_X49Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.545 r  calculator/stack_num_reg_0_31_1_1_i_37/CO[3]
                         net (fo=1, routed)           0.000    66.545    calculator/stack_num_reg_0_31_1_1_i_37_n_0
    SLICE_X49Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.659 r  calculator/stack_num_reg_0_31_2_2_i_32/CO[3]
                         net (fo=1, routed)           0.000    66.659    calculator/stack_num_reg_0_31_2_2_i_32_n_0
    SLICE_X49Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.773 r  calculator/stack_num_reg_0_31_3_3_i_27/CO[3]
                         net (fo=1, routed)           0.000    66.773    calculator/stack_num_reg_0_31_3_3_i_27_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.887 r  calculator/stack_num_reg_0_31_4_4_i_27/CO[3]
                         net (fo=1, routed)           0.000    66.887    calculator/stack_num_reg_0_31_4_4_i_27_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.001 r  calculator/stack_num_reg_0_31_5_5_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.001    calculator/stack_num_reg_0_31_5_5_i_17_n_0
    SLICE_X49Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.115 r  calculator/stack_num_reg_0_31_6_6_i_12/CO[3]
                         net (fo=1, routed)           0.000    67.115    calculator/stack_num_reg_0_31_6_6_i_12_n_0
    SLICE_X49Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.229 r  calculator/stack_num_reg_0_31_7_7_i_7/CO[3]
                         net (fo=1, routed)           0.000    67.229    calculator/stack_num_reg_0_31_7_7_i_7_n_0
    SLICE_X49Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.343 r  calculator/stack_num_reg_0_31_8_8_i_9/CO[3]
                         net (fo=1, routed)           0.000    67.343    calculator/stack_num_reg_0_31_8_8_i_9_n_0
    SLICE_X49Y144        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.500 r  calculator/stack_num_reg_0_31_9_9_i_3/CO[1]
                         net (fo=36, routed)          0.783    68.282    calculator/stack_num_reg_0_31_9_9_i_3_n_2
    SLICE_X47Y142        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    69.067 r  calculator/stack_num_reg_0_31_0_0_i_196/CO[3]
                         net (fo=1, routed)           0.000    69.067    calculator/stack_num_reg_0_31_0_0_i_196_n_0
    SLICE_X47Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.181 r  calculator/stack_num_reg_0_31_1_1_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.181    calculator/stack_num_reg_0_31_1_1_i_32_n_0
    SLICE_X47Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.295 r  calculator/stack_num_reg_0_31_2_2_i_27/CO[3]
                         net (fo=1, routed)           0.000    69.295    calculator/stack_num_reg_0_31_2_2_i_27_n_0
    SLICE_X47Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.409 r  calculator/stack_num_reg_0_31_3_3_i_22/CO[3]
                         net (fo=1, routed)           0.000    69.409    calculator/stack_num_reg_0_31_3_3_i_22_n_0
    SLICE_X47Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.523 r  calculator/stack_num_reg_0_31_4_4_i_22/CO[3]
                         net (fo=1, routed)           0.000    69.523    calculator/stack_num_reg_0_31_4_4_i_22_n_0
    SLICE_X47Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.637 r  calculator/stack_num_reg_0_31_5_5_i_12/CO[3]
                         net (fo=1, routed)           0.000    69.637    calculator/stack_num_reg_0_31_5_5_i_12_n_0
    SLICE_X47Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.751 r  calculator/stack_num_reg_0_31_6_6_i_7/CO[3]
                         net (fo=1, routed)           0.000    69.751    calculator/stack_num_reg_0_31_6_6_i_7_n_0
    SLICE_X47Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.865 r  calculator/stack_num_reg_0_31_7_7_i_4/CO[3]
                         net (fo=1, routed)           0.001    69.866    calculator/stack_num_reg_0_31_7_7_i_4_n_0
    SLICE_X47Y150        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.023 r  calculator/stack_num_reg_0_31_8_8_i_4/CO[1]
                         net (fo=36, routed)          0.737    70.760    calculator/stack_num_reg_0_31_8_8_i_4_n_2
    SLICE_X48Y148        LUT3 (Prop_lut3_I0_O)        0.329    71.089 r  calculator/stack_num_reg_0_31_0_0_i_224/O
                         net (fo=1, routed)           0.000    71.089    calculator/stack_num_reg_0_31_0_0_i_224_n_0
    SLICE_X48Y148        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.639 r  calculator/stack_num_reg_0_31_0_0_i_191/CO[3]
                         net (fo=1, routed)           0.000    71.639    calculator/stack_num_reg_0_31_0_0_i_191_n_0
    SLICE_X48Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.753 r  calculator/stack_num_reg_0_31_0_0_i_155/CO[3]
                         net (fo=1, routed)           0.001    71.754    calculator/stack_num_reg_0_31_0_0_i_155_n_0
    SLICE_X48Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.868 r  calculator/stack_num_reg_0_31_1_1_i_27/CO[3]
                         net (fo=1, routed)           0.000    71.868    calculator/stack_num_reg_0_31_1_1_i_27_n_0
    SLICE_X48Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.982 r  calculator/stack_num_reg_0_31_2_2_i_22/CO[3]
                         net (fo=1, routed)           0.000    71.982    calculator/stack_num_reg_0_31_2_2_i_22_n_0
    SLICE_X48Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.096 r  calculator/stack_num_reg_0_31_3_3_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.096    calculator/stack_num_reg_0_31_3_3_i_17_n_0
    SLICE_X48Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.210 r  calculator/stack_num_reg_0_31_4_4_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.210    calculator/stack_num_reg_0_31_4_4_i_17_n_0
    SLICE_X48Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.324 r  calculator/stack_num_reg_0_31_5_5_i_7/CO[3]
                         net (fo=1, routed)           0.000    72.324    calculator/stack_num_reg_0_31_5_5_i_7_n_0
    SLICE_X48Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.438 r  calculator/stack_num_reg_0_31_6_6_i_4/CO[3]
                         net (fo=1, routed)           0.000    72.438    calculator/stack_num_reg_0_31_6_6_i_4_n_0
    SLICE_X48Y156        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.595 r  calculator/stack_num_reg_0_31_7_7_i_3/CO[1]
                         net (fo=36, routed)          0.592    73.186    calculator/stack_num_reg_0_31_7_7_i_3_n_2
    SLICE_X49Y154        LUT3 (Prop_lut3_I0_O)        0.329    73.515 r  calculator/stack_num_reg_0_31_0_0_i_221/O
                         net (fo=1, routed)           0.000    73.515    calculator/stack_num_reg_0_31_0_0_i_221_n_0
    SLICE_X49Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.065 r  calculator/stack_num_reg_0_31_0_0_i_186/CO[3]
                         net (fo=1, routed)           0.000    74.065    calculator/stack_num_reg_0_31_0_0_i_186_n_0
    SLICE_X49Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.179 r  calculator/stack_num_reg_0_31_0_0_i_150/CO[3]
                         net (fo=1, routed)           0.000    74.179    calculator/stack_num_reg_0_31_0_0_i_150_n_0
    SLICE_X49Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.293 r  calculator/stack_num_reg_0_31_0_0_i_119/CO[3]
                         net (fo=1, routed)           0.000    74.293    calculator/stack_num_reg_0_31_0_0_i_119_n_0
    SLICE_X49Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.407 r  calculator/stack_num_reg_0_31_1_1_i_22/CO[3]
                         net (fo=1, routed)           0.000    74.407    calculator/stack_num_reg_0_31_1_1_i_22_n_0
    SLICE_X49Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.521 r  calculator/stack_num_reg_0_31_2_2_i_17/CO[3]
                         net (fo=1, routed)           0.000    74.521    calculator/stack_num_reg_0_31_2_2_i_17_n_0
    SLICE_X49Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.635 r  calculator/stack_num_reg_0_31_3_3_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.635    calculator/stack_num_reg_0_31_3_3_i_12_n_0
    SLICE_X49Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.749 r  calculator/stack_num_reg_0_31_4_4_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.749    calculator/stack_num_reg_0_31_4_4_i_12_n_0
    SLICE_X49Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.863 r  calculator/stack_num_reg_0_31_5_5_i_4/CO[3]
                         net (fo=1, routed)           0.000    74.863    calculator/stack_num_reg_0_31_5_5_i_4_n_0
    SLICE_X49Y162        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.020 r  calculator/stack_num_reg_0_31_6_6_i_3/CO[1]
                         net (fo=36, routed)          1.000    76.020    calculator/stack_num_reg_0_31_6_6_i_3_n_2
    SLICE_X48Y157        LUT3 (Prop_lut3_I0_O)        0.329    76.349 r  calculator/stack_num_reg_0_31_0_0_i_218/O
                         net (fo=1, routed)           0.000    76.349    calculator/stack_num_reg_0_31_0_0_i_218_n_0
    SLICE_X48Y157        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.899 r  calculator/stack_num_reg_0_31_0_0_i_181/CO[3]
                         net (fo=1, routed)           0.000    76.899    calculator/stack_num_reg_0_31_0_0_i_181_n_0
    SLICE_X48Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.013 r  calculator/stack_num_reg_0_31_0_0_i_145/CO[3]
                         net (fo=1, routed)           0.000    77.013    calculator/stack_num_reg_0_31_0_0_i_145_n_0
    SLICE_X48Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.127 r  calculator/stack_num_reg_0_31_0_0_i_114/CO[3]
                         net (fo=1, routed)           0.000    77.127    calculator/stack_num_reg_0_31_0_0_i_114_n_0
    SLICE_X48Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.241 r  calculator/stack_num_reg_0_31_0_0_i_88/CO[3]
                         net (fo=1, routed)           0.000    77.241    calculator/stack_num_reg_0_31_0_0_i_88_n_0
    SLICE_X48Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.355 r  calculator/stack_num_reg_0_31_1_1_i_17/CO[3]
                         net (fo=1, routed)           0.000    77.355    calculator/stack_num_reg_0_31_1_1_i_17_n_0
    SLICE_X48Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.469 r  calculator/stack_num_reg_0_31_2_2_i_12/CO[3]
                         net (fo=1, routed)           0.000    77.469    calculator/stack_num_reg_0_31_2_2_i_12_n_0
    SLICE_X48Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.583 r  calculator/stack_num_reg_0_31_3_3_i_7/CO[3]
                         net (fo=1, routed)           0.000    77.583    calculator/stack_num_reg_0_31_3_3_i_7_n_0
    SLICE_X48Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.697 r  calculator/stack_num_reg_0_31_4_4_i_9/CO[3]
                         net (fo=1, routed)           0.000    77.697    calculator/stack_num_reg_0_31_4_4_i_9_n_0
    SLICE_X48Y165        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.854 r  calculator/stack_num_reg_0_31_5_5_i_3/CO[1]
                         net (fo=36, routed)          0.835    78.689    calculator/stack_num_reg_0_31_5_5_i_3_n_2
    SLICE_X50Y162        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    79.489 r  calculator/stack_num_reg_0_31_0_0_i_176/CO[3]
                         net (fo=1, routed)           0.000    79.489    calculator/stack_num_reg_0_31_0_0_i_176_n_0
    SLICE_X50Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.606 r  calculator/stack_num_reg_0_31_0_0_i_140/CO[3]
                         net (fo=1, routed)           0.000    79.606    calculator/stack_num_reg_0_31_0_0_i_140_n_0
    SLICE_X50Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.723 r  calculator/stack_num_reg_0_31_0_0_i_109/CO[3]
                         net (fo=1, routed)           0.000    79.723    calculator/stack_num_reg_0_31_0_0_i_109_n_0
    SLICE_X50Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.840 r  calculator/stack_num_reg_0_31_0_0_i_83/CO[3]
                         net (fo=1, routed)           0.000    79.840    calculator/stack_num_reg_0_31_0_0_i_83_n_0
    SLICE_X50Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.957 r  calculator/stack_num_reg_0_31_0_0_i_62/CO[3]
                         net (fo=1, routed)           0.000    79.957    calculator/stack_num_reg_0_31_0_0_i_62_n_0
    SLICE_X50Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.074 r  calculator/stack_num_reg_0_31_1_1_i_12/CO[3]
                         net (fo=1, routed)           0.000    80.074    calculator/stack_num_reg_0_31_1_1_i_12_n_0
    SLICE_X50Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.191 r  calculator/stack_num_reg_0_31_2_2_i_7/CO[3]
                         net (fo=1, routed)           0.000    80.191    calculator/stack_num_reg_0_31_2_2_i_7_n_0
    SLICE_X50Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.308 r  calculator/stack_num_reg_0_31_3_3_i_4/CO[3]
                         net (fo=1, routed)           0.000    80.308    calculator/stack_num_reg_0_31_3_3_i_4_n_0
    SLICE_X50Y170        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.465 r  calculator/stack_num_reg_0_31_4_4_i_4/CO[1]
                         net (fo=36, routed)          0.760    81.225    calculator/stack_num_reg_0_31_4_4_i_4_n_2
    SLICE_X47Y167        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    82.013 r  calculator/stack_num_reg_0_31_0_0_i_171/CO[3]
                         net (fo=1, routed)           0.000    82.013    calculator/stack_num_reg_0_31_0_0_i_171_n_0
    SLICE_X47Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.127 r  calculator/stack_num_reg_0_31_0_0_i_135/CO[3]
                         net (fo=1, routed)           0.000    82.127    calculator/stack_num_reg_0_31_0_0_i_135_n_0
    SLICE_X47Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.241 r  calculator/stack_num_reg_0_31_0_0_i_104/CO[3]
                         net (fo=1, routed)           0.000    82.241    calculator/stack_num_reg_0_31_0_0_i_104_n_0
    SLICE_X47Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.355 r  calculator/stack_num_reg_0_31_0_0_i_78/CO[3]
                         net (fo=1, routed)           0.000    82.355    calculator/stack_num_reg_0_31_0_0_i_78_n_0
    SLICE_X47Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.469 r  calculator/stack_num_reg_0_31_0_0_i_57/CO[3]
                         net (fo=1, routed)           0.000    82.469    calculator/stack_num_reg_0_31_0_0_i_57_n_0
    SLICE_X47Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.583 r  calculator/stack_num_reg_0_31_0_0_i_41/CO[3]
                         net (fo=1, routed)           0.000    82.583    calculator/stack_num_reg_0_31_0_0_i_41_n_0
    SLICE_X47Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.697 r  calculator/stack_num_reg_0_31_1_1_i_7/CO[3]
                         net (fo=1, routed)           0.000    82.697    calculator/stack_num_reg_0_31_1_1_i_7_n_0
    SLICE_X47Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.811 r  calculator/stack_num_reg_0_31_2_2_i_4/CO[3]
                         net (fo=1, routed)           0.009    82.820    calculator/stack_num_reg_0_31_2_2_i_4_n_0
    SLICE_X47Y175        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.977 r  calculator/stack_num_reg_0_31_3_3_i_3/CO[1]
                         net (fo=36, routed)          0.866    83.842    calculator/stack_num_reg_0_31_3_3_i_3_n_2
    SLICE_X51Y169        LUT3 (Prop_lut3_I0_O)        0.329    84.171 r  calculator/stack_num_reg_0_31_0_0_i_209/O
                         net (fo=1, routed)           0.000    84.171    calculator/stack_num_reg_0_31_0_0_i_209_n_0
    SLICE_X51Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.721 r  calculator/stack_num_reg_0_31_0_0_i_166/CO[3]
                         net (fo=1, routed)           0.000    84.721    calculator/stack_num_reg_0_31_0_0_i_166_n_0
    SLICE_X51Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.835 r  calculator/stack_num_reg_0_31_0_0_i_130/CO[3]
                         net (fo=1, routed)           0.000    84.835    calculator/stack_num_reg_0_31_0_0_i_130_n_0
    SLICE_X51Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.949 r  calculator/stack_num_reg_0_31_0_0_i_99/CO[3]
                         net (fo=1, routed)           0.000    84.949    calculator/stack_num_reg_0_31_0_0_i_99_n_0
    SLICE_X51Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.063 r  calculator/stack_num_reg_0_31_0_0_i_73/CO[3]
                         net (fo=1, routed)           0.000    85.063    calculator/stack_num_reg_0_31_0_0_i_73_n_0
    SLICE_X51Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.177 r  calculator/stack_num_reg_0_31_0_0_i_52/CO[3]
                         net (fo=1, routed)           0.000    85.177    calculator/stack_num_reg_0_31_0_0_i_52_n_0
    SLICE_X51Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.291 r  calculator/stack_num_reg_0_31_0_0_i_36/CO[3]
                         net (fo=1, routed)           0.009    85.300    calculator/stack_num_reg_0_31_0_0_i_36_n_0
    SLICE_X51Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.414 r  calculator/stack_num_reg_0_31_0_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    85.414    calculator/stack_num_reg_0_31_0_0_i_25_n_0
    SLICE_X51Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.528 r  calculator/stack_num_reg_0_31_1_1_i_4/CO[3]
                         net (fo=1, routed)           0.000    85.528    calculator/stack_num_reg_0_31_1_1_i_4_n_0
    SLICE_X51Y177        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.685 r  calculator/stack_num_reg_0_31_2_2_i_3/CO[1]
                         net (fo=36, routed)          0.898    86.583    calculator/stack_num_reg_0_31_2_2_i_3_n_2
    SLICE_X46Y172        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    87.383 r  calculator/stack_num_reg_0_31_0_0_i_161/CO[3]
                         net (fo=1, routed)           0.000    87.383    calculator/stack_num_reg_0_31_0_0_i_161_n_0
    SLICE_X46Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.500 r  calculator/stack_num_reg_0_31_0_0_i_125/CO[3]
                         net (fo=1, routed)           0.000    87.500    calculator/stack_num_reg_0_31_0_0_i_125_n_0
    SLICE_X46Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.617 r  calculator/stack_num_reg_0_31_0_0_i_94/CO[3]
                         net (fo=1, routed)           0.009    87.626    calculator/stack_num_reg_0_31_0_0_i_94_n_0
    SLICE_X46Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.743 r  calculator/stack_num_reg_0_31_0_0_i_68/CO[3]
                         net (fo=1, routed)           0.000    87.743    calculator/stack_num_reg_0_31_0_0_i_68_n_0
    SLICE_X46Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.860 r  calculator/stack_num_reg_0_31_0_0_i_47/CO[3]
                         net (fo=1, routed)           0.000    87.860    calculator/stack_num_reg_0_31_0_0_i_47_n_0
    SLICE_X46Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.977 r  calculator/stack_num_reg_0_31_0_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    87.977    calculator/stack_num_reg_0_31_0_0_i_31_n_0
    SLICE_X46Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.094 r  calculator/stack_num_reg_0_31_0_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.094    calculator/stack_num_reg_0_31_0_0_i_20_n_0
    SLICE_X46Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.211 r  calculator/stack_num_reg_0_31_0_0_i_16/CO[3]
                         net (fo=1, routed)           0.000    88.211    calculator/stack_num_reg_0_31_0_0_i_16_n_0
    SLICE_X46Y180        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.368 r  calculator/stack_num_reg_0_31_1_1_i_3/CO[1]
                         net (fo=36, routed)          0.978    89.346    calculator/stack_num_reg_0_31_1_1_i_3_n_2
    SLICE_X48Y176        LUT3 (Prop_lut3_I0_O)        0.332    89.678 r  calculator/stack_num_reg_0_31_0_0_i_164/O
                         net (fo=1, routed)           0.000    89.678    calculator/stack_num_reg_0_31_0_0_i_164_n_0
    SLICE_X48Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.228 r  calculator/stack_num_reg_0_31_0_0_i_124/CO[3]
                         net (fo=1, routed)           0.000    90.228    calculator/stack_num_reg_0_31_0_0_i_124_n_0
    SLICE_X48Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.342 r  calculator/stack_num_reg_0_31_0_0_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.342    calculator/stack_num_reg_0_31_0_0_i_93_n_0
    SLICE_X48Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.456 r  calculator/stack_num_reg_0_31_0_0_i_67/CO[3]
                         net (fo=1, routed)           0.000    90.456    calculator/stack_num_reg_0_31_0_0_i_67_n_0
    SLICE_X48Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.570 r  calculator/stack_num_reg_0_31_0_0_i_46/CO[3]
                         net (fo=1, routed)           0.000    90.570    calculator/stack_num_reg_0_31_0_0_i_46_n_0
    SLICE_X48Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.684 r  calculator/stack_num_reg_0_31_0_0_i_30/CO[3]
                         net (fo=1, routed)           0.000    90.684    calculator/stack_num_reg_0_31_0_0_i_30_n_0
    SLICE_X48Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.798 r  calculator/stack_num_reg_0_31_0_0_i_19/CO[3]
                         net (fo=1, routed)           0.000    90.798    calculator/stack_num_reg_0_31_0_0_i_19_n_0
    SLICE_X48Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.912 r  calculator/stack_num_reg_0_31_0_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    90.912    calculator/stack_num_reg_0_31_0_0_i_15_n_0
    SLICE_X48Y183        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.069 r  calculator/stack_num_reg_0_31_0_0_i_6/CO[1]
                         net (fo=1, routed)           0.510    91.579    calculator/stack_num_reg_0_31_0_0_i_6_n_2
    SLICE_X49Y177        LUT5 (Prop_lut5_I4_O)        0.329    91.908 r  calculator/stack_num_reg_0_31_0_0_i_1/O
                         net (fo=2, routed)           0.710    92.618    calculator/stack_num_reg_0_31_0_0/D
    SLICE_X46Y169        RAMD32                                       r  calculator/stack_num_reg_0_31_0_0/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    B8                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464    11.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.660    15.413    calculator/stack_num_reg_0_31_0_0/WCLK
    SLICE_X46Y169        RAMD32                                       r  calculator/stack_num_reg_0_31_0_0/DP/CLK
                         clock pessimism              0.195    15.608    
                         clock uncertainty           -0.035    15.573    
    SLICE_X46Y169        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    15.324    calculator/stack_num_reg_0_31_0_0/DP
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                         -92.618    
  -------------------------------------------------------------------
                         slack                                -77.294    

Slack (VIOLATED) :        -77.266ns  (required time - arrival time)
  Source:                 calculator/a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calculator/stack_num_reg_0_31_0_0/SP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        87.053ns  (logic 58.161ns (66.811%)  route 28.892ns (33.189%))
  Logic Levels:           309  (CARRY4=284 LUT2=1 LUT3=23 LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.413ns = ( 15.413 - 10.000 ) 
    Source Clock Delay      (SCD):    5.578ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.630     5.578    calculator/clk_IBUF_BUFG
    SLICE_X47Y62         FDRE                                         r  calculator/a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDRE (Prop_fdre_C_Q)         0.456     6.034 r  calculator/a_reg[0]/Q
                         net (fo=13, routed)          0.503     6.537    calculator/a[0]
    SLICE_X46Y62         LUT2 (Prop_lut2_I0_O)        0.124     6.661 r  calculator/stack_num_reg_0_31_23_23_i_45/O
                         net (fo=1, routed)           0.000     6.661    calculator/stack_num_reg_0_31_23_23_i_45_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.174 r  calculator/stack_num_reg_0_31_23_23_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.174    calculator/stack_num_reg_0_31_23_23_i_37_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.291 r  calculator/stack_num_reg_0_31_24_24_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.291    calculator/stack_num_reg_0_31_24_24_i_42_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.408 r  calculator/stack_num_reg_0_31_25_25_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.408    calculator/stack_num_reg_0_31_25_25_i_27_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.525 r  calculator/stack_num_reg_0_31_26_26_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.525    calculator/stack_num_reg_0_31_26_26_i_22_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.642 r  calculator/stack_num_reg_0_31_27_27_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.642    calculator/stack_num_reg_0_31_27_27_i_17_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.759 r  calculator/stack_num_reg_0_31_28_28_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.759    calculator/stack_num_reg_0_31_28_28_i_22_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.876 r  calculator/stack_num_reg_0_31_29_29_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.876    calculator/stack_num_reg_0_31_29_29_i_7_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.993 r  calculator/stack_num_reg_0_31_30_30_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.993    calculator/stack_num_reg_0_31_30_30_i_4_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.247 r  calculator/stack_num_reg_0_31_31_31_i_3/CO[0]
                         net (fo=36, routed)          0.973     9.220    calculator/stack_num_reg_0_31_31_31_i_3_n_3
    SLICE_X45Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    10.043 r  calculator/stack_num_reg_0_31_22_22_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.043    calculator/stack_num_reg_0_31_22_22_i_37_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.157 r  calculator/stack_num_reg_0_31_23_23_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.157    calculator/stack_num_reg_0_31_23_23_i_32_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.271 r  calculator/stack_num_reg_0_31_24_24_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.271    calculator/stack_num_reg_0_31_24_24_i_37_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.385 r  calculator/stack_num_reg_0_31_25_25_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.385    calculator/stack_num_reg_0_31_25_25_i_22_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.499 r  calculator/stack_num_reg_0_31_26_26_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.499    calculator/stack_num_reg_0_31_26_26_i_17_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.613 r  calculator/stack_num_reg_0_31_27_27_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.613    calculator/stack_num_reg_0_31_27_27_i_12_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.727 r  calculator/stack_num_reg_0_31_28_28_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.727    calculator/stack_num_reg_0_31_28_28_i_17_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.841 r  calculator/stack_num_reg_0_31_29_29_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.841    calculator/stack_num_reg_0_31_29_29_i_4_n_0
    SLICE_X45Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.998 r  calculator/stack_num_reg_0_31_30_30_i_3/CO[1]
                         net (fo=36, routed)          0.933    11.932    calculator/stack_num_reg_0_31_30_30_i_3_n_2
    SLICE_X44Y61         LUT3 (Prop_lut3_I0_O)        0.329    12.261 r  calculator/stack_num_reg_0_31_21_21_i_44/O
                         net (fo=1, routed)           0.000    12.261    calculator/stack_num_reg_0_31_21_21_i_44_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.811 r  calculator/stack_num_reg_0_31_21_21_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.811    calculator/stack_num_reg_0_31_21_21_i_37_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.925 r  calculator/stack_num_reg_0_31_22_22_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.925    calculator/stack_num_reg_0_31_22_22_i_32_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.039 r  calculator/stack_num_reg_0_31_23_23_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.039    calculator/stack_num_reg_0_31_23_23_i_27_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.153 r  calculator/stack_num_reg_0_31_24_24_i_32/CO[3]
                         net (fo=1, routed)           0.000    13.153    calculator/stack_num_reg_0_31_24_24_i_32_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.267 r  calculator/stack_num_reg_0_31_25_25_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.267    calculator/stack_num_reg_0_31_25_25_i_17_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.381 r  calculator/stack_num_reg_0_31_26_26_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.381    calculator/stack_num_reg_0_31_26_26_i_12_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.495 r  calculator/stack_num_reg_0_31_27_27_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.495    calculator/stack_num_reg_0_31_27_27_i_7_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.609 r  calculator/stack_num_reg_0_31_28_28_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.609    calculator/stack_num_reg_0_31_28_28_i_10_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.766 r  calculator/stack_num_reg_0_31_29_29_i_3/CO[1]
                         net (fo=36, routed)          0.932    14.698    calculator/stack_num_reg_0_31_29_29_i_3_n_2
    SLICE_X43Y64         LUT3 (Prop_lut3_I0_O)        0.329    15.027 r  calculator/stack_num_reg_0_31_21_21_i_40/O
                         net (fo=1, routed)           0.000    15.027    calculator/stack_num_reg_0_31_21_21_i_40_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.577 r  calculator/stack_num_reg_0_31_21_21_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.577    calculator/stack_num_reg_0_31_21_21_i_32_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.691 r  calculator/stack_num_reg_0_31_22_22_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.691    calculator/stack_num_reg_0_31_22_22_i_27_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.805 r  calculator/stack_num_reg_0_31_23_23_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.805    calculator/stack_num_reg_0_31_23_23_i_22_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.919 r  calculator/stack_num_reg_0_31_24_24_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.919    calculator/stack_num_reg_0_31_24_24_i_27_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.033 r  calculator/stack_num_reg_0_31_25_25_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.033    calculator/stack_num_reg_0_31_25_25_i_12_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.147 r  calculator/stack_num_reg_0_31_26_26_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.147    calculator/stack_num_reg_0_31_26_26_i_7_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.261 r  calculator/stack_num_reg_0_31_27_27_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.261    calculator/stack_num_reg_0_31_27_27_i_4_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.418 r  calculator/stack_num_reg_0_31_28_28_i_4/CO[1]
                         net (fo=36, routed)          1.173    17.591    calculator/stack_num_reg_0_31_28_28_i_4_n_2
    SLICE_X48Y63         LUT3 (Prop_lut3_I0_O)        0.329    17.920 r  calculator/stack_num_reg_0_31_19_19_i_43/O
                         net (fo=1, routed)           0.000    17.920    calculator/stack_num_reg_0_31_19_19_i_43_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.318 r  calculator/stack_num_reg_0_31_19_19_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.318    calculator/stack_num_reg_0_31_19_19_i_37_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.432 r  calculator/stack_num_reg_0_31_20_20_i_42/CO[3]
                         net (fo=1, routed)           0.000    18.432    calculator/stack_num_reg_0_31_20_20_i_42_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.546 r  calculator/stack_num_reg_0_31_21_21_i_27/CO[3]
                         net (fo=1, routed)           0.000    18.546    calculator/stack_num_reg_0_31_21_21_i_27_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.660 r  calculator/stack_num_reg_0_31_22_22_i_22/CO[3]
                         net (fo=1, routed)           0.000    18.660    calculator/stack_num_reg_0_31_22_22_i_22_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.774 r  calculator/stack_num_reg_0_31_23_23_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.774    calculator/stack_num_reg_0_31_23_23_i_17_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.888 r  calculator/stack_num_reg_0_31_24_24_i_22/CO[3]
                         net (fo=1, routed)           0.000    18.888    calculator/stack_num_reg_0_31_24_24_i_22_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.002 r  calculator/stack_num_reg_0_31_25_25_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.002    calculator/stack_num_reg_0_31_25_25_i_7_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.116 r  calculator/stack_num_reg_0_31_26_26_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.116    calculator/stack_num_reg_0_31_26_26_i_4_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.273 r  calculator/stack_num_reg_0_31_27_27_i_3/CO[1]
                         net (fo=36, routed)          0.924    20.197    calculator/stack_num_reg_0_31_27_27_i_3_n_2
    SLICE_X49Y64         LUT3 (Prop_lut3_I0_O)        0.329    20.526 r  calculator/stack_num_reg_0_31_18_18_i_44/O
                         net (fo=1, routed)           0.000    20.526    calculator/stack_num_reg_0_31_18_18_i_44_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.076 r  calculator/stack_num_reg_0_31_18_18_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.076    calculator/stack_num_reg_0_31_18_18_i_37_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.190 r  calculator/stack_num_reg_0_31_19_19_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.190    calculator/stack_num_reg_0_31_19_19_i_32_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.304 r  calculator/stack_num_reg_0_31_20_20_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.304    calculator/stack_num_reg_0_31_20_20_i_37_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.418 r  calculator/stack_num_reg_0_31_21_21_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.418    calculator/stack_num_reg_0_31_21_21_i_22_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.532 r  calculator/stack_num_reg_0_31_22_22_i_17/CO[3]
                         net (fo=1, routed)           0.000    21.532    calculator/stack_num_reg_0_31_22_22_i_17_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.646 r  calculator/stack_num_reg_0_31_23_23_i_12/CO[3]
                         net (fo=1, routed)           0.000    21.646    calculator/stack_num_reg_0_31_23_23_i_12_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.760 r  calculator/stack_num_reg_0_31_24_24_i_17/CO[3]
                         net (fo=1, routed)           0.000    21.760    calculator/stack_num_reg_0_31_24_24_i_17_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.874 r  calculator/stack_num_reg_0_31_25_25_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.874    calculator/stack_num_reg_0_31_25_25_i_4_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.031 r  calculator/stack_num_reg_0_31_26_26_i_3/CO[1]
                         net (fo=36, routed)          0.996    23.027    calculator/stack_num_reg_0_31_26_26_i_3_n_2
    SLICE_X50Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    23.827 r  calculator/stack_num_reg_0_31_17_17_i_37/CO[3]
                         net (fo=1, routed)           0.000    23.827    calculator/stack_num_reg_0_31_17_17_i_37_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.944 r  calculator/stack_num_reg_0_31_18_18_i_32/CO[3]
                         net (fo=1, routed)           0.000    23.944    calculator/stack_num_reg_0_31_18_18_i_32_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.061 r  calculator/stack_num_reg_0_31_19_19_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.061    calculator/stack_num_reg_0_31_19_19_i_27_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.178 r  calculator/stack_num_reg_0_31_20_20_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.178    calculator/stack_num_reg_0_31_20_20_i_32_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.295 r  calculator/stack_num_reg_0_31_21_21_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.295    calculator/stack_num_reg_0_31_21_21_i_17_n_0
    SLICE_X50Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.412 r  calculator/stack_num_reg_0_31_22_22_i_12/CO[3]
                         net (fo=1, routed)           0.000    24.412    calculator/stack_num_reg_0_31_22_22_i_12_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.529 r  calculator/stack_num_reg_0_31_23_23_i_7/CO[3]
                         net (fo=1, routed)           0.000    24.529    calculator/stack_num_reg_0_31_23_23_i_7_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.646 r  calculator/stack_num_reg_0_31_24_24_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.646    calculator/stack_num_reg_0_31_24_24_i_10_n_0
    SLICE_X50Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.803 r  calculator/stack_num_reg_0_31_25_25_i_3/CO[1]
                         net (fo=36, routed)          1.016    25.820    calculator/stack_num_reg_0_31_25_25_i_3_n_2
    SLICE_X47Y64         LUT3 (Prop_lut3_I0_O)        0.332    26.152 r  calculator/stack_num_reg_0_31_16_16_i_53/O
                         net (fo=1, routed)           0.000    26.152    calculator/stack_num_reg_0_31_16_16_i_53_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.702 r  calculator/stack_num_reg_0_31_16_16_i_46/CO[3]
                         net (fo=1, routed)           0.000    26.702    calculator/stack_num_reg_0_31_16_16_i_46_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.816 r  calculator/stack_num_reg_0_31_17_17_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.816    calculator/stack_num_reg_0_31_17_17_i_32_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.930 r  calculator/stack_num_reg_0_31_18_18_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.930    calculator/stack_num_reg_0_31_18_18_i_27_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.044 r  calculator/stack_num_reg_0_31_19_19_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.044    calculator/stack_num_reg_0_31_19_19_i_22_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.158 r  calculator/stack_num_reg_0_31_20_20_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.158    calculator/stack_num_reg_0_31_20_20_i_27_n_0
    SLICE_X47Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.272 r  calculator/stack_num_reg_0_31_21_21_i_12/CO[3]
                         net (fo=1, routed)           0.000    27.272    calculator/stack_num_reg_0_31_21_21_i_12_n_0
    SLICE_X47Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.386 r  calculator/stack_num_reg_0_31_22_22_i_7/CO[3]
                         net (fo=1, routed)           0.000    27.386    calculator/stack_num_reg_0_31_22_22_i_7_n_0
    SLICE_X47Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.500 r  calculator/stack_num_reg_0_31_23_23_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.500    calculator/stack_num_reg_0_31_23_23_i_4_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.657 r  calculator/stack_num_reg_0_31_24_24_i_4/CO[1]
                         net (fo=36, routed)          0.962    28.619    calculator/stack_num_reg_0_31_24_24_i_4_n_2
    SLICE_X41Y63         LUT3 (Prop_lut3_I0_O)        0.329    28.948 r  calculator/stack_num_reg_0_31_15_15_i_44/O
                         net (fo=1, routed)           0.000    28.948    calculator/stack_num_reg_0_31_15_15_i_44_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.498 r  calculator/stack_num_reg_0_31_15_15_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.498    calculator/stack_num_reg_0_31_15_15_i_37_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.612 r  calculator/stack_num_reg_0_31_16_16_i_41/CO[3]
                         net (fo=1, routed)           0.000    29.612    calculator/stack_num_reg_0_31_16_16_i_41_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.726 r  calculator/stack_num_reg_0_31_17_17_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.726    calculator/stack_num_reg_0_31_17_17_i_27_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.840 r  calculator/stack_num_reg_0_31_18_18_i_22/CO[3]
                         net (fo=1, routed)           0.000    29.840    calculator/stack_num_reg_0_31_18_18_i_22_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.954 r  calculator/stack_num_reg_0_31_19_19_i_17/CO[3]
                         net (fo=1, routed)           0.000    29.954    calculator/stack_num_reg_0_31_19_19_i_17_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.068 r  calculator/stack_num_reg_0_31_20_20_i_22/CO[3]
                         net (fo=1, routed)           0.000    30.068    calculator/stack_num_reg_0_31_20_20_i_22_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.182 r  calculator/stack_num_reg_0_31_21_21_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.182    calculator/stack_num_reg_0_31_21_21_i_7_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.296 r  calculator/stack_num_reg_0_31_22_22_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.296    calculator/stack_num_reg_0_31_22_22_i_4_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.453 r  calculator/stack_num_reg_0_31_23_23_i_3/CO[1]
                         net (fo=36, routed)          0.913    31.365    calculator/stack_num_reg_0_31_23_23_i_3_n_2
    SLICE_X40Y63         LUT3 (Prop_lut3_I0_O)        0.329    31.694 r  calculator/stack_num_reg_0_31_14_14_i_44/O
                         net (fo=1, routed)           0.000    31.694    calculator/stack_num_reg_0_31_14_14_i_44_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.244 r  calculator/stack_num_reg_0_31_14_14_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.244    calculator/stack_num_reg_0_31_14_14_i_37_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.358 r  calculator/stack_num_reg_0_31_15_15_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.358    calculator/stack_num_reg_0_31_15_15_i_32_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.472 r  calculator/stack_num_reg_0_31_16_16_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.472    calculator/stack_num_reg_0_31_16_16_i_36_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.586 r  calculator/stack_num_reg_0_31_17_17_i_22/CO[3]
                         net (fo=1, routed)           0.000    32.586    calculator/stack_num_reg_0_31_17_17_i_22_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.700 r  calculator/stack_num_reg_0_31_18_18_i_17/CO[3]
                         net (fo=1, routed)           0.000    32.700    calculator/stack_num_reg_0_31_18_18_i_17_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.814 r  calculator/stack_num_reg_0_31_19_19_i_12/CO[3]
                         net (fo=1, routed)           0.000    32.814    calculator/stack_num_reg_0_31_19_19_i_12_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.928 r  calculator/stack_num_reg_0_31_20_20_i_17/CO[3]
                         net (fo=1, routed)           0.000    32.928    calculator/stack_num_reg_0_31_20_20_i_17_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.042 r  calculator/stack_num_reg_0_31_21_21_i_4/CO[3]
                         net (fo=1, routed)           0.000    33.042    calculator/stack_num_reg_0_31_21_21_i_4_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.199 r  calculator/stack_num_reg_0_31_22_22_i_3/CO[1]
                         net (fo=36, routed)          1.011    34.210    calculator/stack_num_reg_0_31_22_22_i_3_n_2
    SLICE_X38Y63         LUT3 (Prop_lut3_I0_O)        0.329    34.539 r  calculator/stack_num_reg_0_31_13_13_i_44/O
                         net (fo=1, routed)           0.000    34.539    calculator/stack_num_reg_0_31_13_13_i_44_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.072 r  calculator/stack_num_reg_0_31_13_13_i_37/CO[3]
                         net (fo=1, routed)           0.000    35.072    calculator/stack_num_reg_0_31_13_13_i_37_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.189 r  calculator/stack_num_reg_0_31_14_14_i_32/CO[3]
                         net (fo=1, routed)           0.000    35.189    calculator/stack_num_reg_0_31_14_14_i_32_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.306 r  calculator/stack_num_reg_0_31_15_15_i_27/CO[3]
                         net (fo=1, routed)           0.000    35.306    calculator/stack_num_reg_0_31_15_15_i_27_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.423 r  calculator/stack_num_reg_0_31_16_16_i_31/CO[3]
                         net (fo=1, routed)           0.000    35.423    calculator/stack_num_reg_0_31_16_16_i_31_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.540 r  calculator/stack_num_reg_0_31_17_17_i_17/CO[3]
                         net (fo=1, routed)           0.000    35.540    calculator/stack_num_reg_0_31_17_17_i_17_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.657 r  calculator/stack_num_reg_0_31_18_18_i_12/CO[3]
                         net (fo=1, routed)           0.000    35.657    calculator/stack_num_reg_0_31_18_18_i_12_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.774 r  calculator/stack_num_reg_0_31_19_19_i_7/CO[3]
                         net (fo=1, routed)           0.000    35.774    calculator/stack_num_reg_0_31_19_19_i_7_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.891 r  calculator/stack_num_reg_0_31_20_20_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.891    calculator/stack_num_reg_0_31_20_20_i_10_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.048 r  calculator/stack_num_reg_0_31_21_21_i_3/CO[1]
                         net (fo=36, routed)          0.849    36.897    calculator/stack_num_reg_0_31_21_21_i_3_n_2
    SLICE_X45Y72         LUT3 (Prop_lut3_I0_O)        0.332    37.229 r  calculator/stack_num_reg_0_31_13_13_i_41/O
                         net (fo=1, routed)           0.000    37.229    calculator/stack_num_reg_0_31_13_13_i_41_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.761 r  calculator/stack_num_reg_0_31_13_13_i_32/CO[3]
                         net (fo=1, routed)           0.000    37.761    calculator/stack_num_reg_0_31_13_13_i_32_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.875 r  calculator/stack_num_reg_0_31_14_14_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.875    calculator/stack_num_reg_0_31_14_14_i_27_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.989 r  calculator/stack_num_reg_0_31_15_15_i_22/CO[3]
                         net (fo=1, routed)           0.009    37.998    calculator/stack_num_reg_0_31_15_15_i_22_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.112 r  calculator/stack_num_reg_0_31_16_16_i_26/CO[3]
                         net (fo=1, routed)           0.000    38.112    calculator/stack_num_reg_0_31_16_16_i_26_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.226 r  calculator/stack_num_reg_0_31_17_17_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.226    calculator/stack_num_reg_0_31_17_17_i_12_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.340 r  calculator/stack_num_reg_0_31_18_18_i_7/CO[3]
                         net (fo=1, routed)           0.000    38.340    calculator/stack_num_reg_0_31_18_18_i_7_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.454 r  calculator/stack_num_reg_0_31_19_19_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.454    calculator/stack_num_reg_0_31_19_19_i_4_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.611 r  calculator/stack_num_reg_0_31_20_20_i_4/CO[1]
                         net (fo=36, routed)          0.817    39.428    calculator/stack_num_reg_0_31_20_20_i_4_n_2
    SLICE_X46Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    40.228 r  calculator/stack_num_reg_0_31_11_11_i_37/CO[3]
                         net (fo=1, routed)           0.000    40.228    calculator/stack_num_reg_0_31_11_11_i_37_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.345 r  calculator/stack_num_reg_0_31_12_12_i_37/CO[3]
                         net (fo=1, routed)           0.000    40.345    calculator/stack_num_reg_0_31_12_12_i_37_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.462 r  calculator/stack_num_reg_0_31_13_13_i_27/CO[3]
                         net (fo=1, routed)           0.000    40.462    calculator/stack_num_reg_0_31_13_13_i_27_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.579 r  calculator/stack_num_reg_0_31_14_14_i_22/CO[3]
                         net (fo=1, routed)           0.000    40.579    calculator/stack_num_reg_0_31_14_14_i_22_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.696 r  calculator/stack_num_reg_0_31_15_15_i_17/CO[3]
                         net (fo=1, routed)           0.000    40.696    calculator/stack_num_reg_0_31_15_15_i_17_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.813 r  calculator/stack_num_reg_0_31_16_16_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.813    calculator/stack_num_reg_0_31_16_16_i_21_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.930 r  calculator/stack_num_reg_0_31_17_17_i_7/CO[3]
                         net (fo=1, routed)           0.000    40.930    calculator/stack_num_reg_0_31_17_17_i_7_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.047 r  calculator/stack_num_reg_0_31_18_18_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.047    calculator/stack_num_reg_0_31_18_18_i_4_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.204 r  calculator/stack_num_reg_0_31_19_19_i_3/CO[1]
                         net (fo=36, routed)          0.853    42.057    calculator/stack_num_reg_0_31_19_19_i_3_n_2
    SLICE_X49Y83         LUT3 (Prop_lut3_I0_O)        0.332    42.389 r  calculator/stack_num_reg_0_31_10_10_i_44/O
                         net (fo=1, routed)           0.000    42.389    calculator/stack_num_reg_0_31_10_10_i_44_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.939 r  calculator/stack_num_reg_0_31_10_10_i_37/CO[3]
                         net (fo=1, routed)           0.000    42.939    calculator/stack_num_reg_0_31_10_10_i_37_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.053 r  calculator/stack_num_reg_0_31_11_11_i_32/CO[3]
                         net (fo=1, routed)           0.000    43.053    calculator/stack_num_reg_0_31_11_11_i_32_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.167 r  calculator/stack_num_reg_0_31_12_12_i_32/CO[3]
                         net (fo=1, routed)           0.000    43.167    calculator/stack_num_reg_0_31_12_12_i_32_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.281 r  calculator/stack_num_reg_0_31_13_13_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.281    calculator/stack_num_reg_0_31_13_13_i_22_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.395 r  calculator/stack_num_reg_0_31_14_14_i_17/CO[3]
                         net (fo=1, routed)           0.000    43.395    calculator/stack_num_reg_0_31_14_14_i_17_n_0
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.509 r  calculator/stack_num_reg_0_31_15_15_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.509    calculator/stack_num_reg_0_31_15_15_i_12_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.623 r  calculator/stack_num_reg_0_31_16_16_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.623    calculator/stack_num_reg_0_31_16_16_i_16_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.737 r  calculator/stack_num_reg_0_31_17_17_i_4/CO[3]
                         net (fo=1, routed)           0.000    43.737    calculator/stack_num_reg_0_31_17_17_i_4_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.894 r  calculator/stack_num_reg_0_31_18_18_i_3/CO[1]
                         net (fo=36, routed)          0.864    44.758    calculator/stack_num_reg_0_31_18_18_i_3_n_2
    SLICE_X46Y89         LUT3 (Prop_lut3_I0_O)        0.329    45.087 r  calculator/stack_num_reg_0_31_9_9_i_44/O
                         net (fo=1, routed)           0.000    45.087    calculator/stack_num_reg_0_31_9_9_i_44_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.620 r  calculator/stack_num_reg_0_31_9_9_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.620    calculator/stack_num_reg_0_31_9_9_i_37_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.737 r  calculator/stack_num_reg_0_31_10_10_i_32/CO[3]
                         net (fo=1, routed)           0.000    45.737    calculator/stack_num_reg_0_31_10_10_i_32_n_0
    SLICE_X46Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.854 r  calculator/stack_num_reg_0_31_11_11_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.854    calculator/stack_num_reg_0_31_11_11_i_27_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.971 r  calculator/stack_num_reg_0_31_12_12_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.971    calculator/stack_num_reg_0_31_12_12_i_27_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.088 r  calculator/stack_num_reg_0_31_13_13_i_17/CO[3]
                         net (fo=1, routed)           0.000    46.088    calculator/stack_num_reg_0_31_13_13_i_17_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.205 r  calculator/stack_num_reg_0_31_14_14_i_12/CO[3]
                         net (fo=1, routed)           0.000    46.205    calculator/stack_num_reg_0_31_14_14_i_12_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.322 r  calculator/stack_num_reg_0_31_15_15_i_7/CO[3]
                         net (fo=1, routed)           0.000    46.322    calculator/stack_num_reg_0_31_15_15_i_7_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.439 r  calculator/stack_num_reg_0_31_16_16_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.439    calculator/stack_num_reg_0_31_16_16_i_10_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.596 r  calculator/stack_num_reg_0_31_17_17_i_3/CO[1]
                         net (fo=36, routed)          0.890    47.485    calculator/stack_num_reg_0_31_17_17_i_3_n_2
    SLICE_X45Y95         LUT3 (Prop_lut3_I0_O)        0.332    47.817 r  calculator/stack_num_reg_0_31_8_8_i_49/O
                         net (fo=1, routed)           0.000    47.817    calculator/stack_num_reg_0_31_8_8_i_49_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.367 r  calculator/stack_num_reg_0_31_8_8_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.367    calculator/stack_num_reg_0_31_8_8_i_42_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.481 r  calculator/stack_num_reg_0_31_9_9_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.481    calculator/stack_num_reg_0_31_9_9_i_32_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.595 r  calculator/stack_num_reg_0_31_10_10_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.595    calculator/stack_num_reg_0_31_10_10_i_27_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.709 r  calculator/stack_num_reg_0_31_11_11_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.709    calculator/stack_num_reg_0_31_11_11_i_22_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.823 r  calculator/stack_num_reg_0_31_12_12_i_22/CO[3]
                         net (fo=1, routed)           0.001    48.824    calculator/stack_num_reg_0_31_12_12_i_22_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.938 r  calculator/stack_num_reg_0_31_13_13_i_12/CO[3]
                         net (fo=1, routed)           0.000    48.938    calculator/stack_num_reg_0_31_13_13_i_12_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.052 r  calculator/stack_num_reg_0_31_14_14_i_7/CO[3]
                         net (fo=1, routed)           0.000    49.052    calculator/stack_num_reg_0_31_14_14_i_7_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.166 r  calculator/stack_num_reg_0_31_15_15_i_4/CO[3]
                         net (fo=1, routed)           0.000    49.166    calculator/stack_num_reg_0_31_15_15_i_4_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.323 r  calculator/stack_num_reg_0_31_16_16_i_4/CO[1]
                         net (fo=36, routed)          0.882    50.205    calculator/stack_num_reg_0_31_16_16_i_4_n_2
    SLICE_X43Y102        LUT3 (Prop_lut3_I0_O)        0.329    50.534 r  calculator/stack_num_reg_0_31_8_8_i_46/O
                         net (fo=1, routed)           0.000    50.534    calculator/stack_num_reg_0_31_8_8_i_46_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    51.066 r  calculator/stack_num_reg_0_31_8_8_i_37/CO[3]
                         net (fo=1, routed)           0.000    51.066    calculator/stack_num_reg_0_31_8_8_i_37_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.180 r  calculator/stack_num_reg_0_31_9_9_i_27/CO[3]
                         net (fo=1, routed)           0.000    51.180    calculator/stack_num_reg_0_31_9_9_i_27_n_0
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.294 r  calculator/stack_num_reg_0_31_10_10_i_22/CO[3]
                         net (fo=1, routed)           0.000    51.294    calculator/stack_num_reg_0_31_10_10_i_22_n_0
    SLICE_X43Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.408 r  calculator/stack_num_reg_0_31_11_11_i_17/CO[3]
                         net (fo=1, routed)           0.000    51.408    calculator/stack_num_reg_0_31_11_11_i_17_n_0
    SLICE_X43Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.522 r  calculator/stack_num_reg_0_31_12_12_i_17/CO[3]
                         net (fo=1, routed)           0.000    51.522    calculator/stack_num_reg_0_31_12_12_i_17_n_0
    SLICE_X43Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.636 r  calculator/stack_num_reg_0_31_13_13_i_7/CO[3]
                         net (fo=1, routed)           0.000    51.636    calculator/stack_num_reg_0_31_13_13_i_7_n_0
    SLICE_X43Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.750 r  calculator/stack_num_reg_0_31_14_14_i_4/CO[3]
                         net (fo=1, routed)           0.000    51.750    calculator/stack_num_reg_0_31_14_14_i_4_n_0
    SLICE_X43Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.907 r  calculator/stack_num_reg_0_31_15_15_i_3/CO[1]
                         net (fo=36, routed)          0.845    52.752    calculator/stack_num_reg_0_31_15_15_i_3_n_2
    SLICE_X44Y107        LUT3 (Prop_lut3_I0_O)        0.329    53.081 r  calculator/stack_num_reg_0_31_6_6_i_44/O
                         net (fo=1, routed)           0.000    53.081    calculator/stack_num_reg_0_31_6_6_i_44_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.631 r  calculator/stack_num_reg_0_31_6_6_i_37/CO[3]
                         net (fo=1, routed)           0.000    53.631    calculator/stack_num_reg_0_31_6_6_i_37_n_0
    SLICE_X44Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.745 r  calculator/stack_num_reg_0_31_7_7_i_32/CO[3]
                         net (fo=1, routed)           0.000    53.745    calculator/stack_num_reg_0_31_7_7_i_32_n_0
    SLICE_X44Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.859 r  calculator/stack_num_reg_0_31_8_8_i_32/CO[3]
                         net (fo=1, routed)           0.000    53.859    calculator/stack_num_reg_0_31_8_8_i_32_n_0
    SLICE_X44Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.973 r  calculator/stack_num_reg_0_31_9_9_i_22/CO[3]
                         net (fo=1, routed)           0.000    53.973    calculator/stack_num_reg_0_31_9_9_i_22_n_0
    SLICE_X44Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.087 r  calculator/stack_num_reg_0_31_10_10_i_17/CO[3]
                         net (fo=1, routed)           0.000    54.087    calculator/stack_num_reg_0_31_10_10_i_17_n_0
    SLICE_X44Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.201 r  calculator/stack_num_reg_0_31_11_11_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.201    calculator/stack_num_reg_0_31_11_11_i_12_n_0
    SLICE_X44Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.315 r  calculator/stack_num_reg_0_31_12_12_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.315    calculator/stack_num_reg_0_31_12_12_i_12_n_0
    SLICE_X44Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.429 r  calculator/stack_num_reg_0_31_13_13_i_4/CO[3]
                         net (fo=1, routed)           0.000    54.429    calculator/stack_num_reg_0_31_13_13_i_4_n_0
    SLICE_X44Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.586 r  calculator/stack_num_reg_0_31_14_14_i_3/CO[1]
                         net (fo=36, routed)          0.842    55.428    calculator/stack_num_reg_0_31_14_14_i_3_n_2
    SLICE_X47Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    56.213 r  calculator/stack_num_reg_0_31_5_5_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.213    calculator/stack_num_reg_0_31_5_5_i_37_n_0
    SLICE_X47Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.327 r  calculator/stack_num_reg_0_31_6_6_i_32/CO[3]
                         net (fo=1, routed)           0.000    56.327    calculator/stack_num_reg_0_31_6_6_i_32_n_0
    SLICE_X47Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.441 r  calculator/stack_num_reg_0_31_7_7_i_27/CO[3]
                         net (fo=1, routed)           0.000    56.441    calculator/stack_num_reg_0_31_7_7_i_27_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.555 r  calculator/stack_num_reg_0_31_8_8_i_27/CO[3]
                         net (fo=1, routed)           0.000    56.555    calculator/stack_num_reg_0_31_8_8_i_27_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.669 r  calculator/stack_num_reg_0_31_9_9_i_17/CO[3]
                         net (fo=1, routed)           0.000    56.669    calculator/stack_num_reg_0_31_9_9_i_17_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.783 r  calculator/stack_num_reg_0_31_10_10_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.783    calculator/stack_num_reg_0_31_10_10_i_12_n_0
    SLICE_X47Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.897 r  calculator/stack_num_reg_0_31_11_11_i_7/CO[3]
                         net (fo=1, routed)           0.000    56.897    calculator/stack_num_reg_0_31_11_11_i_7_n_0
    SLICE_X47Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.011 r  calculator/stack_num_reg_0_31_12_12_i_9/CO[3]
                         net (fo=1, routed)           0.000    57.011    calculator/stack_num_reg_0_31_12_12_i_9_n_0
    SLICE_X47Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.168 r  calculator/stack_num_reg_0_31_13_13_i_3/CO[1]
                         net (fo=36, routed)          0.599    57.767    calculator/stack_num_reg_0_31_13_13_i_3_n_2
    SLICE_X48Y120        LUT3 (Prop_lut3_I0_O)        0.329    58.096 r  calculator/stack_num_reg_0_31_4_4_i_49/O
                         net (fo=1, routed)           0.000    58.096    calculator/stack_num_reg_0_31_4_4_i_49_n_0
    SLICE_X48Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.646 r  calculator/stack_num_reg_0_31_4_4_i_42/CO[3]
                         net (fo=1, routed)           0.000    58.646    calculator/stack_num_reg_0_31_4_4_i_42_n_0
    SLICE_X48Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.760 r  calculator/stack_num_reg_0_31_5_5_i_32/CO[3]
                         net (fo=1, routed)           0.000    58.760    calculator/stack_num_reg_0_31_5_5_i_32_n_0
    SLICE_X48Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.874 r  calculator/stack_num_reg_0_31_6_6_i_27/CO[3]
                         net (fo=1, routed)           0.000    58.874    calculator/stack_num_reg_0_31_6_6_i_27_n_0
    SLICE_X48Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.988 r  calculator/stack_num_reg_0_31_7_7_i_22/CO[3]
                         net (fo=1, routed)           0.000    58.988    calculator/stack_num_reg_0_31_7_7_i_22_n_0
    SLICE_X48Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.102 r  calculator/stack_num_reg_0_31_8_8_i_22/CO[3]
                         net (fo=1, routed)           0.009    59.111    calculator/stack_num_reg_0_31_8_8_i_22_n_0
    SLICE_X48Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.225 r  calculator/stack_num_reg_0_31_9_9_i_12/CO[3]
                         net (fo=1, routed)           0.000    59.225    calculator/stack_num_reg_0_31_9_9_i_12_n_0
    SLICE_X48Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.339 r  calculator/stack_num_reg_0_31_10_10_i_7/CO[3]
                         net (fo=1, routed)           0.000    59.339    calculator/stack_num_reg_0_31_10_10_i_7_n_0
    SLICE_X48Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.453 r  calculator/stack_num_reg_0_31_11_11_i_4/CO[3]
                         net (fo=1, routed)           0.000    59.453    calculator/stack_num_reg_0_31_11_11_i_4_n_0
    SLICE_X48Y128        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.610 r  calculator/stack_num_reg_0_31_12_12_i_4/CO[1]
                         net (fo=36, routed)          0.818    60.429    calculator/stack_num_reg_0_31_12_12_i_4_n_2
    SLICE_X47Y125        LUT3 (Prop_lut3_I0_O)        0.329    60.758 r  calculator/stack_num_reg_0_31_3_3_i_44/O
                         net (fo=1, routed)           0.000    60.758    calculator/stack_num_reg_0_31_3_3_i_44_n_0
    SLICE_X47Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.308 r  calculator/stack_num_reg_0_31_3_3_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.308    calculator/stack_num_reg_0_31_3_3_i_37_n_0
    SLICE_X47Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.422 r  calculator/stack_num_reg_0_31_4_4_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.422    calculator/stack_num_reg_0_31_4_4_i_37_n_0
    SLICE_X47Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.536 r  calculator/stack_num_reg_0_31_5_5_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.536    calculator/stack_num_reg_0_31_5_5_i_27_n_0
    SLICE_X47Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.650 r  calculator/stack_num_reg_0_31_6_6_i_22/CO[3]
                         net (fo=1, routed)           0.000    61.650    calculator/stack_num_reg_0_31_6_6_i_22_n_0
    SLICE_X47Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.764 r  calculator/stack_num_reg_0_31_7_7_i_17/CO[3]
                         net (fo=1, routed)           0.000    61.764    calculator/stack_num_reg_0_31_7_7_i_17_n_0
    SLICE_X47Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.878 r  calculator/stack_num_reg_0_31_8_8_i_17/CO[3]
                         net (fo=1, routed)           0.000    61.878    calculator/stack_num_reg_0_31_8_8_i_17_n_0
    SLICE_X47Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.992 r  calculator/stack_num_reg_0_31_9_9_i_7/CO[3]
                         net (fo=1, routed)           0.000    61.992    calculator/stack_num_reg_0_31_9_9_i_7_n_0
    SLICE_X47Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.106 r  calculator/stack_num_reg_0_31_10_10_i_4/CO[3]
                         net (fo=1, routed)           0.000    62.106    calculator/stack_num_reg_0_31_10_10_i_4_n_0
    SLICE_X47Y133        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.263 r  calculator/stack_num_reg_0_31_11_11_i_3/CO[1]
                         net (fo=36, routed)          0.858    63.120    calculator/stack_num_reg_0_31_11_11_i_3_n_2
    SLICE_X48Y131        LUT3 (Prop_lut3_I0_O)        0.329    63.449 r  calculator/stack_num_reg_0_31_2_2_i_44/O
                         net (fo=1, routed)           0.000    63.449    calculator/stack_num_reg_0_31_2_2_i_44_n_0
    SLICE_X48Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.999 r  calculator/stack_num_reg_0_31_2_2_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.999    calculator/stack_num_reg_0_31_2_2_i_37_n_0
    SLICE_X48Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.113 r  calculator/stack_num_reg_0_31_3_3_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.113    calculator/stack_num_reg_0_31_3_3_i_32_n_0
    SLICE_X48Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.227 r  calculator/stack_num_reg_0_31_4_4_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.227    calculator/stack_num_reg_0_31_4_4_i_32_n_0
    SLICE_X48Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.341 r  calculator/stack_num_reg_0_31_5_5_i_22/CO[3]
                         net (fo=1, routed)           0.000    64.341    calculator/stack_num_reg_0_31_5_5_i_22_n_0
    SLICE_X48Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.455 r  calculator/stack_num_reg_0_31_6_6_i_17/CO[3]
                         net (fo=1, routed)           0.000    64.455    calculator/stack_num_reg_0_31_6_6_i_17_n_0
    SLICE_X48Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.569 r  calculator/stack_num_reg_0_31_7_7_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.569    calculator/stack_num_reg_0_31_7_7_i_12_n_0
    SLICE_X48Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.683 r  calculator/stack_num_reg_0_31_8_8_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.683    calculator/stack_num_reg_0_31_8_8_i_12_n_0
    SLICE_X48Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.797 r  calculator/stack_num_reg_0_31_9_9_i_4/CO[3]
                         net (fo=1, routed)           0.000    64.797    calculator/stack_num_reg_0_31_9_9_i_4_n_0
    SLICE_X48Y139        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.954 r  calculator/stack_num_reg_0_31_10_10_i_3/CO[1]
                         net (fo=36, routed)          0.711    65.666    calculator/stack_num_reg_0_31_10_10_i_3_n_2
    SLICE_X49Y136        LUT3 (Prop_lut3_I0_O)        0.329    65.995 r  calculator/stack_num_reg_0_31_1_1_i_44/O
                         net (fo=1, routed)           0.000    65.995    calculator/stack_num_reg_0_31_1_1_i_44_n_0
    SLICE_X49Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.545 r  calculator/stack_num_reg_0_31_1_1_i_37/CO[3]
                         net (fo=1, routed)           0.000    66.545    calculator/stack_num_reg_0_31_1_1_i_37_n_0
    SLICE_X49Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.659 r  calculator/stack_num_reg_0_31_2_2_i_32/CO[3]
                         net (fo=1, routed)           0.000    66.659    calculator/stack_num_reg_0_31_2_2_i_32_n_0
    SLICE_X49Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.773 r  calculator/stack_num_reg_0_31_3_3_i_27/CO[3]
                         net (fo=1, routed)           0.000    66.773    calculator/stack_num_reg_0_31_3_3_i_27_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.887 r  calculator/stack_num_reg_0_31_4_4_i_27/CO[3]
                         net (fo=1, routed)           0.000    66.887    calculator/stack_num_reg_0_31_4_4_i_27_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.001 r  calculator/stack_num_reg_0_31_5_5_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.001    calculator/stack_num_reg_0_31_5_5_i_17_n_0
    SLICE_X49Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.115 r  calculator/stack_num_reg_0_31_6_6_i_12/CO[3]
                         net (fo=1, routed)           0.000    67.115    calculator/stack_num_reg_0_31_6_6_i_12_n_0
    SLICE_X49Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.229 r  calculator/stack_num_reg_0_31_7_7_i_7/CO[3]
                         net (fo=1, routed)           0.000    67.229    calculator/stack_num_reg_0_31_7_7_i_7_n_0
    SLICE_X49Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.343 r  calculator/stack_num_reg_0_31_8_8_i_9/CO[3]
                         net (fo=1, routed)           0.000    67.343    calculator/stack_num_reg_0_31_8_8_i_9_n_0
    SLICE_X49Y144        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.500 r  calculator/stack_num_reg_0_31_9_9_i_3/CO[1]
                         net (fo=36, routed)          0.783    68.282    calculator/stack_num_reg_0_31_9_9_i_3_n_2
    SLICE_X47Y142        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    69.067 r  calculator/stack_num_reg_0_31_0_0_i_196/CO[3]
                         net (fo=1, routed)           0.000    69.067    calculator/stack_num_reg_0_31_0_0_i_196_n_0
    SLICE_X47Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.181 r  calculator/stack_num_reg_0_31_1_1_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.181    calculator/stack_num_reg_0_31_1_1_i_32_n_0
    SLICE_X47Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.295 r  calculator/stack_num_reg_0_31_2_2_i_27/CO[3]
                         net (fo=1, routed)           0.000    69.295    calculator/stack_num_reg_0_31_2_2_i_27_n_0
    SLICE_X47Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.409 r  calculator/stack_num_reg_0_31_3_3_i_22/CO[3]
                         net (fo=1, routed)           0.000    69.409    calculator/stack_num_reg_0_31_3_3_i_22_n_0
    SLICE_X47Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.523 r  calculator/stack_num_reg_0_31_4_4_i_22/CO[3]
                         net (fo=1, routed)           0.000    69.523    calculator/stack_num_reg_0_31_4_4_i_22_n_0
    SLICE_X47Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.637 r  calculator/stack_num_reg_0_31_5_5_i_12/CO[3]
                         net (fo=1, routed)           0.000    69.637    calculator/stack_num_reg_0_31_5_5_i_12_n_0
    SLICE_X47Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.751 r  calculator/stack_num_reg_0_31_6_6_i_7/CO[3]
                         net (fo=1, routed)           0.000    69.751    calculator/stack_num_reg_0_31_6_6_i_7_n_0
    SLICE_X47Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.865 r  calculator/stack_num_reg_0_31_7_7_i_4/CO[3]
                         net (fo=1, routed)           0.001    69.866    calculator/stack_num_reg_0_31_7_7_i_4_n_0
    SLICE_X47Y150        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.023 r  calculator/stack_num_reg_0_31_8_8_i_4/CO[1]
                         net (fo=36, routed)          0.737    70.760    calculator/stack_num_reg_0_31_8_8_i_4_n_2
    SLICE_X48Y148        LUT3 (Prop_lut3_I0_O)        0.329    71.089 r  calculator/stack_num_reg_0_31_0_0_i_224/O
                         net (fo=1, routed)           0.000    71.089    calculator/stack_num_reg_0_31_0_0_i_224_n_0
    SLICE_X48Y148        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.639 r  calculator/stack_num_reg_0_31_0_0_i_191/CO[3]
                         net (fo=1, routed)           0.000    71.639    calculator/stack_num_reg_0_31_0_0_i_191_n_0
    SLICE_X48Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.753 r  calculator/stack_num_reg_0_31_0_0_i_155/CO[3]
                         net (fo=1, routed)           0.001    71.754    calculator/stack_num_reg_0_31_0_0_i_155_n_0
    SLICE_X48Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.868 r  calculator/stack_num_reg_0_31_1_1_i_27/CO[3]
                         net (fo=1, routed)           0.000    71.868    calculator/stack_num_reg_0_31_1_1_i_27_n_0
    SLICE_X48Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.982 r  calculator/stack_num_reg_0_31_2_2_i_22/CO[3]
                         net (fo=1, routed)           0.000    71.982    calculator/stack_num_reg_0_31_2_2_i_22_n_0
    SLICE_X48Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.096 r  calculator/stack_num_reg_0_31_3_3_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.096    calculator/stack_num_reg_0_31_3_3_i_17_n_0
    SLICE_X48Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.210 r  calculator/stack_num_reg_0_31_4_4_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.210    calculator/stack_num_reg_0_31_4_4_i_17_n_0
    SLICE_X48Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.324 r  calculator/stack_num_reg_0_31_5_5_i_7/CO[3]
                         net (fo=1, routed)           0.000    72.324    calculator/stack_num_reg_0_31_5_5_i_7_n_0
    SLICE_X48Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.438 r  calculator/stack_num_reg_0_31_6_6_i_4/CO[3]
                         net (fo=1, routed)           0.000    72.438    calculator/stack_num_reg_0_31_6_6_i_4_n_0
    SLICE_X48Y156        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.595 r  calculator/stack_num_reg_0_31_7_7_i_3/CO[1]
                         net (fo=36, routed)          0.592    73.186    calculator/stack_num_reg_0_31_7_7_i_3_n_2
    SLICE_X49Y154        LUT3 (Prop_lut3_I0_O)        0.329    73.515 r  calculator/stack_num_reg_0_31_0_0_i_221/O
                         net (fo=1, routed)           0.000    73.515    calculator/stack_num_reg_0_31_0_0_i_221_n_0
    SLICE_X49Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.065 r  calculator/stack_num_reg_0_31_0_0_i_186/CO[3]
                         net (fo=1, routed)           0.000    74.065    calculator/stack_num_reg_0_31_0_0_i_186_n_0
    SLICE_X49Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.179 r  calculator/stack_num_reg_0_31_0_0_i_150/CO[3]
                         net (fo=1, routed)           0.000    74.179    calculator/stack_num_reg_0_31_0_0_i_150_n_0
    SLICE_X49Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.293 r  calculator/stack_num_reg_0_31_0_0_i_119/CO[3]
                         net (fo=1, routed)           0.000    74.293    calculator/stack_num_reg_0_31_0_0_i_119_n_0
    SLICE_X49Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.407 r  calculator/stack_num_reg_0_31_1_1_i_22/CO[3]
                         net (fo=1, routed)           0.000    74.407    calculator/stack_num_reg_0_31_1_1_i_22_n_0
    SLICE_X49Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.521 r  calculator/stack_num_reg_0_31_2_2_i_17/CO[3]
                         net (fo=1, routed)           0.000    74.521    calculator/stack_num_reg_0_31_2_2_i_17_n_0
    SLICE_X49Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.635 r  calculator/stack_num_reg_0_31_3_3_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.635    calculator/stack_num_reg_0_31_3_3_i_12_n_0
    SLICE_X49Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.749 r  calculator/stack_num_reg_0_31_4_4_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.749    calculator/stack_num_reg_0_31_4_4_i_12_n_0
    SLICE_X49Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.863 r  calculator/stack_num_reg_0_31_5_5_i_4/CO[3]
                         net (fo=1, routed)           0.000    74.863    calculator/stack_num_reg_0_31_5_5_i_4_n_0
    SLICE_X49Y162        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.020 r  calculator/stack_num_reg_0_31_6_6_i_3/CO[1]
                         net (fo=36, routed)          1.000    76.020    calculator/stack_num_reg_0_31_6_6_i_3_n_2
    SLICE_X48Y157        LUT3 (Prop_lut3_I0_O)        0.329    76.349 r  calculator/stack_num_reg_0_31_0_0_i_218/O
                         net (fo=1, routed)           0.000    76.349    calculator/stack_num_reg_0_31_0_0_i_218_n_0
    SLICE_X48Y157        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.899 r  calculator/stack_num_reg_0_31_0_0_i_181/CO[3]
                         net (fo=1, routed)           0.000    76.899    calculator/stack_num_reg_0_31_0_0_i_181_n_0
    SLICE_X48Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.013 r  calculator/stack_num_reg_0_31_0_0_i_145/CO[3]
                         net (fo=1, routed)           0.000    77.013    calculator/stack_num_reg_0_31_0_0_i_145_n_0
    SLICE_X48Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.127 r  calculator/stack_num_reg_0_31_0_0_i_114/CO[3]
                         net (fo=1, routed)           0.000    77.127    calculator/stack_num_reg_0_31_0_0_i_114_n_0
    SLICE_X48Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.241 r  calculator/stack_num_reg_0_31_0_0_i_88/CO[3]
                         net (fo=1, routed)           0.000    77.241    calculator/stack_num_reg_0_31_0_0_i_88_n_0
    SLICE_X48Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.355 r  calculator/stack_num_reg_0_31_1_1_i_17/CO[3]
                         net (fo=1, routed)           0.000    77.355    calculator/stack_num_reg_0_31_1_1_i_17_n_0
    SLICE_X48Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.469 r  calculator/stack_num_reg_0_31_2_2_i_12/CO[3]
                         net (fo=1, routed)           0.000    77.469    calculator/stack_num_reg_0_31_2_2_i_12_n_0
    SLICE_X48Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.583 r  calculator/stack_num_reg_0_31_3_3_i_7/CO[3]
                         net (fo=1, routed)           0.000    77.583    calculator/stack_num_reg_0_31_3_3_i_7_n_0
    SLICE_X48Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.697 r  calculator/stack_num_reg_0_31_4_4_i_9/CO[3]
                         net (fo=1, routed)           0.000    77.697    calculator/stack_num_reg_0_31_4_4_i_9_n_0
    SLICE_X48Y165        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.854 r  calculator/stack_num_reg_0_31_5_5_i_3/CO[1]
                         net (fo=36, routed)          0.835    78.689    calculator/stack_num_reg_0_31_5_5_i_3_n_2
    SLICE_X50Y162        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    79.489 r  calculator/stack_num_reg_0_31_0_0_i_176/CO[3]
                         net (fo=1, routed)           0.000    79.489    calculator/stack_num_reg_0_31_0_0_i_176_n_0
    SLICE_X50Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.606 r  calculator/stack_num_reg_0_31_0_0_i_140/CO[3]
                         net (fo=1, routed)           0.000    79.606    calculator/stack_num_reg_0_31_0_0_i_140_n_0
    SLICE_X50Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.723 r  calculator/stack_num_reg_0_31_0_0_i_109/CO[3]
                         net (fo=1, routed)           0.000    79.723    calculator/stack_num_reg_0_31_0_0_i_109_n_0
    SLICE_X50Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.840 r  calculator/stack_num_reg_0_31_0_0_i_83/CO[3]
                         net (fo=1, routed)           0.000    79.840    calculator/stack_num_reg_0_31_0_0_i_83_n_0
    SLICE_X50Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.957 r  calculator/stack_num_reg_0_31_0_0_i_62/CO[3]
                         net (fo=1, routed)           0.000    79.957    calculator/stack_num_reg_0_31_0_0_i_62_n_0
    SLICE_X50Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.074 r  calculator/stack_num_reg_0_31_1_1_i_12/CO[3]
                         net (fo=1, routed)           0.000    80.074    calculator/stack_num_reg_0_31_1_1_i_12_n_0
    SLICE_X50Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.191 r  calculator/stack_num_reg_0_31_2_2_i_7/CO[3]
                         net (fo=1, routed)           0.000    80.191    calculator/stack_num_reg_0_31_2_2_i_7_n_0
    SLICE_X50Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.308 r  calculator/stack_num_reg_0_31_3_3_i_4/CO[3]
                         net (fo=1, routed)           0.000    80.308    calculator/stack_num_reg_0_31_3_3_i_4_n_0
    SLICE_X50Y170        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.465 r  calculator/stack_num_reg_0_31_4_4_i_4/CO[1]
                         net (fo=36, routed)          0.760    81.225    calculator/stack_num_reg_0_31_4_4_i_4_n_2
    SLICE_X47Y167        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    82.013 r  calculator/stack_num_reg_0_31_0_0_i_171/CO[3]
                         net (fo=1, routed)           0.000    82.013    calculator/stack_num_reg_0_31_0_0_i_171_n_0
    SLICE_X47Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.127 r  calculator/stack_num_reg_0_31_0_0_i_135/CO[3]
                         net (fo=1, routed)           0.000    82.127    calculator/stack_num_reg_0_31_0_0_i_135_n_0
    SLICE_X47Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.241 r  calculator/stack_num_reg_0_31_0_0_i_104/CO[3]
                         net (fo=1, routed)           0.000    82.241    calculator/stack_num_reg_0_31_0_0_i_104_n_0
    SLICE_X47Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.355 r  calculator/stack_num_reg_0_31_0_0_i_78/CO[3]
                         net (fo=1, routed)           0.000    82.355    calculator/stack_num_reg_0_31_0_0_i_78_n_0
    SLICE_X47Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.469 r  calculator/stack_num_reg_0_31_0_0_i_57/CO[3]
                         net (fo=1, routed)           0.000    82.469    calculator/stack_num_reg_0_31_0_0_i_57_n_0
    SLICE_X47Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.583 r  calculator/stack_num_reg_0_31_0_0_i_41/CO[3]
                         net (fo=1, routed)           0.000    82.583    calculator/stack_num_reg_0_31_0_0_i_41_n_0
    SLICE_X47Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.697 r  calculator/stack_num_reg_0_31_1_1_i_7/CO[3]
                         net (fo=1, routed)           0.000    82.697    calculator/stack_num_reg_0_31_1_1_i_7_n_0
    SLICE_X47Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.811 r  calculator/stack_num_reg_0_31_2_2_i_4/CO[3]
                         net (fo=1, routed)           0.009    82.820    calculator/stack_num_reg_0_31_2_2_i_4_n_0
    SLICE_X47Y175        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.977 r  calculator/stack_num_reg_0_31_3_3_i_3/CO[1]
                         net (fo=36, routed)          0.866    83.842    calculator/stack_num_reg_0_31_3_3_i_3_n_2
    SLICE_X51Y169        LUT3 (Prop_lut3_I0_O)        0.329    84.171 r  calculator/stack_num_reg_0_31_0_0_i_209/O
                         net (fo=1, routed)           0.000    84.171    calculator/stack_num_reg_0_31_0_0_i_209_n_0
    SLICE_X51Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.721 r  calculator/stack_num_reg_0_31_0_0_i_166/CO[3]
                         net (fo=1, routed)           0.000    84.721    calculator/stack_num_reg_0_31_0_0_i_166_n_0
    SLICE_X51Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.835 r  calculator/stack_num_reg_0_31_0_0_i_130/CO[3]
                         net (fo=1, routed)           0.000    84.835    calculator/stack_num_reg_0_31_0_0_i_130_n_0
    SLICE_X51Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.949 r  calculator/stack_num_reg_0_31_0_0_i_99/CO[3]
                         net (fo=1, routed)           0.000    84.949    calculator/stack_num_reg_0_31_0_0_i_99_n_0
    SLICE_X51Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.063 r  calculator/stack_num_reg_0_31_0_0_i_73/CO[3]
                         net (fo=1, routed)           0.000    85.063    calculator/stack_num_reg_0_31_0_0_i_73_n_0
    SLICE_X51Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.177 r  calculator/stack_num_reg_0_31_0_0_i_52/CO[3]
                         net (fo=1, routed)           0.000    85.177    calculator/stack_num_reg_0_31_0_0_i_52_n_0
    SLICE_X51Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.291 r  calculator/stack_num_reg_0_31_0_0_i_36/CO[3]
                         net (fo=1, routed)           0.009    85.300    calculator/stack_num_reg_0_31_0_0_i_36_n_0
    SLICE_X51Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.414 r  calculator/stack_num_reg_0_31_0_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    85.414    calculator/stack_num_reg_0_31_0_0_i_25_n_0
    SLICE_X51Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.528 r  calculator/stack_num_reg_0_31_1_1_i_4/CO[3]
                         net (fo=1, routed)           0.000    85.528    calculator/stack_num_reg_0_31_1_1_i_4_n_0
    SLICE_X51Y177        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.685 r  calculator/stack_num_reg_0_31_2_2_i_3/CO[1]
                         net (fo=36, routed)          0.898    86.583    calculator/stack_num_reg_0_31_2_2_i_3_n_2
    SLICE_X46Y172        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    87.383 r  calculator/stack_num_reg_0_31_0_0_i_161/CO[3]
                         net (fo=1, routed)           0.000    87.383    calculator/stack_num_reg_0_31_0_0_i_161_n_0
    SLICE_X46Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.500 r  calculator/stack_num_reg_0_31_0_0_i_125/CO[3]
                         net (fo=1, routed)           0.000    87.500    calculator/stack_num_reg_0_31_0_0_i_125_n_0
    SLICE_X46Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.617 r  calculator/stack_num_reg_0_31_0_0_i_94/CO[3]
                         net (fo=1, routed)           0.009    87.626    calculator/stack_num_reg_0_31_0_0_i_94_n_0
    SLICE_X46Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.743 r  calculator/stack_num_reg_0_31_0_0_i_68/CO[3]
                         net (fo=1, routed)           0.000    87.743    calculator/stack_num_reg_0_31_0_0_i_68_n_0
    SLICE_X46Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.860 r  calculator/stack_num_reg_0_31_0_0_i_47/CO[3]
                         net (fo=1, routed)           0.000    87.860    calculator/stack_num_reg_0_31_0_0_i_47_n_0
    SLICE_X46Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.977 r  calculator/stack_num_reg_0_31_0_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    87.977    calculator/stack_num_reg_0_31_0_0_i_31_n_0
    SLICE_X46Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.094 r  calculator/stack_num_reg_0_31_0_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.094    calculator/stack_num_reg_0_31_0_0_i_20_n_0
    SLICE_X46Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.211 r  calculator/stack_num_reg_0_31_0_0_i_16/CO[3]
                         net (fo=1, routed)           0.000    88.211    calculator/stack_num_reg_0_31_0_0_i_16_n_0
    SLICE_X46Y180        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.368 r  calculator/stack_num_reg_0_31_1_1_i_3/CO[1]
                         net (fo=36, routed)          0.978    89.346    calculator/stack_num_reg_0_31_1_1_i_3_n_2
    SLICE_X48Y176        LUT3 (Prop_lut3_I0_O)        0.332    89.678 r  calculator/stack_num_reg_0_31_0_0_i_164/O
                         net (fo=1, routed)           0.000    89.678    calculator/stack_num_reg_0_31_0_0_i_164_n_0
    SLICE_X48Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.228 r  calculator/stack_num_reg_0_31_0_0_i_124/CO[3]
                         net (fo=1, routed)           0.000    90.228    calculator/stack_num_reg_0_31_0_0_i_124_n_0
    SLICE_X48Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.342 r  calculator/stack_num_reg_0_31_0_0_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.342    calculator/stack_num_reg_0_31_0_0_i_93_n_0
    SLICE_X48Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.456 r  calculator/stack_num_reg_0_31_0_0_i_67/CO[3]
                         net (fo=1, routed)           0.000    90.456    calculator/stack_num_reg_0_31_0_0_i_67_n_0
    SLICE_X48Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.570 r  calculator/stack_num_reg_0_31_0_0_i_46/CO[3]
                         net (fo=1, routed)           0.000    90.570    calculator/stack_num_reg_0_31_0_0_i_46_n_0
    SLICE_X48Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.684 r  calculator/stack_num_reg_0_31_0_0_i_30/CO[3]
                         net (fo=1, routed)           0.000    90.684    calculator/stack_num_reg_0_31_0_0_i_30_n_0
    SLICE_X48Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.798 r  calculator/stack_num_reg_0_31_0_0_i_19/CO[3]
                         net (fo=1, routed)           0.000    90.798    calculator/stack_num_reg_0_31_0_0_i_19_n_0
    SLICE_X48Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.912 r  calculator/stack_num_reg_0_31_0_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    90.912    calculator/stack_num_reg_0_31_0_0_i_15_n_0
    SLICE_X48Y183        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.069 r  calculator/stack_num_reg_0_31_0_0_i_6/CO[1]
                         net (fo=1, routed)           0.510    91.579    calculator/stack_num_reg_0_31_0_0_i_6_n_2
    SLICE_X49Y177        LUT5 (Prop_lut5_I4_O)        0.329    91.908 r  calculator/stack_num_reg_0_31_0_0_i_1/O
                         net (fo=2, routed)           0.723    92.631    calculator/stack_num_reg_0_31_0_0/D
    SLICE_X46Y169        RAMD32                                       r  calculator/stack_num_reg_0_31_0_0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    B8                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464    11.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.660    15.413    calculator/stack_num_reg_0_31_0_0/WCLK
    SLICE_X46Y169        RAMD32                                       r  calculator/stack_num_reg_0_31_0_0/SP/CLK
                         clock pessimism              0.195    15.608    
                         clock uncertainty           -0.035    15.573    
    SLICE_X46Y169        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.208    15.365    calculator/stack_num_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                         15.365    
                         arrival time                         -92.631    
  -------------------------------------------------------------------
                         slack                                -77.266    

Slack (VIOLATED) :        -74.919ns  (required time - arrival time)
  Source:                 calculator/a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calculator/stack_num_reg_0_31_1_1/SP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        84.694ns  (logic 56.441ns (66.641%)  route 28.253ns (33.359%))
  Logic Levels:           300  (CARRY4=276 LUT2=1 LUT3=22 LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.422ns = ( 15.422 - 10.000 ) 
    Source Clock Delay      (SCD):    5.578ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.630     5.578    calculator/clk_IBUF_BUFG
    SLICE_X47Y62         FDRE                                         r  calculator/a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDRE (Prop_fdre_C_Q)         0.456     6.034 r  calculator/a_reg[0]/Q
                         net (fo=13, routed)          0.503     6.537    calculator/a[0]
    SLICE_X46Y62         LUT2 (Prop_lut2_I0_O)        0.124     6.661 r  calculator/stack_num_reg_0_31_23_23_i_45/O
                         net (fo=1, routed)           0.000     6.661    calculator/stack_num_reg_0_31_23_23_i_45_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.174 r  calculator/stack_num_reg_0_31_23_23_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.174    calculator/stack_num_reg_0_31_23_23_i_37_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.291 r  calculator/stack_num_reg_0_31_24_24_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.291    calculator/stack_num_reg_0_31_24_24_i_42_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.408 r  calculator/stack_num_reg_0_31_25_25_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.408    calculator/stack_num_reg_0_31_25_25_i_27_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.525 r  calculator/stack_num_reg_0_31_26_26_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.525    calculator/stack_num_reg_0_31_26_26_i_22_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.642 r  calculator/stack_num_reg_0_31_27_27_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.642    calculator/stack_num_reg_0_31_27_27_i_17_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.759 r  calculator/stack_num_reg_0_31_28_28_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.759    calculator/stack_num_reg_0_31_28_28_i_22_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.876 r  calculator/stack_num_reg_0_31_29_29_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.876    calculator/stack_num_reg_0_31_29_29_i_7_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.993 r  calculator/stack_num_reg_0_31_30_30_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.993    calculator/stack_num_reg_0_31_30_30_i_4_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.247 r  calculator/stack_num_reg_0_31_31_31_i_3/CO[0]
                         net (fo=36, routed)          0.973     9.220    calculator/stack_num_reg_0_31_31_31_i_3_n_3
    SLICE_X45Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    10.043 r  calculator/stack_num_reg_0_31_22_22_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.043    calculator/stack_num_reg_0_31_22_22_i_37_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.157 r  calculator/stack_num_reg_0_31_23_23_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.157    calculator/stack_num_reg_0_31_23_23_i_32_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.271 r  calculator/stack_num_reg_0_31_24_24_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.271    calculator/stack_num_reg_0_31_24_24_i_37_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.385 r  calculator/stack_num_reg_0_31_25_25_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.385    calculator/stack_num_reg_0_31_25_25_i_22_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.499 r  calculator/stack_num_reg_0_31_26_26_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.499    calculator/stack_num_reg_0_31_26_26_i_17_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.613 r  calculator/stack_num_reg_0_31_27_27_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.613    calculator/stack_num_reg_0_31_27_27_i_12_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.727 r  calculator/stack_num_reg_0_31_28_28_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.727    calculator/stack_num_reg_0_31_28_28_i_17_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.841 r  calculator/stack_num_reg_0_31_29_29_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.841    calculator/stack_num_reg_0_31_29_29_i_4_n_0
    SLICE_X45Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.998 r  calculator/stack_num_reg_0_31_30_30_i_3/CO[1]
                         net (fo=36, routed)          0.933    11.932    calculator/stack_num_reg_0_31_30_30_i_3_n_2
    SLICE_X44Y61         LUT3 (Prop_lut3_I0_O)        0.329    12.261 r  calculator/stack_num_reg_0_31_21_21_i_44/O
                         net (fo=1, routed)           0.000    12.261    calculator/stack_num_reg_0_31_21_21_i_44_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.811 r  calculator/stack_num_reg_0_31_21_21_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.811    calculator/stack_num_reg_0_31_21_21_i_37_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.925 r  calculator/stack_num_reg_0_31_22_22_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.925    calculator/stack_num_reg_0_31_22_22_i_32_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.039 r  calculator/stack_num_reg_0_31_23_23_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.039    calculator/stack_num_reg_0_31_23_23_i_27_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.153 r  calculator/stack_num_reg_0_31_24_24_i_32/CO[3]
                         net (fo=1, routed)           0.000    13.153    calculator/stack_num_reg_0_31_24_24_i_32_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.267 r  calculator/stack_num_reg_0_31_25_25_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.267    calculator/stack_num_reg_0_31_25_25_i_17_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.381 r  calculator/stack_num_reg_0_31_26_26_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.381    calculator/stack_num_reg_0_31_26_26_i_12_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.495 r  calculator/stack_num_reg_0_31_27_27_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.495    calculator/stack_num_reg_0_31_27_27_i_7_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.609 r  calculator/stack_num_reg_0_31_28_28_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.609    calculator/stack_num_reg_0_31_28_28_i_10_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.766 r  calculator/stack_num_reg_0_31_29_29_i_3/CO[1]
                         net (fo=36, routed)          0.932    14.698    calculator/stack_num_reg_0_31_29_29_i_3_n_2
    SLICE_X43Y64         LUT3 (Prop_lut3_I0_O)        0.329    15.027 r  calculator/stack_num_reg_0_31_21_21_i_40/O
                         net (fo=1, routed)           0.000    15.027    calculator/stack_num_reg_0_31_21_21_i_40_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.577 r  calculator/stack_num_reg_0_31_21_21_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.577    calculator/stack_num_reg_0_31_21_21_i_32_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.691 r  calculator/stack_num_reg_0_31_22_22_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.691    calculator/stack_num_reg_0_31_22_22_i_27_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.805 r  calculator/stack_num_reg_0_31_23_23_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.805    calculator/stack_num_reg_0_31_23_23_i_22_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.919 r  calculator/stack_num_reg_0_31_24_24_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.919    calculator/stack_num_reg_0_31_24_24_i_27_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.033 r  calculator/stack_num_reg_0_31_25_25_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.033    calculator/stack_num_reg_0_31_25_25_i_12_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.147 r  calculator/stack_num_reg_0_31_26_26_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.147    calculator/stack_num_reg_0_31_26_26_i_7_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.261 r  calculator/stack_num_reg_0_31_27_27_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.261    calculator/stack_num_reg_0_31_27_27_i_4_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.418 r  calculator/stack_num_reg_0_31_28_28_i_4/CO[1]
                         net (fo=36, routed)          1.173    17.591    calculator/stack_num_reg_0_31_28_28_i_4_n_2
    SLICE_X48Y63         LUT3 (Prop_lut3_I0_O)        0.329    17.920 r  calculator/stack_num_reg_0_31_19_19_i_43/O
                         net (fo=1, routed)           0.000    17.920    calculator/stack_num_reg_0_31_19_19_i_43_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.318 r  calculator/stack_num_reg_0_31_19_19_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.318    calculator/stack_num_reg_0_31_19_19_i_37_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.432 r  calculator/stack_num_reg_0_31_20_20_i_42/CO[3]
                         net (fo=1, routed)           0.000    18.432    calculator/stack_num_reg_0_31_20_20_i_42_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.546 r  calculator/stack_num_reg_0_31_21_21_i_27/CO[3]
                         net (fo=1, routed)           0.000    18.546    calculator/stack_num_reg_0_31_21_21_i_27_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.660 r  calculator/stack_num_reg_0_31_22_22_i_22/CO[3]
                         net (fo=1, routed)           0.000    18.660    calculator/stack_num_reg_0_31_22_22_i_22_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.774 r  calculator/stack_num_reg_0_31_23_23_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.774    calculator/stack_num_reg_0_31_23_23_i_17_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.888 r  calculator/stack_num_reg_0_31_24_24_i_22/CO[3]
                         net (fo=1, routed)           0.000    18.888    calculator/stack_num_reg_0_31_24_24_i_22_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.002 r  calculator/stack_num_reg_0_31_25_25_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.002    calculator/stack_num_reg_0_31_25_25_i_7_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.116 r  calculator/stack_num_reg_0_31_26_26_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.116    calculator/stack_num_reg_0_31_26_26_i_4_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.273 r  calculator/stack_num_reg_0_31_27_27_i_3/CO[1]
                         net (fo=36, routed)          0.924    20.197    calculator/stack_num_reg_0_31_27_27_i_3_n_2
    SLICE_X49Y64         LUT3 (Prop_lut3_I0_O)        0.329    20.526 r  calculator/stack_num_reg_0_31_18_18_i_44/O
                         net (fo=1, routed)           0.000    20.526    calculator/stack_num_reg_0_31_18_18_i_44_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.076 r  calculator/stack_num_reg_0_31_18_18_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.076    calculator/stack_num_reg_0_31_18_18_i_37_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.190 r  calculator/stack_num_reg_0_31_19_19_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.190    calculator/stack_num_reg_0_31_19_19_i_32_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.304 r  calculator/stack_num_reg_0_31_20_20_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.304    calculator/stack_num_reg_0_31_20_20_i_37_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.418 r  calculator/stack_num_reg_0_31_21_21_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.418    calculator/stack_num_reg_0_31_21_21_i_22_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.532 r  calculator/stack_num_reg_0_31_22_22_i_17/CO[3]
                         net (fo=1, routed)           0.000    21.532    calculator/stack_num_reg_0_31_22_22_i_17_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.646 r  calculator/stack_num_reg_0_31_23_23_i_12/CO[3]
                         net (fo=1, routed)           0.000    21.646    calculator/stack_num_reg_0_31_23_23_i_12_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.760 r  calculator/stack_num_reg_0_31_24_24_i_17/CO[3]
                         net (fo=1, routed)           0.000    21.760    calculator/stack_num_reg_0_31_24_24_i_17_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.874 r  calculator/stack_num_reg_0_31_25_25_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.874    calculator/stack_num_reg_0_31_25_25_i_4_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.031 r  calculator/stack_num_reg_0_31_26_26_i_3/CO[1]
                         net (fo=36, routed)          0.996    23.027    calculator/stack_num_reg_0_31_26_26_i_3_n_2
    SLICE_X50Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    23.827 r  calculator/stack_num_reg_0_31_17_17_i_37/CO[3]
                         net (fo=1, routed)           0.000    23.827    calculator/stack_num_reg_0_31_17_17_i_37_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.944 r  calculator/stack_num_reg_0_31_18_18_i_32/CO[3]
                         net (fo=1, routed)           0.000    23.944    calculator/stack_num_reg_0_31_18_18_i_32_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.061 r  calculator/stack_num_reg_0_31_19_19_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.061    calculator/stack_num_reg_0_31_19_19_i_27_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.178 r  calculator/stack_num_reg_0_31_20_20_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.178    calculator/stack_num_reg_0_31_20_20_i_32_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.295 r  calculator/stack_num_reg_0_31_21_21_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.295    calculator/stack_num_reg_0_31_21_21_i_17_n_0
    SLICE_X50Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.412 r  calculator/stack_num_reg_0_31_22_22_i_12/CO[3]
                         net (fo=1, routed)           0.000    24.412    calculator/stack_num_reg_0_31_22_22_i_12_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.529 r  calculator/stack_num_reg_0_31_23_23_i_7/CO[3]
                         net (fo=1, routed)           0.000    24.529    calculator/stack_num_reg_0_31_23_23_i_7_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.646 r  calculator/stack_num_reg_0_31_24_24_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.646    calculator/stack_num_reg_0_31_24_24_i_10_n_0
    SLICE_X50Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.803 r  calculator/stack_num_reg_0_31_25_25_i_3/CO[1]
                         net (fo=36, routed)          1.016    25.820    calculator/stack_num_reg_0_31_25_25_i_3_n_2
    SLICE_X47Y64         LUT3 (Prop_lut3_I0_O)        0.332    26.152 r  calculator/stack_num_reg_0_31_16_16_i_53/O
                         net (fo=1, routed)           0.000    26.152    calculator/stack_num_reg_0_31_16_16_i_53_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.702 r  calculator/stack_num_reg_0_31_16_16_i_46/CO[3]
                         net (fo=1, routed)           0.000    26.702    calculator/stack_num_reg_0_31_16_16_i_46_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.816 r  calculator/stack_num_reg_0_31_17_17_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.816    calculator/stack_num_reg_0_31_17_17_i_32_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.930 r  calculator/stack_num_reg_0_31_18_18_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.930    calculator/stack_num_reg_0_31_18_18_i_27_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.044 r  calculator/stack_num_reg_0_31_19_19_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.044    calculator/stack_num_reg_0_31_19_19_i_22_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.158 r  calculator/stack_num_reg_0_31_20_20_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.158    calculator/stack_num_reg_0_31_20_20_i_27_n_0
    SLICE_X47Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.272 r  calculator/stack_num_reg_0_31_21_21_i_12/CO[3]
                         net (fo=1, routed)           0.000    27.272    calculator/stack_num_reg_0_31_21_21_i_12_n_0
    SLICE_X47Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.386 r  calculator/stack_num_reg_0_31_22_22_i_7/CO[3]
                         net (fo=1, routed)           0.000    27.386    calculator/stack_num_reg_0_31_22_22_i_7_n_0
    SLICE_X47Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.500 r  calculator/stack_num_reg_0_31_23_23_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.500    calculator/stack_num_reg_0_31_23_23_i_4_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.657 r  calculator/stack_num_reg_0_31_24_24_i_4/CO[1]
                         net (fo=36, routed)          0.962    28.619    calculator/stack_num_reg_0_31_24_24_i_4_n_2
    SLICE_X41Y63         LUT3 (Prop_lut3_I0_O)        0.329    28.948 r  calculator/stack_num_reg_0_31_15_15_i_44/O
                         net (fo=1, routed)           0.000    28.948    calculator/stack_num_reg_0_31_15_15_i_44_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.498 r  calculator/stack_num_reg_0_31_15_15_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.498    calculator/stack_num_reg_0_31_15_15_i_37_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.612 r  calculator/stack_num_reg_0_31_16_16_i_41/CO[3]
                         net (fo=1, routed)           0.000    29.612    calculator/stack_num_reg_0_31_16_16_i_41_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.726 r  calculator/stack_num_reg_0_31_17_17_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.726    calculator/stack_num_reg_0_31_17_17_i_27_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.840 r  calculator/stack_num_reg_0_31_18_18_i_22/CO[3]
                         net (fo=1, routed)           0.000    29.840    calculator/stack_num_reg_0_31_18_18_i_22_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.954 r  calculator/stack_num_reg_0_31_19_19_i_17/CO[3]
                         net (fo=1, routed)           0.000    29.954    calculator/stack_num_reg_0_31_19_19_i_17_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.068 r  calculator/stack_num_reg_0_31_20_20_i_22/CO[3]
                         net (fo=1, routed)           0.000    30.068    calculator/stack_num_reg_0_31_20_20_i_22_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.182 r  calculator/stack_num_reg_0_31_21_21_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.182    calculator/stack_num_reg_0_31_21_21_i_7_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.296 r  calculator/stack_num_reg_0_31_22_22_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.296    calculator/stack_num_reg_0_31_22_22_i_4_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.453 r  calculator/stack_num_reg_0_31_23_23_i_3/CO[1]
                         net (fo=36, routed)          0.913    31.365    calculator/stack_num_reg_0_31_23_23_i_3_n_2
    SLICE_X40Y63         LUT3 (Prop_lut3_I0_O)        0.329    31.694 r  calculator/stack_num_reg_0_31_14_14_i_44/O
                         net (fo=1, routed)           0.000    31.694    calculator/stack_num_reg_0_31_14_14_i_44_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.244 r  calculator/stack_num_reg_0_31_14_14_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.244    calculator/stack_num_reg_0_31_14_14_i_37_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.358 r  calculator/stack_num_reg_0_31_15_15_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.358    calculator/stack_num_reg_0_31_15_15_i_32_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.472 r  calculator/stack_num_reg_0_31_16_16_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.472    calculator/stack_num_reg_0_31_16_16_i_36_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.586 r  calculator/stack_num_reg_0_31_17_17_i_22/CO[3]
                         net (fo=1, routed)           0.000    32.586    calculator/stack_num_reg_0_31_17_17_i_22_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.700 r  calculator/stack_num_reg_0_31_18_18_i_17/CO[3]
                         net (fo=1, routed)           0.000    32.700    calculator/stack_num_reg_0_31_18_18_i_17_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.814 r  calculator/stack_num_reg_0_31_19_19_i_12/CO[3]
                         net (fo=1, routed)           0.000    32.814    calculator/stack_num_reg_0_31_19_19_i_12_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.928 r  calculator/stack_num_reg_0_31_20_20_i_17/CO[3]
                         net (fo=1, routed)           0.000    32.928    calculator/stack_num_reg_0_31_20_20_i_17_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.042 r  calculator/stack_num_reg_0_31_21_21_i_4/CO[3]
                         net (fo=1, routed)           0.000    33.042    calculator/stack_num_reg_0_31_21_21_i_4_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.199 r  calculator/stack_num_reg_0_31_22_22_i_3/CO[1]
                         net (fo=36, routed)          1.011    34.210    calculator/stack_num_reg_0_31_22_22_i_3_n_2
    SLICE_X38Y63         LUT3 (Prop_lut3_I0_O)        0.329    34.539 r  calculator/stack_num_reg_0_31_13_13_i_44/O
                         net (fo=1, routed)           0.000    34.539    calculator/stack_num_reg_0_31_13_13_i_44_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.072 r  calculator/stack_num_reg_0_31_13_13_i_37/CO[3]
                         net (fo=1, routed)           0.000    35.072    calculator/stack_num_reg_0_31_13_13_i_37_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.189 r  calculator/stack_num_reg_0_31_14_14_i_32/CO[3]
                         net (fo=1, routed)           0.000    35.189    calculator/stack_num_reg_0_31_14_14_i_32_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.306 r  calculator/stack_num_reg_0_31_15_15_i_27/CO[3]
                         net (fo=1, routed)           0.000    35.306    calculator/stack_num_reg_0_31_15_15_i_27_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.423 r  calculator/stack_num_reg_0_31_16_16_i_31/CO[3]
                         net (fo=1, routed)           0.000    35.423    calculator/stack_num_reg_0_31_16_16_i_31_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.540 r  calculator/stack_num_reg_0_31_17_17_i_17/CO[3]
                         net (fo=1, routed)           0.000    35.540    calculator/stack_num_reg_0_31_17_17_i_17_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.657 r  calculator/stack_num_reg_0_31_18_18_i_12/CO[3]
                         net (fo=1, routed)           0.000    35.657    calculator/stack_num_reg_0_31_18_18_i_12_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.774 r  calculator/stack_num_reg_0_31_19_19_i_7/CO[3]
                         net (fo=1, routed)           0.000    35.774    calculator/stack_num_reg_0_31_19_19_i_7_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.891 r  calculator/stack_num_reg_0_31_20_20_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.891    calculator/stack_num_reg_0_31_20_20_i_10_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.048 r  calculator/stack_num_reg_0_31_21_21_i_3/CO[1]
                         net (fo=36, routed)          0.849    36.897    calculator/stack_num_reg_0_31_21_21_i_3_n_2
    SLICE_X45Y72         LUT3 (Prop_lut3_I0_O)        0.332    37.229 r  calculator/stack_num_reg_0_31_13_13_i_41/O
                         net (fo=1, routed)           0.000    37.229    calculator/stack_num_reg_0_31_13_13_i_41_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.761 r  calculator/stack_num_reg_0_31_13_13_i_32/CO[3]
                         net (fo=1, routed)           0.000    37.761    calculator/stack_num_reg_0_31_13_13_i_32_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.875 r  calculator/stack_num_reg_0_31_14_14_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.875    calculator/stack_num_reg_0_31_14_14_i_27_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.989 r  calculator/stack_num_reg_0_31_15_15_i_22/CO[3]
                         net (fo=1, routed)           0.009    37.998    calculator/stack_num_reg_0_31_15_15_i_22_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.112 r  calculator/stack_num_reg_0_31_16_16_i_26/CO[3]
                         net (fo=1, routed)           0.000    38.112    calculator/stack_num_reg_0_31_16_16_i_26_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.226 r  calculator/stack_num_reg_0_31_17_17_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.226    calculator/stack_num_reg_0_31_17_17_i_12_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.340 r  calculator/stack_num_reg_0_31_18_18_i_7/CO[3]
                         net (fo=1, routed)           0.000    38.340    calculator/stack_num_reg_0_31_18_18_i_7_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.454 r  calculator/stack_num_reg_0_31_19_19_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.454    calculator/stack_num_reg_0_31_19_19_i_4_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.611 r  calculator/stack_num_reg_0_31_20_20_i_4/CO[1]
                         net (fo=36, routed)          0.817    39.428    calculator/stack_num_reg_0_31_20_20_i_4_n_2
    SLICE_X46Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    40.228 r  calculator/stack_num_reg_0_31_11_11_i_37/CO[3]
                         net (fo=1, routed)           0.000    40.228    calculator/stack_num_reg_0_31_11_11_i_37_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.345 r  calculator/stack_num_reg_0_31_12_12_i_37/CO[3]
                         net (fo=1, routed)           0.000    40.345    calculator/stack_num_reg_0_31_12_12_i_37_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.462 r  calculator/stack_num_reg_0_31_13_13_i_27/CO[3]
                         net (fo=1, routed)           0.000    40.462    calculator/stack_num_reg_0_31_13_13_i_27_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.579 r  calculator/stack_num_reg_0_31_14_14_i_22/CO[3]
                         net (fo=1, routed)           0.000    40.579    calculator/stack_num_reg_0_31_14_14_i_22_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.696 r  calculator/stack_num_reg_0_31_15_15_i_17/CO[3]
                         net (fo=1, routed)           0.000    40.696    calculator/stack_num_reg_0_31_15_15_i_17_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.813 r  calculator/stack_num_reg_0_31_16_16_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.813    calculator/stack_num_reg_0_31_16_16_i_21_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.930 r  calculator/stack_num_reg_0_31_17_17_i_7/CO[3]
                         net (fo=1, routed)           0.000    40.930    calculator/stack_num_reg_0_31_17_17_i_7_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.047 r  calculator/stack_num_reg_0_31_18_18_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.047    calculator/stack_num_reg_0_31_18_18_i_4_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.204 r  calculator/stack_num_reg_0_31_19_19_i_3/CO[1]
                         net (fo=36, routed)          0.853    42.057    calculator/stack_num_reg_0_31_19_19_i_3_n_2
    SLICE_X49Y83         LUT3 (Prop_lut3_I0_O)        0.332    42.389 r  calculator/stack_num_reg_0_31_10_10_i_44/O
                         net (fo=1, routed)           0.000    42.389    calculator/stack_num_reg_0_31_10_10_i_44_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.939 r  calculator/stack_num_reg_0_31_10_10_i_37/CO[3]
                         net (fo=1, routed)           0.000    42.939    calculator/stack_num_reg_0_31_10_10_i_37_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.053 r  calculator/stack_num_reg_0_31_11_11_i_32/CO[3]
                         net (fo=1, routed)           0.000    43.053    calculator/stack_num_reg_0_31_11_11_i_32_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.167 r  calculator/stack_num_reg_0_31_12_12_i_32/CO[3]
                         net (fo=1, routed)           0.000    43.167    calculator/stack_num_reg_0_31_12_12_i_32_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.281 r  calculator/stack_num_reg_0_31_13_13_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.281    calculator/stack_num_reg_0_31_13_13_i_22_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.395 r  calculator/stack_num_reg_0_31_14_14_i_17/CO[3]
                         net (fo=1, routed)           0.000    43.395    calculator/stack_num_reg_0_31_14_14_i_17_n_0
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.509 r  calculator/stack_num_reg_0_31_15_15_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.509    calculator/stack_num_reg_0_31_15_15_i_12_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.623 r  calculator/stack_num_reg_0_31_16_16_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.623    calculator/stack_num_reg_0_31_16_16_i_16_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.737 r  calculator/stack_num_reg_0_31_17_17_i_4/CO[3]
                         net (fo=1, routed)           0.000    43.737    calculator/stack_num_reg_0_31_17_17_i_4_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.894 r  calculator/stack_num_reg_0_31_18_18_i_3/CO[1]
                         net (fo=36, routed)          0.864    44.758    calculator/stack_num_reg_0_31_18_18_i_3_n_2
    SLICE_X46Y89         LUT3 (Prop_lut3_I0_O)        0.329    45.087 r  calculator/stack_num_reg_0_31_9_9_i_44/O
                         net (fo=1, routed)           0.000    45.087    calculator/stack_num_reg_0_31_9_9_i_44_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.620 r  calculator/stack_num_reg_0_31_9_9_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.620    calculator/stack_num_reg_0_31_9_9_i_37_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.737 r  calculator/stack_num_reg_0_31_10_10_i_32/CO[3]
                         net (fo=1, routed)           0.000    45.737    calculator/stack_num_reg_0_31_10_10_i_32_n_0
    SLICE_X46Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.854 r  calculator/stack_num_reg_0_31_11_11_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.854    calculator/stack_num_reg_0_31_11_11_i_27_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.971 r  calculator/stack_num_reg_0_31_12_12_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.971    calculator/stack_num_reg_0_31_12_12_i_27_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.088 r  calculator/stack_num_reg_0_31_13_13_i_17/CO[3]
                         net (fo=1, routed)           0.000    46.088    calculator/stack_num_reg_0_31_13_13_i_17_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.205 r  calculator/stack_num_reg_0_31_14_14_i_12/CO[3]
                         net (fo=1, routed)           0.000    46.205    calculator/stack_num_reg_0_31_14_14_i_12_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.322 r  calculator/stack_num_reg_0_31_15_15_i_7/CO[3]
                         net (fo=1, routed)           0.000    46.322    calculator/stack_num_reg_0_31_15_15_i_7_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.439 r  calculator/stack_num_reg_0_31_16_16_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.439    calculator/stack_num_reg_0_31_16_16_i_10_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.596 r  calculator/stack_num_reg_0_31_17_17_i_3/CO[1]
                         net (fo=36, routed)          0.890    47.485    calculator/stack_num_reg_0_31_17_17_i_3_n_2
    SLICE_X45Y95         LUT3 (Prop_lut3_I0_O)        0.332    47.817 r  calculator/stack_num_reg_0_31_8_8_i_49/O
                         net (fo=1, routed)           0.000    47.817    calculator/stack_num_reg_0_31_8_8_i_49_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.367 r  calculator/stack_num_reg_0_31_8_8_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.367    calculator/stack_num_reg_0_31_8_8_i_42_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.481 r  calculator/stack_num_reg_0_31_9_9_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.481    calculator/stack_num_reg_0_31_9_9_i_32_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.595 r  calculator/stack_num_reg_0_31_10_10_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.595    calculator/stack_num_reg_0_31_10_10_i_27_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.709 r  calculator/stack_num_reg_0_31_11_11_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.709    calculator/stack_num_reg_0_31_11_11_i_22_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.823 r  calculator/stack_num_reg_0_31_12_12_i_22/CO[3]
                         net (fo=1, routed)           0.001    48.824    calculator/stack_num_reg_0_31_12_12_i_22_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.938 r  calculator/stack_num_reg_0_31_13_13_i_12/CO[3]
                         net (fo=1, routed)           0.000    48.938    calculator/stack_num_reg_0_31_13_13_i_12_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.052 r  calculator/stack_num_reg_0_31_14_14_i_7/CO[3]
                         net (fo=1, routed)           0.000    49.052    calculator/stack_num_reg_0_31_14_14_i_7_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.166 r  calculator/stack_num_reg_0_31_15_15_i_4/CO[3]
                         net (fo=1, routed)           0.000    49.166    calculator/stack_num_reg_0_31_15_15_i_4_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.323 r  calculator/stack_num_reg_0_31_16_16_i_4/CO[1]
                         net (fo=36, routed)          0.882    50.205    calculator/stack_num_reg_0_31_16_16_i_4_n_2
    SLICE_X43Y102        LUT3 (Prop_lut3_I0_O)        0.329    50.534 r  calculator/stack_num_reg_0_31_8_8_i_46/O
                         net (fo=1, routed)           0.000    50.534    calculator/stack_num_reg_0_31_8_8_i_46_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    51.066 r  calculator/stack_num_reg_0_31_8_8_i_37/CO[3]
                         net (fo=1, routed)           0.000    51.066    calculator/stack_num_reg_0_31_8_8_i_37_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.180 r  calculator/stack_num_reg_0_31_9_9_i_27/CO[3]
                         net (fo=1, routed)           0.000    51.180    calculator/stack_num_reg_0_31_9_9_i_27_n_0
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.294 r  calculator/stack_num_reg_0_31_10_10_i_22/CO[3]
                         net (fo=1, routed)           0.000    51.294    calculator/stack_num_reg_0_31_10_10_i_22_n_0
    SLICE_X43Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.408 r  calculator/stack_num_reg_0_31_11_11_i_17/CO[3]
                         net (fo=1, routed)           0.000    51.408    calculator/stack_num_reg_0_31_11_11_i_17_n_0
    SLICE_X43Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.522 r  calculator/stack_num_reg_0_31_12_12_i_17/CO[3]
                         net (fo=1, routed)           0.000    51.522    calculator/stack_num_reg_0_31_12_12_i_17_n_0
    SLICE_X43Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.636 r  calculator/stack_num_reg_0_31_13_13_i_7/CO[3]
                         net (fo=1, routed)           0.000    51.636    calculator/stack_num_reg_0_31_13_13_i_7_n_0
    SLICE_X43Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.750 r  calculator/stack_num_reg_0_31_14_14_i_4/CO[3]
                         net (fo=1, routed)           0.000    51.750    calculator/stack_num_reg_0_31_14_14_i_4_n_0
    SLICE_X43Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.907 r  calculator/stack_num_reg_0_31_15_15_i_3/CO[1]
                         net (fo=36, routed)          0.845    52.752    calculator/stack_num_reg_0_31_15_15_i_3_n_2
    SLICE_X44Y107        LUT3 (Prop_lut3_I0_O)        0.329    53.081 r  calculator/stack_num_reg_0_31_6_6_i_44/O
                         net (fo=1, routed)           0.000    53.081    calculator/stack_num_reg_0_31_6_6_i_44_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.631 r  calculator/stack_num_reg_0_31_6_6_i_37/CO[3]
                         net (fo=1, routed)           0.000    53.631    calculator/stack_num_reg_0_31_6_6_i_37_n_0
    SLICE_X44Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.745 r  calculator/stack_num_reg_0_31_7_7_i_32/CO[3]
                         net (fo=1, routed)           0.000    53.745    calculator/stack_num_reg_0_31_7_7_i_32_n_0
    SLICE_X44Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.859 r  calculator/stack_num_reg_0_31_8_8_i_32/CO[3]
                         net (fo=1, routed)           0.000    53.859    calculator/stack_num_reg_0_31_8_8_i_32_n_0
    SLICE_X44Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.973 r  calculator/stack_num_reg_0_31_9_9_i_22/CO[3]
                         net (fo=1, routed)           0.000    53.973    calculator/stack_num_reg_0_31_9_9_i_22_n_0
    SLICE_X44Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.087 r  calculator/stack_num_reg_0_31_10_10_i_17/CO[3]
                         net (fo=1, routed)           0.000    54.087    calculator/stack_num_reg_0_31_10_10_i_17_n_0
    SLICE_X44Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.201 r  calculator/stack_num_reg_0_31_11_11_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.201    calculator/stack_num_reg_0_31_11_11_i_12_n_0
    SLICE_X44Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.315 r  calculator/stack_num_reg_0_31_12_12_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.315    calculator/stack_num_reg_0_31_12_12_i_12_n_0
    SLICE_X44Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.429 r  calculator/stack_num_reg_0_31_13_13_i_4/CO[3]
                         net (fo=1, routed)           0.000    54.429    calculator/stack_num_reg_0_31_13_13_i_4_n_0
    SLICE_X44Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.586 r  calculator/stack_num_reg_0_31_14_14_i_3/CO[1]
                         net (fo=36, routed)          0.842    55.428    calculator/stack_num_reg_0_31_14_14_i_3_n_2
    SLICE_X47Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    56.213 r  calculator/stack_num_reg_0_31_5_5_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.213    calculator/stack_num_reg_0_31_5_5_i_37_n_0
    SLICE_X47Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.327 r  calculator/stack_num_reg_0_31_6_6_i_32/CO[3]
                         net (fo=1, routed)           0.000    56.327    calculator/stack_num_reg_0_31_6_6_i_32_n_0
    SLICE_X47Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.441 r  calculator/stack_num_reg_0_31_7_7_i_27/CO[3]
                         net (fo=1, routed)           0.000    56.441    calculator/stack_num_reg_0_31_7_7_i_27_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.555 r  calculator/stack_num_reg_0_31_8_8_i_27/CO[3]
                         net (fo=1, routed)           0.000    56.555    calculator/stack_num_reg_0_31_8_8_i_27_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.669 r  calculator/stack_num_reg_0_31_9_9_i_17/CO[3]
                         net (fo=1, routed)           0.000    56.669    calculator/stack_num_reg_0_31_9_9_i_17_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.783 r  calculator/stack_num_reg_0_31_10_10_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.783    calculator/stack_num_reg_0_31_10_10_i_12_n_0
    SLICE_X47Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.897 r  calculator/stack_num_reg_0_31_11_11_i_7/CO[3]
                         net (fo=1, routed)           0.000    56.897    calculator/stack_num_reg_0_31_11_11_i_7_n_0
    SLICE_X47Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.011 r  calculator/stack_num_reg_0_31_12_12_i_9/CO[3]
                         net (fo=1, routed)           0.000    57.011    calculator/stack_num_reg_0_31_12_12_i_9_n_0
    SLICE_X47Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.168 r  calculator/stack_num_reg_0_31_13_13_i_3/CO[1]
                         net (fo=36, routed)          0.599    57.767    calculator/stack_num_reg_0_31_13_13_i_3_n_2
    SLICE_X48Y120        LUT3 (Prop_lut3_I0_O)        0.329    58.096 r  calculator/stack_num_reg_0_31_4_4_i_49/O
                         net (fo=1, routed)           0.000    58.096    calculator/stack_num_reg_0_31_4_4_i_49_n_0
    SLICE_X48Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.646 r  calculator/stack_num_reg_0_31_4_4_i_42/CO[3]
                         net (fo=1, routed)           0.000    58.646    calculator/stack_num_reg_0_31_4_4_i_42_n_0
    SLICE_X48Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.760 r  calculator/stack_num_reg_0_31_5_5_i_32/CO[3]
                         net (fo=1, routed)           0.000    58.760    calculator/stack_num_reg_0_31_5_5_i_32_n_0
    SLICE_X48Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.874 r  calculator/stack_num_reg_0_31_6_6_i_27/CO[3]
                         net (fo=1, routed)           0.000    58.874    calculator/stack_num_reg_0_31_6_6_i_27_n_0
    SLICE_X48Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.988 r  calculator/stack_num_reg_0_31_7_7_i_22/CO[3]
                         net (fo=1, routed)           0.000    58.988    calculator/stack_num_reg_0_31_7_7_i_22_n_0
    SLICE_X48Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.102 r  calculator/stack_num_reg_0_31_8_8_i_22/CO[3]
                         net (fo=1, routed)           0.009    59.111    calculator/stack_num_reg_0_31_8_8_i_22_n_0
    SLICE_X48Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.225 r  calculator/stack_num_reg_0_31_9_9_i_12/CO[3]
                         net (fo=1, routed)           0.000    59.225    calculator/stack_num_reg_0_31_9_9_i_12_n_0
    SLICE_X48Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.339 r  calculator/stack_num_reg_0_31_10_10_i_7/CO[3]
                         net (fo=1, routed)           0.000    59.339    calculator/stack_num_reg_0_31_10_10_i_7_n_0
    SLICE_X48Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.453 r  calculator/stack_num_reg_0_31_11_11_i_4/CO[3]
                         net (fo=1, routed)           0.000    59.453    calculator/stack_num_reg_0_31_11_11_i_4_n_0
    SLICE_X48Y128        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.610 r  calculator/stack_num_reg_0_31_12_12_i_4/CO[1]
                         net (fo=36, routed)          0.818    60.429    calculator/stack_num_reg_0_31_12_12_i_4_n_2
    SLICE_X47Y125        LUT3 (Prop_lut3_I0_O)        0.329    60.758 r  calculator/stack_num_reg_0_31_3_3_i_44/O
                         net (fo=1, routed)           0.000    60.758    calculator/stack_num_reg_0_31_3_3_i_44_n_0
    SLICE_X47Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.308 r  calculator/stack_num_reg_0_31_3_3_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.308    calculator/stack_num_reg_0_31_3_3_i_37_n_0
    SLICE_X47Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.422 r  calculator/stack_num_reg_0_31_4_4_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.422    calculator/stack_num_reg_0_31_4_4_i_37_n_0
    SLICE_X47Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.536 r  calculator/stack_num_reg_0_31_5_5_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.536    calculator/stack_num_reg_0_31_5_5_i_27_n_0
    SLICE_X47Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.650 r  calculator/stack_num_reg_0_31_6_6_i_22/CO[3]
                         net (fo=1, routed)           0.000    61.650    calculator/stack_num_reg_0_31_6_6_i_22_n_0
    SLICE_X47Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.764 r  calculator/stack_num_reg_0_31_7_7_i_17/CO[3]
                         net (fo=1, routed)           0.000    61.764    calculator/stack_num_reg_0_31_7_7_i_17_n_0
    SLICE_X47Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.878 r  calculator/stack_num_reg_0_31_8_8_i_17/CO[3]
                         net (fo=1, routed)           0.000    61.878    calculator/stack_num_reg_0_31_8_8_i_17_n_0
    SLICE_X47Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.992 r  calculator/stack_num_reg_0_31_9_9_i_7/CO[3]
                         net (fo=1, routed)           0.000    61.992    calculator/stack_num_reg_0_31_9_9_i_7_n_0
    SLICE_X47Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.106 r  calculator/stack_num_reg_0_31_10_10_i_4/CO[3]
                         net (fo=1, routed)           0.000    62.106    calculator/stack_num_reg_0_31_10_10_i_4_n_0
    SLICE_X47Y133        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.263 r  calculator/stack_num_reg_0_31_11_11_i_3/CO[1]
                         net (fo=36, routed)          0.858    63.120    calculator/stack_num_reg_0_31_11_11_i_3_n_2
    SLICE_X48Y131        LUT3 (Prop_lut3_I0_O)        0.329    63.449 r  calculator/stack_num_reg_0_31_2_2_i_44/O
                         net (fo=1, routed)           0.000    63.449    calculator/stack_num_reg_0_31_2_2_i_44_n_0
    SLICE_X48Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.999 r  calculator/stack_num_reg_0_31_2_2_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.999    calculator/stack_num_reg_0_31_2_2_i_37_n_0
    SLICE_X48Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.113 r  calculator/stack_num_reg_0_31_3_3_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.113    calculator/stack_num_reg_0_31_3_3_i_32_n_0
    SLICE_X48Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.227 r  calculator/stack_num_reg_0_31_4_4_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.227    calculator/stack_num_reg_0_31_4_4_i_32_n_0
    SLICE_X48Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.341 r  calculator/stack_num_reg_0_31_5_5_i_22/CO[3]
                         net (fo=1, routed)           0.000    64.341    calculator/stack_num_reg_0_31_5_5_i_22_n_0
    SLICE_X48Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.455 r  calculator/stack_num_reg_0_31_6_6_i_17/CO[3]
                         net (fo=1, routed)           0.000    64.455    calculator/stack_num_reg_0_31_6_6_i_17_n_0
    SLICE_X48Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.569 r  calculator/stack_num_reg_0_31_7_7_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.569    calculator/stack_num_reg_0_31_7_7_i_12_n_0
    SLICE_X48Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.683 r  calculator/stack_num_reg_0_31_8_8_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.683    calculator/stack_num_reg_0_31_8_8_i_12_n_0
    SLICE_X48Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.797 r  calculator/stack_num_reg_0_31_9_9_i_4/CO[3]
                         net (fo=1, routed)           0.000    64.797    calculator/stack_num_reg_0_31_9_9_i_4_n_0
    SLICE_X48Y139        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.954 r  calculator/stack_num_reg_0_31_10_10_i_3/CO[1]
                         net (fo=36, routed)          0.711    65.666    calculator/stack_num_reg_0_31_10_10_i_3_n_2
    SLICE_X49Y136        LUT3 (Prop_lut3_I0_O)        0.329    65.995 r  calculator/stack_num_reg_0_31_1_1_i_44/O
                         net (fo=1, routed)           0.000    65.995    calculator/stack_num_reg_0_31_1_1_i_44_n_0
    SLICE_X49Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.545 r  calculator/stack_num_reg_0_31_1_1_i_37/CO[3]
                         net (fo=1, routed)           0.000    66.545    calculator/stack_num_reg_0_31_1_1_i_37_n_0
    SLICE_X49Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.659 r  calculator/stack_num_reg_0_31_2_2_i_32/CO[3]
                         net (fo=1, routed)           0.000    66.659    calculator/stack_num_reg_0_31_2_2_i_32_n_0
    SLICE_X49Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.773 r  calculator/stack_num_reg_0_31_3_3_i_27/CO[3]
                         net (fo=1, routed)           0.000    66.773    calculator/stack_num_reg_0_31_3_3_i_27_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.887 r  calculator/stack_num_reg_0_31_4_4_i_27/CO[3]
                         net (fo=1, routed)           0.000    66.887    calculator/stack_num_reg_0_31_4_4_i_27_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.001 r  calculator/stack_num_reg_0_31_5_5_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.001    calculator/stack_num_reg_0_31_5_5_i_17_n_0
    SLICE_X49Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.115 r  calculator/stack_num_reg_0_31_6_6_i_12/CO[3]
                         net (fo=1, routed)           0.000    67.115    calculator/stack_num_reg_0_31_6_6_i_12_n_0
    SLICE_X49Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.229 r  calculator/stack_num_reg_0_31_7_7_i_7/CO[3]
                         net (fo=1, routed)           0.000    67.229    calculator/stack_num_reg_0_31_7_7_i_7_n_0
    SLICE_X49Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.343 r  calculator/stack_num_reg_0_31_8_8_i_9/CO[3]
                         net (fo=1, routed)           0.000    67.343    calculator/stack_num_reg_0_31_8_8_i_9_n_0
    SLICE_X49Y144        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.500 r  calculator/stack_num_reg_0_31_9_9_i_3/CO[1]
                         net (fo=36, routed)          0.783    68.282    calculator/stack_num_reg_0_31_9_9_i_3_n_2
    SLICE_X47Y142        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    69.067 r  calculator/stack_num_reg_0_31_0_0_i_196/CO[3]
                         net (fo=1, routed)           0.000    69.067    calculator/stack_num_reg_0_31_0_0_i_196_n_0
    SLICE_X47Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.181 r  calculator/stack_num_reg_0_31_1_1_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.181    calculator/stack_num_reg_0_31_1_1_i_32_n_0
    SLICE_X47Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.295 r  calculator/stack_num_reg_0_31_2_2_i_27/CO[3]
                         net (fo=1, routed)           0.000    69.295    calculator/stack_num_reg_0_31_2_2_i_27_n_0
    SLICE_X47Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.409 r  calculator/stack_num_reg_0_31_3_3_i_22/CO[3]
                         net (fo=1, routed)           0.000    69.409    calculator/stack_num_reg_0_31_3_3_i_22_n_0
    SLICE_X47Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.523 r  calculator/stack_num_reg_0_31_4_4_i_22/CO[3]
                         net (fo=1, routed)           0.000    69.523    calculator/stack_num_reg_0_31_4_4_i_22_n_0
    SLICE_X47Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.637 r  calculator/stack_num_reg_0_31_5_5_i_12/CO[3]
                         net (fo=1, routed)           0.000    69.637    calculator/stack_num_reg_0_31_5_5_i_12_n_0
    SLICE_X47Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.751 r  calculator/stack_num_reg_0_31_6_6_i_7/CO[3]
                         net (fo=1, routed)           0.000    69.751    calculator/stack_num_reg_0_31_6_6_i_7_n_0
    SLICE_X47Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.865 r  calculator/stack_num_reg_0_31_7_7_i_4/CO[3]
                         net (fo=1, routed)           0.001    69.866    calculator/stack_num_reg_0_31_7_7_i_4_n_0
    SLICE_X47Y150        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.023 r  calculator/stack_num_reg_0_31_8_8_i_4/CO[1]
                         net (fo=36, routed)          0.737    70.760    calculator/stack_num_reg_0_31_8_8_i_4_n_2
    SLICE_X48Y148        LUT3 (Prop_lut3_I0_O)        0.329    71.089 r  calculator/stack_num_reg_0_31_0_0_i_224/O
                         net (fo=1, routed)           0.000    71.089    calculator/stack_num_reg_0_31_0_0_i_224_n_0
    SLICE_X48Y148        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.639 r  calculator/stack_num_reg_0_31_0_0_i_191/CO[3]
                         net (fo=1, routed)           0.000    71.639    calculator/stack_num_reg_0_31_0_0_i_191_n_0
    SLICE_X48Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.753 r  calculator/stack_num_reg_0_31_0_0_i_155/CO[3]
                         net (fo=1, routed)           0.001    71.754    calculator/stack_num_reg_0_31_0_0_i_155_n_0
    SLICE_X48Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.868 r  calculator/stack_num_reg_0_31_1_1_i_27/CO[3]
                         net (fo=1, routed)           0.000    71.868    calculator/stack_num_reg_0_31_1_1_i_27_n_0
    SLICE_X48Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.982 r  calculator/stack_num_reg_0_31_2_2_i_22/CO[3]
                         net (fo=1, routed)           0.000    71.982    calculator/stack_num_reg_0_31_2_2_i_22_n_0
    SLICE_X48Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.096 r  calculator/stack_num_reg_0_31_3_3_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.096    calculator/stack_num_reg_0_31_3_3_i_17_n_0
    SLICE_X48Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.210 r  calculator/stack_num_reg_0_31_4_4_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.210    calculator/stack_num_reg_0_31_4_4_i_17_n_0
    SLICE_X48Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.324 r  calculator/stack_num_reg_0_31_5_5_i_7/CO[3]
                         net (fo=1, routed)           0.000    72.324    calculator/stack_num_reg_0_31_5_5_i_7_n_0
    SLICE_X48Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.438 r  calculator/stack_num_reg_0_31_6_6_i_4/CO[3]
                         net (fo=1, routed)           0.000    72.438    calculator/stack_num_reg_0_31_6_6_i_4_n_0
    SLICE_X48Y156        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.595 r  calculator/stack_num_reg_0_31_7_7_i_3/CO[1]
                         net (fo=36, routed)          0.592    73.186    calculator/stack_num_reg_0_31_7_7_i_3_n_2
    SLICE_X49Y154        LUT3 (Prop_lut3_I0_O)        0.329    73.515 r  calculator/stack_num_reg_0_31_0_0_i_221/O
                         net (fo=1, routed)           0.000    73.515    calculator/stack_num_reg_0_31_0_0_i_221_n_0
    SLICE_X49Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.065 r  calculator/stack_num_reg_0_31_0_0_i_186/CO[3]
                         net (fo=1, routed)           0.000    74.065    calculator/stack_num_reg_0_31_0_0_i_186_n_0
    SLICE_X49Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.179 r  calculator/stack_num_reg_0_31_0_0_i_150/CO[3]
                         net (fo=1, routed)           0.000    74.179    calculator/stack_num_reg_0_31_0_0_i_150_n_0
    SLICE_X49Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.293 r  calculator/stack_num_reg_0_31_0_0_i_119/CO[3]
                         net (fo=1, routed)           0.000    74.293    calculator/stack_num_reg_0_31_0_0_i_119_n_0
    SLICE_X49Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.407 r  calculator/stack_num_reg_0_31_1_1_i_22/CO[3]
                         net (fo=1, routed)           0.000    74.407    calculator/stack_num_reg_0_31_1_1_i_22_n_0
    SLICE_X49Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.521 r  calculator/stack_num_reg_0_31_2_2_i_17/CO[3]
                         net (fo=1, routed)           0.000    74.521    calculator/stack_num_reg_0_31_2_2_i_17_n_0
    SLICE_X49Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.635 r  calculator/stack_num_reg_0_31_3_3_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.635    calculator/stack_num_reg_0_31_3_3_i_12_n_0
    SLICE_X49Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.749 r  calculator/stack_num_reg_0_31_4_4_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.749    calculator/stack_num_reg_0_31_4_4_i_12_n_0
    SLICE_X49Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.863 r  calculator/stack_num_reg_0_31_5_5_i_4/CO[3]
                         net (fo=1, routed)           0.000    74.863    calculator/stack_num_reg_0_31_5_5_i_4_n_0
    SLICE_X49Y162        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.020 r  calculator/stack_num_reg_0_31_6_6_i_3/CO[1]
                         net (fo=36, routed)          1.000    76.020    calculator/stack_num_reg_0_31_6_6_i_3_n_2
    SLICE_X48Y157        LUT3 (Prop_lut3_I0_O)        0.329    76.349 r  calculator/stack_num_reg_0_31_0_0_i_218/O
                         net (fo=1, routed)           0.000    76.349    calculator/stack_num_reg_0_31_0_0_i_218_n_0
    SLICE_X48Y157        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.899 r  calculator/stack_num_reg_0_31_0_0_i_181/CO[3]
                         net (fo=1, routed)           0.000    76.899    calculator/stack_num_reg_0_31_0_0_i_181_n_0
    SLICE_X48Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.013 r  calculator/stack_num_reg_0_31_0_0_i_145/CO[3]
                         net (fo=1, routed)           0.000    77.013    calculator/stack_num_reg_0_31_0_0_i_145_n_0
    SLICE_X48Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.127 r  calculator/stack_num_reg_0_31_0_0_i_114/CO[3]
                         net (fo=1, routed)           0.000    77.127    calculator/stack_num_reg_0_31_0_0_i_114_n_0
    SLICE_X48Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.241 r  calculator/stack_num_reg_0_31_0_0_i_88/CO[3]
                         net (fo=1, routed)           0.000    77.241    calculator/stack_num_reg_0_31_0_0_i_88_n_0
    SLICE_X48Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.355 r  calculator/stack_num_reg_0_31_1_1_i_17/CO[3]
                         net (fo=1, routed)           0.000    77.355    calculator/stack_num_reg_0_31_1_1_i_17_n_0
    SLICE_X48Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.469 r  calculator/stack_num_reg_0_31_2_2_i_12/CO[3]
                         net (fo=1, routed)           0.000    77.469    calculator/stack_num_reg_0_31_2_2_i_12_n_0
    SLICE_X48Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.583 r  calculator/stack_num_reg_0_31_3_3_i_7/CO[3]
                         net (fo=1, routed)           0.000    77.583    calculator/stack_num_reg_0_31_3_3_i_7_n_0
    SLICE_X48Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.697 r  calculator/stack_num_reg_0_31_4_4_i_9/CO[3]
                         net (fo=1, routed)           0.000    77.697    calculator/stack_num_reg_0_31_4_4_i_9_n_0
    SLICE_X48Y165        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.854 r  calculator/stack_num_reg_0_31_5_5_i_3/CO[1]
                         net (fo=36, routed)          0.835    78.689    calculator/stack_num_reg_0_31_5_5_i_3_n_2
    SLICE_X50Y162        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    79.489 r  calculator/stack_num_reg_0_31_0_0_i_176/CO[3]
                         net (fo=1, routed)           0.000    79.489    calculator/stack_num_reg_0_31_0_0_i_176_n_0
    SLICE_X50Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.606 r  calculator/stack_num_reg_0_31_0_0_i_140/CO[3]
                         net (fo=1, routed)           0.000    79.606    calculator/stack_num_reg_0_31_0_0_i_140_n_0
    SLICE_X50Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.723 r  calculator/stack_num_reg_0_31_0_0_i_109/CO[3]
                         net (fo=1, routed)           0.000    79.723    calculator/stack_num_reg_0_31_0_0_i_109_n_0
    SLICE_X50Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.840 r  calculator/stack_num_reg_0_31_0_0_i_83/CO[3]
                         net (fo=1, routed)           0.000    79.840    calculator/stack_num_reg_0_31_0_0_i_83_n_0
    SLICE_X50Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.957 r  calculator/stack_num_reg_0_31_0_0_i_62/CO[3]
                         net (fo=1, routed)           0.000    79.957    calculator/stack_num_reg_0_31_0_0_i_62_n_0
    SLICE_X50Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.074 r  calculator/stack_num_reg_0_31_1_1_i_12/CO[3]
                         net (fo=1, routed)           0.000    80.074    calculator/stack_num_reg_0_31_1_1_i_12_n_0
    SLICE_X50Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.191 r  calculator/stack_num_reg_0_31_2_2_i_7/CO[3]
                         net (fo=1, routed)           0.000    80.191    calculator/stack_num_reg_0_31_2_2_i_7_n_0
    SLICE_X50Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.308 r  calculator/stack_num_reg_0_31_3_3_i_4/CO[3]
                         net (fo=1, routed)           0.000    80.308    calculator/stack_num_reg_0_31_3_3_i_4_n_0
    SLICE_X50Y170        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.465 r  calculator/stack_num_reg_0_31_4_4_i_4/CO[1]
                         net (fo=36, routed)          0.760    81.225    calculator/stack_num_reg_0_31_4_4_i_4_n_2
    SLICE_X47Y167        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    82.013 r  calculator/stack_num_reg_0_31_0_0_i_171/CO[3]
                         net (fo=1, routed)           0.000    82.013    calculator/stack_num_reg_0_31_0_0_i_171_n_0
    SLICE_X47Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.127 r  calculator/stack_num_reg_0_31_0_0_i_135/CO[3]
                         net (fo=1, routed)           0.000    82.127    calculator/stack_num_reg_0_31_0_0_i_135_n_0
    SLICE_X47Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.241 r  calculator/stack_num_reg_0_31_0_0_i_104/CO[3]
                         net (fo=1, routed)           0.000    82.241    calculator/stack_num_reg_0_31_0_0_i_104_n_0
    SLICE_X47Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.355 r  calculator/stack_num_reg_0_31_0_0_i_78/CO[3]
                         net (fo=1, routed)           0.000    82.355    calculator/stack_num_reg_0_31_0_0_i_78_n_0
    SLICE_X47Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.469 r  calculator/stack_num_reg_0_31_0_0_i_57/CO[3]
                         net (fo=1, routed)           0.000    82.469    calculator/stack_num_reg_0_31_0_0_i_57_n_0
    SLICE_X47Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.583 r  calculator/stack_num_reg_0_31_0_0_i_41/CO[3]
                         net (fo=1, routed)           0.000    82.583    calculator/stack_num_reg_0_31_0_0_i_41_n_0
    SLICE_X47Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.697 r  calculator/stack_num_reg_0_31_1_1_i_7/CO[3]
                         net (fo=1, routed)           0.000    82.697    calculator/stack_num_reg_0_31_1_1_i_7_n_0
    SLICE_X47Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.811 r  calculator/stack_num_reg_0_31_2_2_i_4/CO[3]
                         net (fo=1, routed)           0.009    82.820    calculator/stack_num_reg_0_31_2_2_i_4_n_0
    SLICE_X47Y175        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.977 r  calculator/stack_num_reg_0_31_3_3_i_3/CO[1]
                         net (fo=36, routed)          0.866    83.842    calculator/stack_num_reg_0_31_3_3_i_3_n_2
    SLICE_X51Y169        LUT3 (Prop_lut3_I0_O)        0.329    84.171 r  calculator/stack_num_reg_0_31_0_0_i_209/O
                         net (fo=1, routed)           0.000    84.171    calculator/stack_num_reg_0_31_0_0_i_209_n_0
    SLICE_X51Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.721 r  calculator/stack_num_reg_0_31_0_0_i_166/CO[3]
                         net (fo=1, routed)           0.000    84.721    calculator/stack_num_reg_0_31_0_0_i_166_n_0
    SLICE_X51Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.835 r  calculator/stack_num_reg_0_31_0_0_i_130/CO[3]
                         net (fo=1, routed)           0.000    84.835    calculator/stack_num_reg_0_31_0_0_i_130_n_0
    SLICE_X51Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.949 r  calculator/stack_num_reg_0_31_0_0_i_99/CO[3]
                         net (fo=1, routed)           0.000    84.949    calculator/stack_num_reg_0_31_0_0_i_99_n_0
    SLICE_X51Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.063 r  calculator/stack_num_reg_0_31_0_0_i_73/CO[3]
                         net (fo=1, routed)           0.000    85.063    calculator/stack_num_reg_0_31_0_0_i_73_n_0
    SLICE_X51Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.177 r  calculator/stack_num_reg_0_31_0_0_i_52/CO[3]
                         net (fo=1, routed)           0.000    85.177    calculator/stack_num_reg_0_31_0_0_i_52_n_0
    SLICE_X51Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.291 r  calculator/stack_num_reg_0_31_0_0_i_36/CO[3]
                         net (fo=1, routed)           0.009    85.300    calculator/stack_num_reg_0_31_0_0_i_36_n_0
    SLICE_X51Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.414 r  calculator/stack_num_reg_0_31_0_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    85.414    calculator/stack_num_reg_0_31_0_0_i_25_n_0
    SLICE_X51Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.528 r  calculator/stack_num_reg_0_31_1_1_i_4/CO[3]
                         net (fo=1, routed)           0.000    85.528    calculator/stack_num_reg_0_31_1_1_i_4_n_0
    SLICE_X51Y177        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.685 r  calculator/stack_num_reg_0_31_2_2_i_3/CO[1]
                         net (fo=36, routed)          0.898    86.583    calculator/stack_num_reg_0_31_2_2_i_3_n_2
    SLICE_X46Y172        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    87.383 r  calculator/stack_num_reg_0_31_0_0_i_161/CO[3]
                         net (fo=1, routed)           0.000    87.383    calculator/stack_num_reg_0_31_0_0_i_161_n_0
    SLICE_X46Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.500 r  calculator/stack_num_reg_0_31_0_0_i_125/CO[3]
                         net (fo=1, routed)           0.000    87.500    calculator/stack_num_reg_0_31_0_0_i_125_n_0
    SLICE_X46Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.617 r  calculator/stack_num_reg_0_31_0_0_i_94/CO[3]
                         net (fo=1, routed)           0.009    87.626    calculator/stack_num_reg_0_31_0_0_i_94_n_0
    SLICE_X46Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.743 r  calculator/stack_num_reg_0_31_0_0_i_68/CO[3]
                         net (fo=1, routed)           0.000    87.743    calculator/stack_num_reg_0_31_0_0_i_68_n_0
    SLICE_X46Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.860 r  calculator/stack_num_reg_0_31_0_0_i_47/CO[3]
                         net (fo=1, routed)           0.000    87.860    calculator/stack_num_reg_0_31_0_0_i_47_n_0
    SLICE_X46Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.977 r  calculator/stack_num_reg_0_31_0_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    87.977    calculator/stack_num_reg_0_31_0_0_i_31_n_0
    SLICE_X46Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.094 r  calculator/stack_num_reg_0_31_0_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.094    calculator/stack_num_reg_0_31_0_0_i_20_n_0
    SLICE_X46Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.211 r  calculator/stack_num_reg_0_31_0_0_i_16/CO[3]
                         net (fo=1, routed)           0.000    88.211    calculator/stack_num_reg_0_31_0_0_i_16_n_0
    SLICE_X46Y180        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.368 r  calculator/stack_num_reg_0_31_1_1_i_3/CO[1]
                         net (fo=36, routed)          1.194    89.562    calculator/stack_num_reg_0_31_1_1_i_3_n_2
    SLICE_X47Y160        LUT5 (Prop_lut5_I4_O)        0.332    89.894 r  calculator/stack_num_reg_0_31_1_1_i_1/O
                         net (fo=2, routed)           0.378    90.273    calculator/stack_num_reg_0_31_1_1/D
    SLICE_X46Y160        RAMD32                                       r  calculator/stack_num_reg_0_31_1_1/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    B8                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464    11.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.669    15.422    calculator/stack_num_reg_0_31_1_1/WCLK
    SLICE_X46Y160        RAMD32                                       r  calculator/stack_num_reg_0_31_1_1/SP/CLK
                         clock pessimism              0.195    15.617    
                         clock uncertainty           -0.035    15.582    
    SLICE_X46Y160        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    15.354    calculator/stack_num_reg_0_31_1_1/SP
  -------------------------------------------------------------------
                         required time                         15.354    
                         arrival time                         -90.273    
  -------------------------------------------------------------------
                         slack                                -74.919    

Slack (VIOLATED) :        -74.760ns  (required time - arrival time)
  Source:                 calculator/a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calculator/stack_num_reg_0_31_1_1/DP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        84.505ns  (logic 56.441ns (66.790%)  route 28.064ns (33.210%))
  Logic Levels:           300  (CARRY4=276 LUT2=1 LUT3=22 LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.422ns = ( 15.422 - 10.000 ) 
    Source Clock Delay      (SCD):    5.578ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.630     5.578    calculator/clk_IBUF_BUFG
    SLICE_X47Y62         FDRE                                         r  calculator/a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDRE (Prop_fdre_C_Q)         0.456     6.034 r  calculator/a_reg[0]/Q
                         net (fo=13, routed)          0.503     6.537    calculator/a[0]
    SLICE_X46Y62         LUT2 (Prop_lut2_I0_O)        0.124     6.661 r  calculator/stack_num_reg_0_31_23_23_i_45/O
                         net (fo=1, routed)           0.000     6.661    calculator/stack_num_reg_0_31_23_23_i_45_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.174 r  calculator/stack_num_reg_0_31_23_23_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.174    calculator/stack_num_reg_0_31_23_23_i_37_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.291 r  calculator/stack_num_reg_0_31_24_24_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.291    calculator/stack_num_reg_0_31_24_24_i_42_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.408 r  calculator/stack_num_reg_0_31_25_25_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.408    calculator/stack_num_reg_0_31_25_25_i_27_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.525 r  calculator/stack_num_reg_0_31_26_26_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.525    calculator/stack_num_reg_0_31_26_26_i_22_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.642 r  calculator/stack_num_reg_0_31_27_27_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.642    calculator/stack_num_reg_0_31_27_27_i_17_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.759 r  calculator/stack_num_reg_0_31_28_28_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.759    calculator/stack_num_reg_0_31_28_28_i_22_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.876 r  calculator/stack_num_reg_0_31_29_29_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.876    calculator/stack_num_reg_0_31_29_29_i_7_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.993 r  calculator/stack_num_reg_0_31_30_30_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.993    calculator/stack_num_reg_0_31_30_30_i_4_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.247 r  calculator/stack_num_reg_0_31_31_31_i_3/CO[0]
                         net (fo=36, routed)          0.973     9.220    calculator/stack_num_reg_0_31_31_31_i_3_n_3
    SLICE_X45Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    10.043 r  calculator/stack_num_reg_0_31_22_22_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.043    calculator/stack_num_reg_0_31_22_22_i_37_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.157 r  calculator/stack_num_reg_0_31_23_23_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.157    calculator/stack_num_reg_0_31_23_23_i_32_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.271 r  calculator/stack_num_reg_0_31_24_24_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.271    calculator/stack_num_reg_0_31_24_24_i_37_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.385 r  calculator/stack_num_reg_0_31_25_25_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.385    calculator/stack_num_reg_0_31_25_25_i_22_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.499 r  calculator/stack_num_reg_0_31_26_26_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.499    calculator/stack_num_reg_0_31_26_26_i_17_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.613 r  calculator/stack_num_reg_0_31_27_27_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.613    calculator/stack_num_reg_0_31_27_27_i_12_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.727 r  calculator/stack_num_reg_0_31_28_28_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.727    calculator/stack_num_reg_0_31_28_28_i_17_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.841 r  calculator/stack_num_reg_0_31_29_29_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.841    calculator/stack_num_reg_0_31_29_29_i_4_n_0
    SLICE_X45Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.998 r  calculator/stack_num_reg_0_31_30_30_i_3/CO[1]
                         net (fo=36, routed)          0.933    11.932    calculator/stack_num_reg_0_31_30_30_i_3_n_2
    SLICE_X44Y61         LUT3 (Prop_lut3_I0_O)        0.329    12.261 r  calculator/stack_num_reg_0_31_21_21_i_44/O
                         net (fo=1, routed)           0.000    12.261    calculator/stack_num_reg_0_31_21_21_i_44_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.811 r  calculator/stack_num_reg_0_31_21_21_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.811    calculator/stack_num_reg_0_31_21_21_i_37_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.925 r  calculator/stack_num_reg_0_31_22_22_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.925    calculator/stack_num_reg_0_31_22_22_i_32_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.039 r  calculator/stack_num_reg_0_31_23_23_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.039    calculator/stack_num_reg_0_31_23_23_i_27_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.153 r  calculator/stack_num_reg_0_31_24_24_i_32/CO[3]
                         net (fo=1, routed)           0.000    13.153    calculator/stack_num_reg_0_31_24_24_i_32_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.267 r  calculator/stack_num_reg_0_31_25_25_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.267    calculator/stack_num_reg_0_31_25_25_i_17_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.381 r  calculator/stack_num_reg_0_31_26_26_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.381    calculator/stack_num_reg_0_31_26_26_i_12_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.495 r  calculator/stack_num_reg_0_31_27_27_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.495    calculator/stack_num_reg_0_31_27_27_i_7_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.609 r  calculator/stack_num_reg_0_31_28_28_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.609    calculator/stack_num_reg_0_31_28_28_i_10_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.766 r  calculator/stack_num_reg_0_31_29_29_i_3/CO[1]
                         net (fo=36, routed)          0.932    14.698    calculator/stack_num_reg_0_31_29_29_i_3_n_2
    SLICE_X43Y64         LUT3 (Prop_lut3_I0_O)        0.329    15.027 r  calculator/stack_num_reg_0_31_21_21_i_40/O
                         net (fo=1, routed)           0.000    15.027    calculator/stack_num_reg_0_31_21_21_i_40_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.577 r  calculator/stack_num_reg_0_31_21_21_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.577    calculator/stack_num_reg_0_31_21_21_i_32_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.691 r  calculator/stack_num_reg_0_31_22_22_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.691    calculator/stack_num_reg_0_31_22_22_i_27_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.805 r  calculator/stack_num_reg_0_31_23_23_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.805    calculator/stack_num_reg_0_31_23_23_i_22_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.919 r  calculator/stack_num_reg_0_31_24_24_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.919    calculator/stack_num_reg_0_31_24_24_i_27_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.033 r  calculator/stack_num_reg_0_31_25_25_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.033    calculator/stack_num_reg_0_31_25_25_i_12_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.147 r  calculator/stack_num_reg_0_31_26_26_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.147    calculator/stack_num_reg_0_31_26_26_i_7_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.261 r  calculator/stack_num_reg_0_31_27_27_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.261    calculator/stack_num_reg_0_31_27_27_i_4_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.418 r  calculator/stack_num_reg_0_31_28_28_i_4/CO[1]
                         net (fo=36, routed)          1.173    17.591    calculator/stack_num_reg_0_31_28_28_i_4_n_2
    SLICE_X48Y63         LUT3 (Prop_lut3_I0_O)        0.329    17.920 r  calculator/stack_num_reg_0_31_19_19_i_43/O
                         net (fo=1, routed)           0.000    17.920    calculator/stack_num_reg_0_31_19_19_i_43_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.318 r  calculator/stack_num_reg_0_31_19_19_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.318    calculator/stack_num_reg_0_31_19_19_i_37_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.432 r  calculator/stack_num_reg_0_31_20_20_i_42/CO[3]
                         net (fo=1, routed)           0.000    18.432    calculator/stack_num_reg_0_31_20_20_i_42_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.546 r  calculator/stack_num_reg_0_31_21_21_i_27/CO[3]
                         net (fo=1, routed)           0.000    18.546    calculator/stack_num_reg_0_31_21_21_i_27_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.660 r  calculator/stack_num_reg_0_31_22_22_i_22/CO[3]
                         net (fo=1, routed)           0.000    18.660    calculator/stack_num_reg_0_31_22_22_i_22_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.774 r  calculator/stack_num_reg_0_31_23_23_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.774    calculator/stack_num_reg_0_31_23_23_i_17_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.888 r  calculator/stack_num_reg_0_31_24_24_i_22/CO[3]
                         net (fo=1, routed)           0.000    18.888    calculator/stack_num_reg_0_31_24_24_i_22_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.002 r  calculator/stack_num_reg_0_31_25_25_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.002    calculator/stack_num_reg_0_31_25_25_i_7_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.116 r  calculator/stack_num_reg_0_31_26_26_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.116    calculator/stack_num_reg_0_31_26_26_i_4_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.273 r  calculator/stack_num_reg_0_31_27_27_i_3/CO[1]
                         net (fo=36, routed)          0.924    20.197    calculator/stack_num_reg_0_31_27_27_i_3_n_2
    SLICE_X49Y64         LUT3 (Prop_lut3_I0_O)        0.329    20.526 r  calculator/stack_num_reg_0_31_18_18_i_44/O
                         net (fo=1, routed)           0.000    20.526    calculator/stack_num_reg_0_31_18_18_i_44_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.076 r  calculator/stack_num_reg_0_31_18_18_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.076    calculator/stack_num_reg_0_31_18_18_i_37_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.190 r  calculator/stack_num_reg_0_31_19_19_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.190    calculator/stack_num_reg_0_31_19_19_i_32_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.304 r  calculator/stack_num_reg_0_31_20_20_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.304    calculator/stack_num_reg_0_31_20_20_i_37_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.418 r  calculator/stack_num_reg_0_31_21_21_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.418    calculator/stack_num_reg_0_31_21_21_i_22_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.532 r  calculator/stack_num_reg_0_31_22_22_i_17/CO[3]
                         net (fo=1, routed)           0.000    21.532    calculator/stack_num_reg_0_31_22_22_i_17_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.646 r  calculator/stack_num_reg_0_31_23_23_i_12/CO[3]
                         net (fo=1, routed)           0.000    21.646    calculator/stack_num_reg_0_31_23_23_i_12_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.760 r  calculator/stack_num_reg_0_31_24_24_i_17/CO[3]
                         net (fo=1, routed)           0.000    21.760    calculator/stack_num_reg_0_31_24_24_i_17_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.874 r  calculator/stack_num_reg_0_31_25_25_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.874    calculator/stack_num_reg_0_31_25_25_i_4_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.031 r  calculator/stack_num_reg_0_31_26_26_i_3/CO[1]
                         net (fo=36, routed)          0.996    23.027    calculator/stack_num_reg_0_31_26_26_i_3_n_2
    SLICE_X50Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    23.827 r  calculator/stack_num_reg_0_31_17_17_i_37/CO[3]
                         net (fo=1, routed)           0.000    23.827    calculator/stack_num_reg_0_31_17_17_i_37_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.944 r  calculator/stack_num_reg_0_31_18_18_i_32/CO[3]
                         net (fo=1, routed)           0.000    23.944    calculator/stack_num_reg_0_31_18_18_i_32_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.061 r  calculator/stack_num_reg_0_31_19_19_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.061    calculator/stack_num_reg_0_31_19_19_i_27_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.178 r  calculator/stack_num_reg_0_31_20_20_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.178    calculator/stack_num_reg_0_31_20_20_i_32_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.295 r  calculator/stack_num_reg_0_31_21_21_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.295    calculator/stack_num_reg_0_31_21_21_i_17_n_0
    SLICE_X50Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.412 r  calculator/stack_num_reg_0_31_22_22_i_12/CO[3]
                         net (fo=1, routed)           0.000    24.412    calculator/stack_num_reg_0_31_22_22_i_12_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.529 r  calculator/stack_num_reg_0_31_23_23_i_7/CO[3]
                         net (fo=1, routed)           0.000    24.529    calculator/stack_num_reg_0_31_23_23_i_7_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.646 r  calculator/stack_num_reg_0_31_24_24_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.646    calculator/stack_num_reg_0_31_24_24_i_10_n_0
    SLICE_X50Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.803 r  calculator/stack_num_reg_0_31_25_25_i_3/CO[1]
                         net (fo=36, routed)          1.016    25.820    calculator/stack_num_reg_0_31_25_25_i_3_n_2
    SLICE_X47Y64         LUT3 (Prop_lut3_I0_O)        0.332    26.152 r  calculator/stack_num_reg_0_31_16_16_i_53/O
                         net (fo=1, routed)           0.000    26.152    calculator/stack_num_reg_0_31_16_16_i_53_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.702 r  calculator/stack_num_reg_0_31_16_16_i_46/CO[3]
                         net (fo=1, routed)           0.000    26.702    calculator/stack_num_reg_0_31_16_16_i_46_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.816 r  calculator/stack_num_reg_0_31_17_17_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.816    calculator/stack_num_reg_0_31_17_17_i_32_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.930 r  calculator/stack_num_reg_0_31_18_18_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.930    calculator/stack_num_reg_0_31_18_18_i_27_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.044 r  calculator/stack_num_reg_0_31_19_19_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.044    calculator/stack_num_reg_0_31_19_19_i_22_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.158 r  calculator/stack_num_reg_0_31_20_20_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.158    calculator/stack_num_reg_0_31_20_20_i_27_n_0
    SLICE_X47Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.272 r  calculator/stack_num_reg_0_31_21_21_i_12/CO[3]
                         net (fo=1, routed)           0.000    27.272    calculator/stack_num_reg_0_31_21_21_i_12_n_0
    SLICE_X47Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.386 r  calculator/stack_num_reg_0_31_22_22_i_7/CO[3]
                         net (fo=1, routed)           0.000    27.386    calculator/stack_num_reg_0_31_22_22_i_7_n_0
    SLICE_X47Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.500 r  calculator/stack_num_reg_0_31_23_23_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.500    calculator/stack_num_reg_0_31_23_23_i_4_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.657 r  calculator/stack_num_reg_0_31_24_24_i_4/CO[1]
                         net (fo=36, routed)          0.962    28.619    calculator/stack_num_reg_0_31_24_24_i_4_n_2
    SLICE_X41Y63         LUT3 (Prop_lut3_I0_O)        0.329    28.948 r  calculator/stack_num_reg_0_31_15_15_i_44/O
                         net (fo=1, routed)           0.000    28.948    calculator/stack_num_reg_0_31_15_15_i_44_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.498 r  calculator/stack_num_reg_0_31_15_15_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.498    calculator/stack_num_reg_0_31_15_15_i_37_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.612 r  calculator/stack_num_reg_0_31_16_16_i_41/CO[3]
                         net (fo=1, routed)           0.000    29.612    calculator/stack_num_reg_0_31_16_16_i_41_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.726 r  calculator/stack_num_reg_0_31_17_17_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.726    calculator/stack_num_reg_0_31_17_17_i_27_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.840 r  calculator/stack_num_reg_0_31_18_18_i_22/CO[3]
                         net (fo=1, routed)           0.000    29.840    calculator/stack_num_reg_0_31_18_18_i_22_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.954 r  calculator/stack_num_reg_0_31_19_19_i_17/CO[3]
                         net (fo=1, routed)           0.000    29.954    calculator/stack_num_reg_0_31_19_19_i_17_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.068 r  calculator/stack_num_reg_0_31_20_20_i_22/CO[3]
                         net (fo=1, routed)           0.000    30.068    calculator/stack_num_reg_0_31_20_20_i_22_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.182 r  calculator/stack_num_reg_0_31_21_21_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.182    calculator/stack_num_reg_0_31_21_21_i_7_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.296 r  calculator/stack_num_reg_0_31_22_22_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.296    calculator/stack_num_reg_0_31_22_22_i_4_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.453 r  calculator/stack_num_reg_0_31_23_23_i_3/CO[1]
                         net (fo=36, routed)          0.913    31.365    calculator/stack_num_reg_0_31_23_23_i_3_n_2
    SLICE_X40Y63         LUT3 (Prop_lut3_I0_O)        0.329    31.694 r  calculator/stack_num_reg_0_31_14_14_i_44/O
                         net (fo=1, routed)           0.000    31.694    calculator/stack_num_reg_0_31_14_14_i_44_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.244 r  calculator/stack_num_reg_0_31_14_14_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.244    calculator/stack_num_reg_0_31_14_14_i_37_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.358 r  calculator/stack_num_reg_0_31_15_15_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.358    calculator/stack_num_reg_0_31_15_15_i_32_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.472 r  calculator/stack_num_reg_0_31_16_16_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.472    calculator/stack_num_reg_0_31_16_16_i_36_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.586 r  calculator/stack_num_reg_0_31_17_17_i_22/CO[3]
                         net (fo=1, routed)           0.000    32.586    calculator/stack_num_reg_0_31_17_17_i_22_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.700 r  calculator/stack_num_reg_0_31_18_18_i_17/CO[3]
                         net (fo=1, routed)           0.000    32.700    calculator/stack_num_reg_0_31_18_18_i_17_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.814 r  calculator/stack_num_reg_0_31_19_19_i_12/CO[3]
                         net (fo=1, routed)           0.000    32.814    calculator/stack_num_reg_0_31_19_19_i_12_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.928 r  calculator/stack_num_reg_0_31_20_20_i_17/CO[3]
                         net (fo=1, routed)           0.000    32.928    calculator/stack_num_reg_0_31_20_20_i_17_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.042 r  calculator/stack_num_reg_0_31_21_21_i_4/CO[3]
                         net (fo=1, routed)           0.000    33.042    calculator/stack_num_reg_0_31_21_21_i_4_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.199 r  calculator/stack_num_reg_0_31_22_22_i_3/CO[1]
                         net (fo=36, routed)          1.011    34.210    calculator/stack_num_reg_0_31_22_22_i_3_n_2
    SLICE_X38Y63         LUT3 (Prop_lut3_I0_O)        0.329    34.539 r  calculator/stack_num_reg_0_31_13_13_i_44/O
                         net (fo=1, routed)           0.000    34.539    calculator/stack_num_reg_0_31_13_13_i_44_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.072 r  calculator/stack_num_reg_0_31_13_13_i_37/CO[3]
                         net (fo=1, routed)           0.000    35.072    calculator/stack_num_reg_0_31_13_13_i_37_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.189 r  calculator/stack_num_reg_0_31_14_14_i_32/CO[3]
                         net (fo=1, routed)           0.000    35.189    calculator/stack_num_reg_0_31_14_14_i_32_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.306 r  calculator/stack_num_reg_0_31_15_15_i_27/CO[3]
                         net (fo=1, routed)           0.000    35.306    calculator/stack_num_reg_0_31_15_15_i_27_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.423 r  calculator/stack_num_reg_0_31_16_16_i_31/CO[3]
                         net (fo=1, routed)           0.000    35.423    calculator/stack_num_reg_0_31_16_16_i_31_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.540 r  calculator/stack_num_reg_0_31_17_17_i_17/CO[3]
                         net (fo=1, routed)           0.000    35.540    calculator/stack_num_reg_0_31_17_17_i_17_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.657 r  calculator/stack_num_reg_0_31_18_18_i_12/CO[3]
                         net (fo=1, routed)           0.000    35.657    calculator/stack_num_reg_0_31_18_18_i_12_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.774 r  calculator/stack_num_reg_0_31_19_19_i_7/CO[3]
                         net (fo=1, routed)           0.000    35.774    calculator/stack_num_reg_0_31_19_19_i_7_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.891 r  calculator/stack_num_reg_0_31_20_20_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.891    calculator/stack_num_reg_0_31_20_20_i_10_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.048 r  calculator/stack_num_reg_0_31_21_21_i_3/CO[1]
                         net (fo=36, routed)          0.849    36.897    calculator/stack_num_reg_0_31_21_21_i_3_n_2
    SLICE_X45Y72         LUT3 (Prop_lut3_I0_O)        0.332    37.229 r  calculator/stack_num_reg_0_31_13_13_i_41/O
                         net (fo=1, routed)           0.000    37.229    calculator/stack_num_reg_0_31_13_13_i_41_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.761 r  calculator/stack_num_reg_0_31_13_13_i_32/CO[3]
                         net (fo=1, routed)           0.000    37.761    calculator/stack_num_reg_0_31_13_13_i_32_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.875 r  calculator/stack_num_reg_0_31_14_14_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.875    calculator/stack_num_reg_0_31_14_14_i_27_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.989 r  calculator/stack_num_reg_0_31_15_15_i_22/CO[3]
                         net (fo=1, routed)           0.009    37.998    calculator/stack_num_reg_0_31_15_15_i_22_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.112 r  calculator/stack_num_reg_0_31_16_16_i_26/CO[3]
                         net (fo=1, routed)           0.000    38.112    calculator/stack_num_reg_0_31_16_16_i_26_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.226 r  calculator/stack_num_reg_0_31_17_17_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.226    calculator/stack_num_reg_0_31_17_17_i_12_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.340 r  calculator/stack_num_reg_0_31_18_18_i_7/CO[3]
                         net (fo=1, routed)           0.000    38.340    calculator/stack_num_reg_0_31_18_18_i_7_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.454 r  calculator/stack_num_reg_0_31_19_19_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.454    calculator/stack_num_reg_0_31_19_19_i_4_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.611 r  calculator/stack_num_reg_0_31_20_20_i_4/CO[1]
                         net (fo=36, routed)          0.817    39.428    calculator/stack_num_reg_0_31_20_20_i_4_n_2
    SLICE_X46Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    40.228 r  calculator/stack_num_reg_0_31_11_11_i_37/CO[3]
                         net (fo=1, routed)           0.000    40.228    calculator/stack_num_reg_0_31_11_11_i_37_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.345 r  calculator/stack_num_reg_0_31_12_12_i_37/CO[3]
                         net (fo=1, routed)           0.000    40.345    calculator/stack_num_reg_0_31_12_12_i_37_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.462 r  calculator/stack_num_reg_0_31_13_13_i_27/CO[3]
                         net (fo=1, routed)           0.000    40.462    calculator/stack_num_reg_0_31_13_13_i_27_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.579 r  calculator/stack_num_reg_0_31_14_14_i_22/CO[3]
                         net (fo=1, routed)           0.000    40.579    calculator/stack_num_reg_0_31_14_14_i_22_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.696 r  calculator/stack_num_reg_0_31_15_15_i_17/CO[3]
                         net (fo=1, routed)           0.000    40.696    calculator/stack_num_reg_0_31_15_15_i_17_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.813 r  calculator/stack_num_reg_0_31_16_16_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.813    calculator/stack_num_reg_0_31_16_16_i_21_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.930 r  calculator/stack_num_reg_0_31_17_17_i_7/CO[3]
                         net (fo=1, routed)           0.000    40.930    calculator/stack_num_reg_0_31_17_17_i_7_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.047 r  calculator/stack_num_reg_0_31_18_18_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.047    calculator/stack_num_reg_0_31_18_18_i_4_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.204 r  calculator/stack_num_reg_0_31_19_19_i_3/CO[1]
                         net (fo=36, routed)          0.853    42.057    calculator/stack_num_reg_0_31_19_19_i_3_n_2
    SLICE_X49Y83         LUT3 (Prop_lut3_I0_O)        0.332    42.389 r  calculator/stack_num_reg_0_31_10_10_i_44/O
                         net (fo=1, routed)           0.000    42.389    calculator/stack_num_reg_0_31_10_10_i_44_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.939 r  calculator/stack_num_reg_0_31_10_10_i_37/CO[3]
                         net (fo=1, routed)           0.000    42.939    calculator/stack_num_reg_0_31_10_10_i_37_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.053 r  calculator/stack_num_reg_0_31_11_11_i_32/CO[3]
                         net (fo=1, routed)           0.000    43.053    calculator/stack_num_reg_0_31_11_11_i_32_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.167 r  calculator/stack_num_reg_0_31_12_12_i_32/CO[3]
                         net (fo=1, routed)           0.000    43.167    calculator/stack_num_reg_0_31_12_12_i_32_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.281 r  calculator/stack_num_reg_0_31_13_13_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.281    calculator/stack_num_reg_0_31_13_13_i_22_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.395 r  calculator/stack_num_reg_0_31_14_14_i_17/CO[3]
                         net (fo=1, routed)           0.000    43.395    calculator/stack_num_reg_0_31_14_14_i_17_n_0
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.509 r  calculator/stack_num_reg_0_31_15_15_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.509    calculator/stack_num_reg_0_31_15_15_i_12_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.623 r  calculator/stack_num_reg_0_31_16_16_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.623    calculator/stack_num_reg_0_31_16_16_i_16_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.737 r  calculator/stack_num_reg_0_31_17_17_i_4/CO[3]
                         net (fo=1, routed)           0.000    43.737    calculator/stack_num_reg_0_31_17_17_i_4_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.894 r  calculator/stack_num_reg_0_31_18_18_i_3/CO[1]
                         net (fo=36, routed)          0.864    44.758    calculator/stack_num_reg_0_31_18_18_i_3_n_2
    SLICE_X46Y89         LUT3 (Prop_lut3_I0_O)        0.329    45.087 r  calculator/stack_num_reg_0_31_9_9_i_44/O
                         net (fo=1, routed)           0.000    45.087    calculator/stack_num_reg_0_31_9_9_i_44_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.620 r  calculator/stack_num_reg_0_31_9_9_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.620    calculator/stack_num_reg_0_31_9_9_i_37_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.737 r  calculator/stack_num_reg_0_31_10_10_i_32/CO[3]
                         net (fo=1, routed)           0.000    45.737    calculator/stack_num_reg_0_31_10_10_i_32_n_0
    SLICE_X46Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.854 r  calculator/stack_num_reg_0_31_11_11_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.854    calculator/stack_num_reg_0_31_11_11_i_27_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.971 r  calculator/stack_num_reg_0_31_12_12_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.971    calculator/stack_num_reg_0_31_12_12_i_27_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.088 r  calculator/stack_num_reg_0_31_13_13_i_17/CO[3]
                         net (fo=1, routed)           0.000    46.088    calculator/stack_num_reg_0_31_13_13_i_17_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.205 r  calculator/stack_num_reg_0_31_14_14_i_12/CO[3]
                         net (fo=1, routed)           0.000    46.205    calculator/stack_num_reg_0_31_14_14_i_12_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.322 r  calculator/stack_num_reg_0_31_15_15_i_7/CO[3]
                         net (fo=1, routed)           0.000    46.322    calculator/stack_num_reg_0_31_15_15_i_7_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.439 r  calculator/stack_num_reg_0_31_16_16_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.439    calculator/stack_num_reg_0_31_16_16_i_10_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.596 r  calculator/stack_num_reg_0_31_17_17_i_3/CO[1]
                         net (fo=36, routed)          0.890    47.485    calculator/stack_num_reg_0_31_17_17_i_3_n_2
    SLICE_X45Y95         LUT3 (Prop_lut3_I0_O)        0.332    47.817 r  calculator/stack_num_reg_0_31_8_8_i_49/O
                         net (fo=1, routed)           0.000    47.817    calculator/stack_num_reg_0_31_8_8_i_49_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.367 r  calculator/stack_num_reg_0_31_8_8_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.367    calculator/stack_num_reg_0_31_8_8_i_42_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.481 r  calculator/stack_num_reg_0_31_9_9_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.481    calculator/stack_num_reg_0_31_9_9_i_32_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.595 r  calculator/stack_num_reg_0_31_10_10_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.595    calculator/stack_num_reg_0_31_10_10_i_27_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.709 r  calculator/stack_num_reg_0_31_11_11_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.709    calculator/stack_num_reg_0_31_11_11_i_22_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.823 r  calculator/stack_num_reg_0_31_12_12_i_22/CO[3]
                         net (fo=1, routed)           0.001    48.824    calculator/stack_num_reg_0_31_12_12_i_22_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.938 r  calculator/stack_num_reg_0_31_13_13_i_12/CO[3]
                         net (fo=1, routed)           0.000    48.938    calculator/stack_num_reg_0_31_13_13_i_12_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.052 r  calculator/stack_num_reg_0_31_14_14_i_7/CO[3]
                         net (fo=1, routed)           0.000    49.052    calculator/stack_num_reg_0_31_14_14_i_7_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.166 r  calculator/stack_num_reg_0_31_15_15_i_4/CO[3]
                         net (fo=1, routed)           0.000    49.166    calculator/stack_num_reg_0_31_15_15_i_4_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.323 r  calculator/stack_num_reg_0_31_16_16_i_4/CO[1]
                         net (fo=36, routed)          0.882    50.205    calculator/stack_num_reg_0_31_16_16_i_4_n_2
    SLICE_X43Y102        LUT3 (Prop_lut3_I0_O)        0.329    50.534 r  calculator/stack_num_reg_0_31_8_8_i_46/O
                         net (fo=1, routed)           0.000    50.534    calculator/stack_num_reg_0_31_8_8_i_46_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    51.066 r  calculator/stack_num_reg_0_31_8_8_i_37/CO[3]
                         net (fo=1, routed)           0.000    51.066    calculator/stack_num_reg_0_31_8_8_i_37_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.180 r  calculator/stack_num_reg_0_31_9_9_i_27/CO[3]
                         net (fo=1, routed)           0.000    51.180    calculator/stack_num_reg_0_31_9_9_i_27_n_0
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.294 r  calculator/stack_num_reg_0_31_10_10_i_22/CO[3]
                         net (fo=1, routed)           0.000    51.294    calculator/stack_num_reg_0_31_10_10_i_22_n_0
    SLICE_X43Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.408 r  calculator/stack_num_reg_0_31_11_11_i_17/CO[3]
                         net (fo=1, routed)           0.000    51.408    calculator/stack_num_reg_0_31_11_11_i_17_n_0
    SLICE_X43Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.522 r  calculator/stack_num_reg_0_31_12_12_i_17/CO[3]
                         net (fo=1, routed)           0.000    51.522    calculator/stack_num_reg_0_31_12_12_i_17_n_0
    SLICE_X43Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.636 r  calculator/stack_num_reg_0_31_13_13_i_7/CO[3]
                         net (fo=1, routed)           0.000    51.636    calculator/stack_num_reg_0_31_13_13_i_7_n_0
    SLICE_X43Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.750 r  calculator/stack_num_reg_0_31_14_14_i_4/CO[3]
                         net (fo=1, routed)           0.000    51.750    calculator/stack_num_reg_0_31_14_14_i_4_n_0
    SLICE_X43Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.907 r  calculator/stack_num_reg_0_31_15_15_i_3/CO[1]
                         net (fo=36, routed)          0.845    52.752    calculator/stack_num_reg_0_31_15_15_i_3_n_2
    SLICE_X44Y107        LUT3 (Prop_lut3_I0_O)        0.329    53.081 r  calculator/stack_num_reg_0_31_6_6_i_44/O
                         net (fo=1, routed)           0.000    53.081    calculator/stack_num_reg_0_31_6_6_i_44_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.631 r  calculator/stack_num_reg_0_31_6_6_i_37/CO[3]
                         net (fo=1, routed)           0.000    53.631    calculator/stack_num_reg_0_31_6_6_i_37_n_0
    SLICE_X44Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.745 r  calculator/stack_num_reg_0_31_7_7_i_32/CO[3]
                         net (fo=1, routed)           0.000    53.745    calculator/stack_num_reg_0_31_7_7_i_32_n_0
    SLICE_X44Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.859 r  calculator/stack_num_reg_0_31_8_8_i_32/CO[3]
                         net (fo=1, routed)           0.000    53.859    calculator/stack_num_reg_0_31_8_8_i_32_n_0
    SLICE_X44Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.973 r  calculator/stack_num_reg_0_31_9_9_i_22/CO[3]
                         net (fo=1, routed)           0.000    53.973    calculator/stack_num_reg_0_31_9_9_i_22_n_0
    SLICE_X44Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.087 r  calculator/stack_num_reg_0_31_10_10_i_17/CO[3]
                         net (fo=1, routed)           0.000    54.087    calculator/stack_num_reg_0_31_10_10_i_17_n_0
    SLICE_X44Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.201 r  calculator/stack_num_reg_0_31_11_11_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.201    calculator/stack_num_reg_0_31_11_11_i_12_n_0
    SLICE_X44Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.315 r  calculator/stack_num_reg_0_31_12_12_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.315    calculator/stack_num_reg_0_31_12_12_i_12_n_0
    SLICE_X44Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.429 r  calculator/stack_num_reg_0_31_13_13_i_4/CO[3]
                         net (fo=1, routed)           0.000    54.429    calculator/stack_num_reg_0_31_13_13_i_4_n_0
    SLICE_X44Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.586 r  calculator/stack_num_reg_0_31_14_14_i_3/CO[1]
                         net (fo=36, routed)          0.842    55.428    calculator/stack_num_reg_0_31_14_14_i_3_n_2
    SLICE_X47Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    56.213 r  calculator/stack_num_reg_0_31_5_5_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.213    calculator/stack_num_reg_0_31_5_5_i_37_n_0
    SLICE_X47Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.327 r  calculator/stack_num_reg_0_31_6_6_i_32/CO[3]
                         net (fo=1, routed)           0.000    56.327    calculator/stack_num_reg_0_31_6_6_i_32_n_0
    SLICE_X47Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.441 r  calculator/stack_num_reg_0_31_7_7_i_27/CO[3]
                         net (fo=1, routed)           0.000    56.441    calculator/stack_num_reg_0_31_7_7_i_27_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.555 r  calculator/stack_num_reg_0_31_8_8_i_27/CO[3]
                         net (fo=1, routed)           0.000    56.555    calculator/stack_num_reg_0_31_8_8_i_27_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.669 r  calculator/stack_num_reg_0_31_9_9_i_17/CO[3]
                         net (fo=1, routed)           0.000    56.669    calculator/stack_num_reg_0_31_9_9_i_17_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.783 r  calculator/stack_num_reg_0_31_10_10_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.783    calculator/stack_num_reg_0_31_10_10_i_12_n_0
    SLICE_X47Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.897 r  calculator/stack_num_reg_0_31_11_11_i_7/CO[3]
                         net (fo=1, routed)           0.000    56.897    calculator/stack_num_reg_0_31_11_11_i_7_n_0
    SLICE_X47Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.011 r  calculator/stack_num_reg_0_31_12_12_i_9/CO[3]
                         net (fo=1, routed)           0.000    57.011    calculator/stack_num_reg_0_31_12_12_i_9_n_0
    SLICE_X47Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.168 r  calculator/stack_num_reg_0_31_13_13_i_3/CO[1]
                         net (fo=36, routed)          0.599    57.767    calculator/stack_num_reg_0_31_13_13_i_3_n_2
    SLICE_X48Y120        LUT3 (Prop_lut3_I0_O)        0.329    58.096 r  calculator/stack_num_reg_0_31_4_4_i_49/O
                         net (fo=1, routed)           0.000    58.096    calculator/stack_num_reg_0_31_4_4_i_49_n_0
    SLICE_X48Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.646 r  calculator/stack_num_reg_0_31_4_4_i_42/CO[3]
                         net (fo=1, routed)           0.000    58.646    calculator/stack_num_reg_0_31_4_4_i_42_n_0
    SLICE_X48Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.760 r  calculator/stack_num_reg_0_31_5_5_i_32/CO[3]
                         net (fo=1, routed)           0.000    58.760    calculator/stack_num_reg_0_31_5_5_i_32_n_0
    SLICE_X48Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.874 r  calculator/stack_num_reg_0_31_6_6_i_27/CO[3]
                         net (fo=1, routed)           0.000    58.874    calculator/stack_num_reg_0_31_6_6_i_27_n_0
    SLICE_X48Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.988 r  calculator/stack_num_reg_0_31_7_7_i_22/CO[3]
                         net (fo=1, routed)           0.000    58.988    calculator/stack_num_reg_0_31_7_7_i_22_n_0
    SLICE_X48Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.102 r  calculator/stack_num_reg_0_31_8_8_i_22/CO[3]
                         net (fo=1, routed)           0.009    59.111    calculator/stack_num_reg_0_31_8_8_i_22_n_0
    SLICE_X48Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.225 r  calculator/stack_num_reg_0_31_9_9_i_12/CO[3]
                         net (fo=1, routed)           0.000    59.225    calculator/stack_num_reg_0_31_9_9_i_12_n_0
    SLICE_X48Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.339 r  calculator/stack_num_reg_0_31_10_10_i_7/CO[3]
                         net (fo=1, routed)           0.000    59.339    calculator/stack_num_reg_0_31_10_10_i_7_n_0
    SLICE_X48Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.453 r  calculator/stack_num_reg_0_31_11_11_i_4/CO[3]
                         net (fo=1, routed)           0.000    59.453    calculator/stack_num_reg_0_31_11_11_i_4_n_0
    SLICE_X48Y128        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.610 r  calculator/stack_num_reg_0_31_12_12_i_4/CO[1]
                         net (fo=36, routed)          0.818    60.429    calculator/stack_num_reg_0_31_12_12_i_4_n_2
    SLICE_X47Y125        LUT3 (Prop_lut3_I0_O)        0.329    60.758 r  calculator/stack_num_reg_0_31_3_3_i_44/O
                         net (fo=1, routed)           0.000    60.758    calculator/stack_num_reg_0_31_3_3_i_44_n_0
    SLICE_X47Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.308 r  calculator/stack_num_reg_0_31_3_3_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.308    calculator/stack_num_reg_0_31_3_3_i_37_n_0
    SLICE_X47Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.422 r  calculator/stack_num_reg_0_31_4_4_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.422    calculator/stack_num_reg_0_31_4_4_i_37_n_0
    SLICE_X47Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.536 r  calculator/stack_num_reg_0_31_5_5_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.536    calculator/stack_num_reg_0_31_5_5_i_27_n_0
    SLICE_X47Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.650 r  calculator/stack_num_reg_0_31_6_6_i_22/CO[3]
                         net (fo=1, routed)           0.000    61.650    calculator/stack_num_reg_0_31_6_6_i_22_n_0
    SLICE_X47Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.764 r  calculator/stack_num_reg_0_31_7_7_i_17/CO[3]
                         net (fo=1, routed)           0.000    61.764    calculator/stack_num_reg_0_31_7_7_i_17_n_0
    SLICE_X47Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.878 r  calculator/stack_num_reg_0_31_8_8_i_17/CO[3]
                         net (fo=1, routed)           0.000    61.878    calculator/stack_num_reg_0_31_8_8_i_17_n_0
    SLICE_X47Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.992 r  calculator/stack_num_reg_0_31_9_9_i_7/CO[3]
                         net (fo=1, routed)           0.000    61.992    calculator/stack_num_reg_0_31_9_9_i_7_n_0
    SLICE_X47Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.106 r  calculator/stack_num_reg_0_31_10_10_i_4/CO[3]
                         net (fo=1, routed)           0.000    62.106    calculator/stack_num_reg_0_31_10_10_i_4_n_0
    SLICE_X47Y133        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.263 r  calculator/stack_num_reg_0_31_11_11_i_3/CO[1]
                         net (fo=36, routed)          0.858    63.120    calculator/stack_num_reg_0_31_11_11_i_3_n_2
    SLICE_X48Y131        LUT3 (Prop_lut3_I0_O)        0.329    63.449 r  calculator/stack_num_reg_0_31_2_2_i_44/O
                         net (fo=1, routed)           0.000    63.449    calculator/stack_num_reg_0_31_2_2_i_44_n_0
    SLICE_X48Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.999 r  calculator/stack_num_reg_0_31_2_2_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.999    calculator/stack_num_reg_0_31_2_2_i_37_n_0
    SLICE_X48Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.113 r  calculator/stack_num_reg_0_31_3_3_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.113    calculator/stack_num_reg_0_31_3_3_i_32_n_0
    SLICE_X48Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.227 r  calculator/stack_num_reg_0_31_4_4_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.227    calculator/stack_num_reg_0_31_4_4_i_32_n_0
    SLICE_X48Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.341 r  calculator/stack_num_reg_0_31_5_5_i_22/CO[3]
                         net (fo=1, routed)           0.000    64.341    calculator/stack_num_reg_0_31_5_5_i_22_n_0
    SLICE_X48Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.455 r  calculator/stack_num_reg_0_31_6_6_i_17/CO[3]
                         net (fo=1, routed)           0.000    64.455    calculator/stack_num_reg_0_31_6_6_i_17_n_0
    SLICE_X48Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.569 r  calculator/stack_num_reg_0_31_7_7_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.569    calculator/stack_num_reg_0_31_7_7_i_12_n_0
    SLICE_X48Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.683 r  calculator/stack_num_reg_0_31_8_8_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.683    calculator/stack_num_reg_0_31_8_8_i_12_n_0
    SLICE_X48Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.797 r  calculator/stack_num_reg_0_31_9_9_i_4/CO[3]
                         net (fo=1, routed)           0.000    64.797    calculator/stack_num_reg_0_31_9_9_i_4_n_0
    SLICE_X48Y139        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.954 r  calculator/stack_num_reg_0_31_10_10_i_3/CO[1]
                         net (fo=36, routed)          0.711    65.666    calculator/stack_num_reg_0_31_10_10_i_3_n_2
    SLICE_X49Y136        LUT3 (Prop_lut3_I0_O)        0.329    65.995 r  calculator/stack_num_reg_0_31_1_1_i_44/O
                         net (fo=1, routed)           0.000    65.995    calculator/stack_num_reg_0_31_1_1_i_44_n_0
    SLICE_X49Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.545 r  calculator/stack_num_reg_0_31_1_1_i_37/CO[3]
                         net (fo=1, routed)           0.000    66.545    calculator/stack_num_reg_0_31_1_1_i_37_n_0
    SLICE_X49Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.659 r  calculator/stack_num_reg_0_31_2_2_i_32/CO[3]
                         net (fo=1, routed)           0.000    66.659    calculator/stack_num_reg_0_31_2_2_i_32_n_0
    SLICE_X49Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.773 r  calculator/stack_num_reg_0_31_3_3_i_27/CO[3]
                         net (fo=1, routed)           0.000    66.773    calculator/stack_num_reg_0_31_3_3_i_27_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.887 r  calculator/stack_num_reg_0_31_4_4_i_27/CO[3]
                         net (fo=1, routed)           0.000    66.887    calculator/stack_num_reg_0_31_4_4_i_27_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.001 r  calculator/stack_num_reg_0_31_5_5_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.001    calculator/stack_num_reg_0_31_5_5_i_17_n_0
    SLICE_X49Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.115 r  calculator/stack_num_reg_0_31_6_6_i_12/CO[3]
                         net (fo=1, routed)           0.000    67.115    calculator/stack_num_reg_0_31_6_6_i_12_n_0
    SLICE_X49Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.229 r  calculator/stack_num_reg_0_31_7_7_i_7/CO[3]
                         net (fo=1, routed)           0.000    67.229    calculator/stack_num_reg_0_31_7_7_i_7_n_0
    SLICE_X49Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.343 r  calculator/stack_num_reg_0_31_8_8_i_9/CO[3]
                         net (fo=1, routed)           0.000    67.343    calculator/stack_num_reg_0_31_8_8_i_9_n_0
    SLICE_X49Y144        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.500 r  calculator/stack_num_reg_0_31_9_9_i_3/CO[1]
                         net (fo=36, routed)          0.783    68.282    calculator/stack_num_reg_0_31_9_9_i_3_n_2
    SLICE_X47Y142        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    69.067 r  calculator/stack_num_reg_0_31_0_0_i_196/CO[3]
                         net (fo=1, routed)           0.000    69.067    calculator/stack_num_reg_0_31_0_0_i_196_n_0
    SLICE_X47Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.181 r  calculator/stack_num_reg_0_31_1_1_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.181    calculator/stack_num_reg_0_31_1_1_i_32_n_0
    SLICE_X47Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.295 r  calculator/stack_num_reg_0_31_2_2_i_27/CO[3]
                         net (fo=1, routed)           0.000    69.295    calculator/stack_num_reg_0_31_2_2_i_27_n_0
    SLICE_X47Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.409 r  calculator/stack_num_reg_0_31_3_3_i_22/CO[3]
                         net (fo=1, routed)           0.000    69.409    calculator/stack_num_reg_0_31_3_3_i_22_n_0
    SLICE_X47Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.523 r  calculator/stack_num_reg_0_31_4_4_i_22/CO[3]
                         net (fo=1, routed)           0.000    69.523    calculator/stack_num_reg_0_31_4_4_i_22_n_0
    SLICE_X47Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.637 r  calculator/stack_num_reg_0_31_5_5_i_12/CO[3]
                         net (fo=1, routed)           0.000    69.637    calculator/stack_num_reg_0_31_5_5_i_12_n_0
    SLICE_X47Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.751 r  calculator/stack_num_reg_0_31_6_6_i_7/CO[3]
                         net (fo=1, routed)           0.000    69.751    calculator/stack_num_reg_0_31_6_6_i_7_n_0
    SLICE_X47Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.865 r  calculator/stack_num_reg_0_31_7_7_i_4/CO[3]
                         net (fo=1, routed)           0.001    69.866    calculator/stack_num_reg_0_31_7_7_i_4_n_0
    SLICE_X47Y150        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.023 r  calculator/stack_num_reg_0_31_8_8_i_4/CO[1]
                         net (fo=36, routed)          0.737    70.760    calculator/stack_num_reg_0_31_8_8_i_4_n_2
    SLICE_X48Y148        LUT3 (Prop_lut3_I0_O)        0.329    71.089 r  calculator/stack_num_reg_0_31_0_0_i_224/O
                         net (fo=1, routed)           0.000    71.089    calculator/stack_num_reg_0_31_0_0_i_224_n_0
    SLICE_X48Y148        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.639 r  calculator/stack_num_reg_0_31_0_0_i_191/CO[3]
                         net (fo=1, routed)           0.000    71.639    calculator/stack_num_reg_0_31_0_0_i_191_n_0
    SLICE_X48Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.753 r  calculator/stack_num_reg_0_31_0_0_i_155/CO[3]
                         net (fo=1, routed)           0.001    71.754    calculator/stack_num_reg_0_31_0_0_i_155_n_0
    SLICE_X48Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.868 r  calculator/stack_num_reg_0_31_1_1_i_27/CO[3]
                         net (fo=1, routed)           0.000    71.868    calculator/stack_num_reg_0_31_1_1_i_27_n_0
    SLICE_X48Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.982 r  calculator/stack_num_reg_0_31_2_2_i_22/CO[3]
                         net (fo=1, routed)           0.000    71.982    calculator/stack_num_reg_0_31_2_2_i_22_n_0
    SLICE_X48Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.096 r  calculator/stack_num_reg_0_31_3_3_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.096    calculator/stack_num_reg_0_31_3_3_i_17_n_0
    SLICE_X48Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.210 r  calculator/stack_num_reg_0_31_4_4_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.210    calculator/stack_num_reg_0_31_4_4_i_17_n_0
    SLICE_X48Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.324 r  calculator/stack_num_reg_0_31_5_5_i_7/CO[3]
                         net (fo=1, routed)           0.000    72.324    calculator/stack_num_reg_0_31_5_5_i_7_n_0
    SLICE_X48Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.438 r  calculator/stack_num_reg_0_31_6_6_i_4/CO[3]
                         net (fo=1, routed)           0.000    72.438    calculator/stack_num_reg_0_31_6_6_i_4_n_0
    SLICE_X48Y156        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.595 r  calculator/stack_num_reg_0_31_7_7_i_3/CO[1]
                         net (fo=36, routed)          0.592    73.186    calculator/stack_num_reg_0_31_7_7_i_3_n_2
    SLICE_X49Y154        LUT3 (Prop_lut3_I0_O)        0.329    73.515 r  calculator/stack_num_reg_0_31_0_0_i_221/O
                         net (fo=1, routed)           0.000    73.515    calculator/stack_num_reg_0_31_0_0_i_221_n_0
    SLICE_X49Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.065 r  calculator/stack_num_reg_0_31_0_0_i_186/CO[3]
                         net (fo=1, routed)           0.000    74.065    calculator/stack_num_reg_0_31_0_0_i_186_n_0
    SLICE_X49Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.179 r  calculator/stack_num_reg_0_31_0_0_i_150/CO[3]
                         net (fo=1, routed)           0.000    74.179    calculator/stack_num_reg_0_31_0_0_i_150_n_0
    SLICE_X49Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.293 r  calculator/stack_num_reg_0_31_0_0_i_119/CO[3]
                         net (fo=1, routed)           0.000    74.293    calculator/stack_num_reg_0_31_0_0_i_119_n_0
    SLICE_X49Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.407 r  calculator/stack_num_reg_0_31_1_1_i_22/CO[3]
                         net (fo=1, routed)           0.000    74.407    calculator/stack_num_reg_0_31_1_1_i_22_n_0
    SLICE_X49Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.521 r  calculator/stack_num_reg_0_31_2_2_i_17/CO[3]
                         net (fo=1, routed)           0.000    74.521    calculator/stack_num_reg_0_31_2_2_i_17_n_0
    SLICE_X49Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.635 r  calculator/stack_num_reg_0_31_3_3_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.635    calculator/stack_num_reg_0_31_3_3_i_12_n_0
    SLICE_X49Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.749 r  calculator/stack_num_reg_0_31_4_4_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.749    calculator/stack_num_reg_0_31_4_4_i_12_n_0
    SLICE_X49Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.863 r  calculator/stack_num_reg_0_31_5_5_i_4/CO[3]
                         net (fo=1, routed)           0.000    74.863    calculator/stack_num_reg_0_31_5_5_i_4_n_0
    SLICE_X49Y162        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.020 r  calculator/stack_num_reg_0_31_6_6_i_3/CO[1]
                         net (fo=36, routed)          1.000    76.020    calculator/stack_num_reg_0_31_6_6_i_3_n_2
    SLICE_X48Y157        LUT3 (Prop_lut3_I0_O)        0.329    76.349 r  calculator/stack_num_reg_0_31_0_0_i_218/O
                         net (fo=1, routed)           0.000    76.349    calculator/stack_num_reg_0_31_0_0_i_218_n_0
    SLICE_X48Y157        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.899 r  calculator/stack_num_reg_0_31_0_0_i_181/CO[3]
                         net (fo=1, routed)           0.000    76.899    calculator/stack_num_reg_0_31_0_0_i_181_n_0
    SLICE_X48Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.013 r  calculator/stack_num_reg_0_31_0_0_i_145/CO[3]
                         net (fo=1, routed)           0.000    77.013    calculator/stack_num_reg_0_31_0_0_i_145_n_0
    SLICE_X48Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.127 r  calculator/stack_num_reg_0_31_0_0_i_114/CO[3]
                         net (fo=1, routed)           0.000    77.127    calculator/stack_num_reg_0_31_0_0_i_114_n_0
    SLICE_X48Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.241 r  calculator/stack_num_reg_0_31_0_0_i_88/CO[3]
                         net (fo=1, routed)           0.000    77.241    calculator/stack_num_reg_0_31_0_0_i_88_n_0
    SLICE_X48Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.355 r  calculator/stack_num_reg_0_31_1_1_i_17/CO[3]
                         net (fo=1, routed)           0.000    77.355    calculator/stack_num_reg_0_31_1_1_i_17_n_0
    SLICE_X48Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.469 r  calculator/stack_num_reg_0_31_2_2_i_12/CO[3]
                         net (fo=1, routed)           0.000    77.469    calculator/stack_num_reg_0_31_2_2_i_12_n_0
    SLICE_X48Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.583 r  calculator/stack_num_reg_0_31_3_3_i_7/CO[3]
                         net (fo=1, routed)           0.000    77.583    calculator/stack_num_reg_0_31_3_3_i_7_n_0
    SLICE_X48Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.697 r  calculator/stack_num_reg_0_31_4_4_i_9/CO[3]
                         net (fo=1, routed)           0.000    77.697    calculator/stack_num_reg_0_31_4_4_i_9_n_0
    SLICE_X48Y165        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.854 r  calculator/stack_num_reg_0_31_5_5_i_3/CO[1]
                         net (fo=36, routed)          0.835    78.689    calculator/stack_num_reg_0_31_5_5_i_3_n_2
    SLICE_X50Y162        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    79.489 r  calculator/stack_num_reg_0_31_0_0_i_176/CO[3]
                         net (fo=1, routed)           0.000    79.489    calculator/stack_num_reg_0_31_0_0_i_176_n_0
    SLICE_X50Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.606 r  calculator/stack_num_reg_0_31_0_0_i_140/CO[3]
                         net (fo=1, routed)           0.000    79.606    calculator/stack_num_reg_0_31_0_0_i_140_n_0
    SLICE_X50Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.723 r  calculator/stack_num_reg_0_31_0_0_i_109/CO[3]
                         net (fo=1, routed)           0.000    79.723    calculator/stack_num_reg_0_31_0_0_i_109_n_0
    SLICE_X50Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.840 r  calculator/stack_num_reg_0_31_0_0_i_83/CO[3]
                         net (fo=1, routed)           0.000    79.840    calculator/stack_num_reg_0_31_0_0_i_83_n_0
    SLICE_X50Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.957 r  calculator/stack_num_reg_0_31_0_0_i_62/CO[3]
                         net (fo=1, routed)           0.000    79.957    calculator/stack_num_reg_0_31_0_0_i_62_n_0
    SLICE_X50Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.074 r  calculator/stack_num_reg_0_31_1_1_i_12/CO[3]
                         net (fo=1, routed)           0.000    80.074    calculator/stack_num_reg_0_31_1_1_i_12_n_0
    SLICE_X50Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.191 r  calculator/stack_num_reg_0_31_2_2_i_7/CO[3]
                         net (fo=1, routed)           0.000    80.191    calculator/stack_num_reg_0_31_2_2_i_7_n_0
    SLICE_X50Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.308 r  calculator/stack_num_reg_0_31_3_3_i_4/CO[3]
                         net (fo=1, routed)           0.000    80.308    calculator/stack_num_reg_0_31_3_3_i_4_n_0
    SLICE_X50Y170        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.465 r  calculator/stack_num_reg_0_31_4_4_i_4/CO[1]
                         net (fo=36, routed)          0.760    81.225    calculator/stack_num_reg_0_31_4_4_i_4_n_2
    SLICE_X47Y167        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    82.013 r  calculator/stack_num_reg_0_31_0_0_i_171/CO[3]
                         net (fo=1, routed)           0.000    82.013    calculator/stack_num_reg_0_31_0_0_i_171_n_0
    SLICE_X47Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.127 r  calculator/stack_num_reg_0_31_0_0_i_135/CO[3]
                         net (fo=1, routed)           0.000    82.127    calculator/stack_num_reg_0_31_0_0_i_135_n_0
    SLICE_X47Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.241 r  calculator/stack_num_reg_0_31_0_0_i_104/CO[3]
                         net (fo=1, routed)           0.000    82.241    calculator/stack_num_reg_0_31_0_0_i_104_n_0
    SLICE_X47Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.355 r  calculator/stack_num_reg_0_31_0_0_i_78/CO[3]
                         net (fo=1, routed)           0.000    82.355    calculator/stack_num_reg_0_31_0_0_i_78_n_0
    SLICE_X47Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.469 r  calculator/stack_num_reg_0_31_0_0_i_57/CO[3]
                         net (fo=1, routed)           0.000    82.469    calculator/stack_num_reg_0_31_0_0_i_57_n_0
    SLICE_X47Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.583 r  calculator/stack_num_reg_0_31_0_0_i_41/CO[3]
                         net (fo=1, routed)           0.000    82.583    calculator/stack_num_reg_0_31_0_0_i_41_n_0
    SLICE_X47Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.697 r  calculator/stack_num_reg_0_31_1_1_i_7/CO[3]
                         net (fo=1, routed)           0.000    82.697    calculator/stack_num_reg_0_31_1_1_i_7_n_0
    SLICE_X47Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.811 r  calculator/stack_num_reg_0_31_2_2_i_4/CO[3]
                         net (fo=1, routed)           0.009    82.820    calculator/stack_num_reg_0_31_2_2_i_4_n_0
    SLICE_X47Y175        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.977 r  calculator/stack_num_reg_0_31_3_3_i_3/CO[1]
                         net (fo=36, routed)          0.866    83.842    calculator/stack_num_reg_0_31_3_3_i_3_n_2
    SLICE_X51Y169        LUT3 (Prop_lut3_I0_O)        0.329    84.171 r  calculator/stack_num_reg_0_31_0_0_i_209/O
                         net (fo=1, routed)           0.000    84.171    calculator/stack_num_reg_0_31_0_0_i_209_n_0
    SLICE_X51Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.721 r  calculator/stack_num_reg_0_31_0_0_i_166/CO[3]
                         net (fo=1, routed)           0.000    84.721    calculator/stack_num_reg_0_31_0_0_i_166_n_0
    SLICE_X51Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.835 r  calculator/stack_num_reg_0_31_0_0_i_130/CO[3]
                         net (fo=1, routed)           0.000    84.835    calculator/stack_num_reg_0_31_0_0_i_130_n_0
    SLICE_X51Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.949 r  calculator/stack_num_reg_0_31_0_0_i_99/CO[3]
                         net (fo=1, routed)           0.000    84.949    calculator/stack_num_reg_0_31_0_0_i_99_n_0
    SLICE_X51Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.063 r  calculator/stack_num_reg_0_31_0_0_i_73/CO[3]
                         net (fo=1, routed)           0.000    85.063    calculator/stack_num_reg_0_31_0_0_i_73_n_0
    SLICE_X51Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.177 r  calculator/stack_num_reg_0_31_0_0_i_52/CO[3]
                         net (fo=1, routed)           0.000    85.177    calculator/stack_num_reg_0_31_0_0_i_52_n_0
    SLICE_X51Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.291 r  calculator/stack_num_reg_0_31_0_0_i_36/CO[3]
                         net (fo=1, routed)           0.009    85.300    calculator/stack_num_reg_0_31_0_0_i_36_n_0
    SLICE_X51Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.414 r  calculator/stack_num_reg_0_31_0_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    85.414    calculator/stack_num_reg_0_31_0_0_i_25_n_0
    SLICE_X51Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.528 r  calculator/stack_num_reg_0_31_1_1_i_4/CO[3]
                         net (fo=1, routed)           0.000    85.528    calculator/stack_num_reg_0_31_1_1_i_4_n_0
    SLICE_X51Y177        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.685 r  calculator/stack_num_reg_0_31_2_2_i_3/CO[1]
                         net (fo=36, routed)          0.898    86.583    calculator/stack_num_reg_0_31_2_2_i_3_n_2
    SLICE_X46Y172        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    87.383 r  calculator/stack_num_reg_0_31_0_0_i_161/CO[3]
                         net (fo=1, routed)           0.000    87.383    calculator/stack_num_reg_0_31_0_0_i_161_n_0
    SLICE_X46Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.500 r  calculator/stack_num_reg_0_31_0_0_i_125/CO[3]
                         net (fo=1, routed)           0.000    87.500    calculator/stack_num_reg_0_31_0_0_i_125_n_0
    SLICE_X46Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.617 r  calculator/stack_num_reg_0_31_0_0_i_94/CO[3]
                         net (fo=1, routed)           0.009    87.626    calculator/stack_num_reg_0_31_0_0_i_94_n_0
    SLICE_X46Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.743 r  calculator/stack_num_reg_0_31_0_0_i_68/CO[3]
                         net (fo=1, routed)           0.000    87.743    calculator/stack_num_reg_0_31_0_0_i_68_n_0
    SLICE_X46Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.860 r  calculator/stack_num_reg_0_31_0_0_i_47/CO[3]
                         net (fo=1, routed)           0.000    87.860    calculator/stack_num_reg_0_31_0_0_i_47_n_0
    SLICE_X46Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.977 r  calculator/stack_num_reg_0_31_0_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    87.977    calculator/stack_num_reg_0_31_0_0_i_31_n_0
    SLICE_X46Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.094 r  calculator/stack_num_reg_0_31_0_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.094    calculator/stack_num_reg_0_31_0_0_i_20_n_0
    SLICE_X46Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.211 r  calculator/stack_num_reg_0_31_0_0_i_16/CO[3]
                         net (fo=1, routed)           0.000    88.211    calculator/stack_num_reg_0_31_0_0_i_16_n_0
    SLICE_X46Y180        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.368 r  calculator/stack_num_reg_0_31_1_1_i_3/CO[1]
                         net (fo=36, routed)          1.194    89.562    calculator/stack_num_reg_0_31_1_1_i_3_n_2
    SLICE_X47Y160        LUT5 (Prop_lut5_I4_O)        0.332    89.894 r  calculator/stack_num_reg_0_31_1_1_i_1/O
                         net (fo=2, routed)           0.189    90.083    calculator/stack_num_reg_0_31_1_1/D
    SLICE_X46Y160        RAMD32                                       r  calculator/stack_num_reg_0_31_1_1/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    B8                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464    11.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.669    15.422    calculator/stack_num_reg_0_31_1_1/WCLK
    SLICE_X46Y160        RAMD32                                       r  calculator/stack_num_reg_0_31_1_1/DP/CLK
                         clock pessimism              0.195    15.617    
                         clock uncertainty           -0.035    15.582    
    SLICE_X46Y160        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    15.324    calculator/stack_num_reg_0_31_1_1/DP
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                         -90.083    
  -------------------------------------------------------------------
                         slack                                -74.760    

Slack (VIOLATED) :        -73.958ns  (required time - arrival time)
  Source:                 calculator/a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calculator/stack_num_reg_0_31_2_2/DP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        83.377ns  (logic 54.662ns (65.560%)  route 28.715ns (34.440%))
  Logic Levels:           291  (CARRY4=267 LUT2=1 LUT3=22 LUT5=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.245ns = ( 15.245 - 10.000 ) 
    Source Clock Delay      (SCD):    5.578ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.630     5.578    calculator/clk_IBUF_BUFG
    SLICE_X47Y62         FDRE                                         r  calculator/a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDRE (Prop_fdre_C_Q)         0.456     6.034 r  calculator/a_reg[0]/Q
                         net (fo=13, routed)          0.503     6.537    calculator/a[0]
    SLICE_X46Y62         LUT2 (Prop_lut2_I0_O)        0.124     6.661 r  calculator/stack_num_reg_0_31_23_23_i_45/O
                         net (fo=1, routed)           0.000     6.661    calculator/stack_num_reg_0_31_23_23_i_45_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.174 r  calculator/stack_num_reg_0_31_23_23_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.174    calculator/stack_num_reg_0_31_23_23_i_37_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.291 r  calculator/stack_num_reg_0_31_24_24_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.291    calculator/stack_num_reg_0_31_24_24_i_42_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.408 r  calculator/stack_num_reg_0_31_25_25_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.408    calculator/stack_num_reg_0_31_25_25_i_27_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.525 r  calculator/stack_num_reg_0_31_26_26_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.525    calculator/stack_num_reg_0_31_26_26_i_22_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.642 r  calculator/stack_num_reg_0_31_27_27_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.642    calculator/stack_num_reg_0_31_27_27_i_17_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.759 r  calculator/stack_num_reg_0_31_28_28_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.759    calculator/stack_num_reg_0_31_28_28_i_22_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.876 r  calculator/stack_num_reg_0_31_29_29_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.876    calculator/stack_num_reg_0_31_29_29_i_7_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.993 r  calculator/stack_num_reg_0_31_30_30_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.993    calculator/stack_num_reg_0_31_30_30_i_4_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.247 r  calculator/stack_num_reg_0_31_31_31_i_3/CO[0]
                         net (fo=36, routed)          0.973     9.220    calculator/stack_num_reg_0_31_31_31_i_3_n_3
    SLICE_X45Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    10.043 r  calculator/stack_num_reg_0_31_22_22_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.043    calculator/stack_num_reg_0_31_22_22_i_37_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.157 r  calculator/stack_num_reg_0_31_23_23_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.157    calculator/stack_num_reg_0_31_23_23_i_32_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.271 r  calculator/stack_num_reg_0_31_24_24_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.271    calculator/stack_num_reg_0_31_24_24_i_37_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.385 r  calculator/stack_num_reg_0_31_25_25_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.385    calculator/stack_num_reg_0_31_25_25_i_22_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.499 r  calculator/stack_num_reg_0_31_26_26_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.499    calculator/stack_num_reg_0_31_26_26_i_17_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.613 r  calculator/stack_num_reg_0_31_27_27_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.613    calculator/stack_num_reg_0_31_27_27_i_12_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.727 r  calculator/stack_num_reg_0_31_28_28_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.727    calculator/stack_num_reg_0_31_28_28_i_17_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.841 r  calculator/stack_num_reg_0_31_29_29_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.841    calculator/stack_num_reg_0_31_29_29_i_4_n_0
    SLICE_X45Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.998 r  calculator/stack_num_reg_0_31_30_30_i_3/CO[1]
                         net (fo=36, routed)          0.933    11.932    calculator/stack_num_reg_0_31_30_30_i_3_n_2
    SLICE_X44Y61         LUT3 (Prop_lut3_I0_O)        0.329    12.261 r  calculator/stack_num_reg_0_31_21_21_i_44/O
                         net (fo=1, routed)           0.000    12.261    calculator/stack_num_reg_0_31_21_21_i_44_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.811 r  calculator/stack_num_reg_0_31_21_21_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.811    calculator/stack_num_reg_0_31_21_21_i_37_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.925 r  calculator/stack_num_reg_0_31_22_22_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.925    calculator/stack_num_reg_0_31_22_22_i_32_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.039 r  calculator/stack_num_reg_0_31_23_23_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.039    calculator/stack_num_reg_0_31_23_23_i_27_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.153 r  calculator/stack_num_reg_0_31_24_24_i_32/CO[3]
                         net (fo=1, routed)           0.000    13.153    calculator/stack_num_reg_0_31_24_24_i_32_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.267 r  calculator/stack_num_reg_0_31_25_25_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.267    calculator/stack_num_reg_0_31_25_25_i_17_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.381 r  calculator/stack_num_reg_0_31_26_26_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.381    calculator/stack_num_reg_0_31_26_26_i_12_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.495 r  calculator/stack_num_reg_0_31_27_27_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.495    calculator/stack_num_reg_0_31_27_27_i_7_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.609 r  calculator/stack_num_reg_0_31_28_28_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.609    calculator/stack_num_reg_0_31_28_28_i_10_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.766 r  calculator/stack_num_reg_0_31_29_29_i_3/CO[1]
                         net (fo=36, routed)          0.932    14.698    calculator/stack_num_reg_0_31_29_29_i_3_n_2
    SLICE_X43Y64         LUT3 (Prop_lut3_I0_O)        0.329    15.027 r  calculator/stack_num_reg_0_31_21_21_i_40/O
                         net (fo=1, routed)           0.000    15.027    calculator/stack_num_reg_0_31_21_21_i_40_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.577 r  calculator/stack_num_reg_0_31_21_21_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.577    calculator/stack_num_reg_0_31_21_21_i_32_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.691 r  calculator/stack_num_reg_0_31_22_22_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.691    calculator/stack_num_reg_0_31_22_22_i_27_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.805 r  calculator/stack_num_reg_0_31_23_23_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.805    calculator/stack_num_reg_0_31_23_23_i_22_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.919 r  calculator/stack_num_reg_0_31_24_24_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.919    calculator/stack_num_reg_0_31_24_24_i_27_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.033 r  calculator/stack_num_reg_0_31_25_25_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.033    calculator/stack_num_reg_0_31_25_25_i_12_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.147 r  calculator/stack_num_reg_0_31_26_26_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.147    calculator/stack_num_reg_0_31_26_26_i_7_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.261 r  calculator/stack_num_reg_0_31_27_27_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.261    calculator/stack_num_reg_0_31_27_27_i_4_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.418 r  calculator/stack_num_reg_0_31_28_28_i_4/CO[1]
                         net (fo=36, routed)          1.173    17.591    calculator/stack_num_reg_0_31_28_28_i_4_n_2
    SLICE_X48Y63         LUT3 (Prop_lut3_I0_O)        0.329    17.920 r  calculator/stack_num_reg_0_31_19_19_i_43/O
                         net (fo=1, routed)           0.000    17.920    calculator/stack_num_reg_0_31_19_19_i_43_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.318 r  calculator/stack_num_reg_0_31_19_19_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.318    calculator/stack_num_reg_0_31_19_19_i_37_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.432 r  calculator/stack_num_reg_0_31_20_20_i_42/CO[3]
                         net (fo=1, routed)           0.000    18.432    calculator/stack_num_reg_0_31_20_20_i_42_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.546 r  calculator/stack_num_reg_0_31_21_21_i_27/CO[3]
                         net (fo=1, routed)           0.000    18.546    calculator/stack_num_reg_0_31_21_21_i_27_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.660 r  calculator/stack_num_reg_0_31_22_22_i_22/CO[3]
                         net (fo=1, routed)           0.000    18.660    calculator/stack_num_reg_0_31_22_22_i_22_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.774 r  calculator/stack_num_reg_0_31_23_23_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.774    calculator/stack_num_reg_0_31_23_23_i_17_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.888 r  calculator/stack_num_reg_0_31_24_24_i_22/CO[3]
                         net (fo=1, routed)           0.000    18.888    calculator/stack_num_reg_0_31_24_24_i_22_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.002 r  calculator/stack_num_reg_0_31_25_25_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.002    calculator/stack_num_reg_0_31_25_25_i_7_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.116 r  calculator/stack_num_reg_0_31_26_26_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.116    calculator/stack_num_reg_0_31_26_26_i_4_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.273 r  calculator/stack_num_reg_0_31_27_27_i_3/CO[1]
                         net (fo=36, routed)          0.924    20.197    calculator/stack_num_reg_0_31_27_27_i_3_n_2
    SLICE_X49Y64         LUT3 (Prop_lut3_I0_O)        0.329    20.526 r  calculator/stack_num_reg_0_31_18_18_i_44/O
                         net (fo=1, routed)           0.000    20.526    calculator/stack_num_reg_0_31_18_18_i_44_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.076 r  calculator/stack_num_reg_0_31_18_18_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.076    calculator/stack_num_reg_0_31_18_18_i_37_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.190 r  calculator/stack_num_reg_0_31_19_19_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.190    calculator/stack_num_reg_0_31_19_19_i_32_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.304 r  calculator/stack_num_reg_0_31_20_20_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.304    calculator/stack_num_reg_0_31_20_20_i_37_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.418 r  calculator/stack_num_reg_0_31_21_21_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.418    calculator/stack_num_reg_0_31_21_21_i_22_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.532 r  calculator/stack_num_reg_0_31_22_22_i_17/CO[3]
                         net (fo=1, routed)           0.000    21.532    calculator/stack_num_reg_0_31_22_22_i_17_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.646 r  calculator/stack_num_reg_0_31_23_23_i_12/CO[3]
                         net (fo=1, routed)           0.000    21.646    calculator/stack_num_reg_0_31_23_23_i_12_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.760 r  calculator/stack_num_reg_0_31_24_24_i_17/CO[3]
                         net (fo=1, routed)           0.000    21.760    calculator/stack_num_reg_0_31_24_24_i_17_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.874 r  calculator/stack_num_reg_0_31_25_25_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.874    calculator/stack_num_reg_0_31_25_25_i_4_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.031 r  calculator/stack_num_reg_0_31_26_26_i_3/CO[1]
                         net (fo=36, routed)          0.996    23.027    calculator/stack_num_reg_0_31_26_26_i_3_n_2
    SLICE_X50Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    23.827 r  calculator/stack_num_reg_0_31_17_17_i_37/CO[3]
                         net (fo=1, routed)           0.000    23.827    calculator/stack_num_reg_0_31_17_17_i_37_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.944 r  calculator/stack_num_reg_0_31_18_18_i_32/CO[3]
                         net (fo=1, routed)           0.000    23.944    calculator/stack_num_reg_0_31_18_18_i_32_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.061 r  calculator/stack_num_reg_0_31_19_19_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.061    calculator/stack_num_reg_0_31_19_19_i_27_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.178 r  calculator/stack_num_reg_0_31_20_20_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.178    calculator/stack_num_reg_0_31_20_20_i_32_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.295 r  calculator/stack_num_reg_0_31_21_21_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.295    calculator/stack_num_reg_0_31_21_21_i_17_n_0
    SLICE_X50Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.412 r  calculator/stack_num_reg_0_31_22_22_i_12/CO[3]
                         net (fo=1, routed)           0.000    24.412    calculator/stack_num_reg_0_31_22_22_i_12_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.529 r  calculator/stack_num_reg_0_31_23_23_i_7/CO[3]
                         net (fo=1, routed)           0.000    24.529    calculator/stack_num_reg_0_31_23_23_i_7_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.646 r  calculator/stack_num_reg_0_31_24_24_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.646    calculator/stack_num_reg_0_31_24_24_i_10_n_0
    SLICE_X50Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.803 r  calculator/stack_num_reg_0_31_25_25_i_3/CO[1]
                         net (fo=36, routed)          1.016    25.820    calculator/stack_num_reg_0_31_25_25_i_3_n_2
    SLICE_X47Y64         LUT3 (Prop_lut3_I0_O)        0.332    26.152 r  calculator/stack_num_reg_0_31_16_16_i_53/O
                         net (fo=1, routed)           0.000    26.152    calculator/stack_num_reg_0_31_16_16_i_53_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.702 r  calculator/stack_num_reg_0_31_16_16_i_46/CO[3]
                         net (fo=1, routed)           0.000    26.702    calculator/stack_num_reg_0_31_16_16_i_46_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.816 r  calculator/stack_num_reg_0_31_17_17_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.816    calculator/stack_num_reg_0_31_17_17_i_32_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.930 r  calculator/stack_num_reg_0_31_18_18_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.930    calculator/stack_num_reg_0_31_18_18_i_27_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.044 r  calculator/stack_num_reg_0_31_19_19_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.044    calculator/stack_num_reg_0_31_19_19_i_22_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.158 r  calculator/stack_num_reg_0_31_20_20_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.158    calculator/stack_num_reg_0_31_20_20_i_27_n_0
    SLICE_X47Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.272 r  calculator/stack_num_reg_0_31_21_21_i_12/CO[3]
                         net (fo=1, routed)           0.000    27.272    calculator/stack_num_reg_0_31_21_21_i_12_n_0
    SLICE_X47Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.386 r  calculator/stack_num_reg_0_31_22_22_i_7/CO[3]
                         net (fo=1, routed)           0.000    27.386    calculator/stack_num_reg_0_31_22_22_i_7_n_0
    SLICE_X47Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.500 r  calculator/stack_num_reg_0_31_23_23_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.500    calculator/stack_num_reg_0_31_23_23_i_4_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.657 r  calculator/stack_num_reg_0_31_24_24_i_4/CO[1]
                         net (fo=36, routed)          0.962    28.619    calculator/stack_num_reg_0_31_24_24_i_4_n_2
    SLICE_X41Y63         LUT3 (Prop_lut3_I0_O)        0.329    28.948 r  calculator/stack_num_reg_0_31_15_15_i_44/O
                         net (fo=1, routed)           0.000    28.948    calculator/stack_num_reg_0_31_15_15_i_44_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.498 r  calculator/stack_num_reg_0_31_15_15_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.498    calculator/stack_num_reg_0_31_15_15_i_37_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.612 r  calculator/stack_num_reg_0_31_16_16_i_41/CO[3]
                         net (fo=1, routed)           0.000    29.612    calculator/stack_num_reg_0_31_16_16_i_41_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.726 r  calculator/stack_num_reg_0_31_17_17_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.726    calculator/stack_num_reg_0_31_17_17_i_27_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.840 r  calculator/stack_num_reg_0_31_18_18_i_22/CO[3]
                         net (fo=1, routed)           0.000    29.840    calculator/stack_num_reg_0_31_18_18_i_22_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.954 r  calculator/stack_num_reg_0_31_19_19_i_17/CO[3]
                         net (fo=1, routed)           0.000    29.954    calculator/stack_num_reg_0_31_19_19_i_17_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.068 r  calculator/stack_num_reg_0_31_20_20_i_22/CO[3]
                         net (fo=1, routed)           0.000    30.068    calculator/stack_num_reg_0_31_20_20_i_22_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.182 r  calculator/stack_num_reg_0_31_21_21_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.182    calculator/stack_num_reg_0_31_21_21_i_7_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.296 r  calculator/stack_num_reg_0_31_22_22_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.296    calculator/stack_num_reg_0_31_22_22_i_4_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.453 r  calculator/stack_num_reg_0_31_23_23_i_3/CO[1]
                         net (fo=36, routed)          0.913    31.365    calculator/stack_num_reg_0_31_23_23_i_3_n_2
    SLICE_X40Y63         LUT3 (Prop_lut3_I0_O)        0.329    31.694 r  calculator/stack_num_reg_0_31_14_14_i_44/O
                         net (fo=1, routed)           0.000    31.694    calculator/stack_num_reg_0_31_14_14_i_44_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.244 r  calculator/stack_num_reg_0_31_14_14_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.244    calculator/stack_num_reg_0_31_14_14_i_37_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.358 r  calculator/stack_num_reg_0_31_15_15_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.358    calculator/stack_num_reg_0_31_15_15_i_32_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.472 r  calculator/stack_num_reg_0_31_16_16_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.472    calculator/stack_num_reg_0_31_16_16_i_36_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.586 r  calculator/stack_num_reg_0_31_17_17_i_22/CO[3]
                         net (fo=1, routed)           0.000    32.586    calculator/stack_num_reg_0_31_17_17_i_22_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.700 r  calculator/stack_num_reg_0_31_18_18_i_17/CO[3]
                         net (fo=1, routed)           0.000    32.700    calculator/stack_num_reg_0_31_18_18_i_17_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.814 r  calculator/stack_num_reg_0_31_19_19_i_12/CO[3]
                         net (fo=1, routed)           0.000    32.814    calculator/stack_num_reg_0_31_19_19_i_12_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.928 r  calculator/stack_num_reg_0_31_20_20_i_17/CO[3]
                         net (fo=1, routed)           0.000    32.928    calculator/stack_num_reg_0_31_20_20_i_17_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.042 r  calculator/stack_num_reg_0_31_21_21_i_4/CO[3]
                         net (fo=1, routed)           0.000    33.042    calculator/stack_num_reg_0_31_21_21_i_4_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.199 r  calculator/stack_num_reg_0_31_22_22_i_3/CO[1]
                         net (fo=36, routed)          1.011    34.210    calculator/stack_num_reg_0_31_22_22_i_3_n_2
    SLICE_X38Y63         LUT3 (Prop_lut3_I0_O)        0.329    34.539 r  calculator/stack_num_reg_0_31_13_13_i_44/O
                         net (fo=1, routed)           0.000    34.539    calculator/stack_num_reg_0_31_13_13_i_44_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.072 r  calculator/stack_num_reg_0_31_13_13_i_37/CO[3]
                         net (fo=1, routed)           0.000    35.072    calculator/stack_num_reg_0_31_13_13_i_37_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.189 r  calculator/stack_num_reg_0_31_14_14_i_32/CO[3]
                         net (fo=1, routed)           0.000    35.189    calculator/stack_num_reg_0_31_14_14_i_32_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.306 r  calculator/stack_num_reg_0_31_15_15_i_27/CO[3]
                         net (fo=1, routed)           0.000    35.306    calculator/stack_num_reg_0_31_15_15_i_27_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.423 r  calculator/stack_num_reg_0_31_16_16_i_31/CO[3]
                         net (fo=1, routed)           0.000    35.423    calculator/stack_num_reg_0_31_16_16_i_31_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.540 r  calculator/stack_num_reg_0_31_17_17_i_17/CO[3]
                         net (fo=1, routed)           0.000    35.540    calculator/stack_num_reg_0_31_17_17_i_17_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.657 r  calculator/stack_num_reg_0_31_18_18_i_12/CO[3]
                         net (fo=1, routed)           0.000    35.657    calculator/stack_num_reg_0_31_18_18_i_12_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.774 r  calculator/stack_num_reg_0_31_19_19_i_7/CO[3]
                         net (fo=1, routed)           0.000    35.774    calculator/stack_num_reg_0_31_19_19_i_7_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.891 r  calculator/stack_num_reg_0_31_20_20_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.891    calculator/stack_num_reg_0_31_20_20_i_10_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.048 r  calculator/stack_num_reg_0_31_21_21_i_3/CO[1]
                         net (fo=36, routed)          0.849    36.897    calculator/stack_num_reg_0_31_21_21_i_3_n_2
    SLICE_X45Y72         LUT3 (Prop_lut3_I0_O)        0.332    37.229 r  calculator/stack_num_reg_0_31_13_13_i_41/O
                         net (fo=1, routed)           0.000    37.229    calculator/stack_num_reg_0_31_13_13_i_41_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.761 r  calculator/stack_num_reg_0_31_13_13_i_32/CO[3]
                         net (fo=1, routed)           0.000    37.761    calculator/stack_num_reg_0_31_13_13_i_32_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.875 r  calculator/stack_num_reg_0_31_14_14_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.875    calculator/stack_num_reg_0_31_14_14_i_27_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.989 r  calculator/stack_num_reg_0_31_15_15_i_22/CO[3]
                         net (fo=1, routed)           0.009    37.998    calculator/stack_num_reg_0_31_15_15_i_22_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.112 r  calculator/stack_num_reg_0_31_16_16_i_26/CO[3]
                         net (fo=1, routed)           0.000    38.112    calculator/stack_num_reg_0_31_16_16_i_26_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.226 r  calculator/stack_num_reg_0_31_17_17_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.226    calculator/stack_num_reg_0_31_17_17_i_12_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.340 r  calculator/stack_num_reg_0_31_18_18_i_7/CO[3]
                         net (fo=1, routed)           0.000    38.340    calculator/stack_num_reg_0_31_18_18_i_7_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.454 r  calculator/stack_num_reg_0_31_19_19_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.454    calculator/stack_num_reg_0_31_19_19_i_4_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.611 r  calculator/stack_num_reg_0_31_20_20_i_4/CO[1]
                         net (fo=36, routed)          0.817    39.428    calculator/stack_num_reg_0_31_20_20_i_4_n_2
    SLICE_X46Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    40.228 r  calculator/stack_num_reg_0_31_11_11_i_37/CO[3]
                         net (fo=1, routed)           0.000    40.228    calculator/stack_num_reg_0_31_11_11_i_37_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.345 r  calculator/stack_num_reg_0_31_12_12_i_37/CO[3]
                         net (fo=1, routed)           0.000    40.345    calculator/stack_num_reg_0_31_12_12_i_37_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.462 r  calculator/stack_num_reg_0_31_13_13_i_27/CO[3]
                         net (fo=1, routed)           0.000    40.462    calculator/stack_num_reg_0_31_13_13_i_27_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.579 r  calculator/stack_num_reg_0_31_14_14_i_22/CO[3]
                         net (fo=1, routed)           0.000    40.579    calculator/stack_num_reg_0_31_14_14_i_22_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.696 r  calculator/stack_num_reg_0_31_15_15_i_17/CO[3]
                         net (fo=1, routed)           0.000    40.696    calculator/stack_num_reg_0_31_15_15_i_17_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.813 r  calculator/stack_num_reg_0_31_16_16_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.813    calculator/stack_num_reg_0_31_16_16_i_21_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.930 r  calculator/stack_num_reg_0_31_17_17_i_7/CO[3]
                         net (fo=1, routed)           0.000    40.930    calculator/stack_num_reg_0_31_17_17_i_7_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.047 r  calculator/stack_num_reg_0_31_18_18_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.047    calculator/stack_num_reg_0_31_18_18_i_4_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.204 r  calculator/stack_num_reg_0_31_19_19_i_3/CO[1]
                         net (fo=36, routed)          0.853    42.057    calculator/stack_num_reg_0_31_19_19_i_3_n_2
    SLICE_X49Y83         LUT3 (Prop_lut3_I0_O)        0.332    42.389 r  calculator/stack_num_reg_0_31_10_10_i_44/O
                         net (fo=1, routed)           0.000    42.389    calculator/stack_num_reg_0_31_10_10_i_44_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.939 r  calculator/stack_num_reg_0_31_10_10_i_37/CO[3]
                         net (fo=1, routed)           0.000    42.939    calculator/stack_num_reg_0_31_10_10_i_37_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.053 r  calculator/stack_num_reg_0_31_11_11_i_32/CO[3]
                         net (fo=1, routed)           0.000    43.053    calculator/stack_num_reg_0_31_11_11_i_32_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.167 r  calculator/stack_num_reg_0_31_12_12_i_32/CO[3]
                         net (fo=1, routed)           0.000    43.167    calculator/stack_num_reg_0_31_12_12_i_32_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.281 r  calculator/stack_num_reg_0_31_13_13_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.281    calculator/stack_num_reg_0_31_13_13_i_22_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.395 r  calculator/stack_num_reg_0_31_14_14_i_17/CO[3]
                         net (fo=1, routed)           0.000    43.395    calculator/stack_num_reg_0_31_14_14_i_17_n_0
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.509 r  calculator/stack_num_reg_0_31_15_15_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.509    calculator/stack_num_reg_0_31_15_15_i_12_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.623 r  calculator/stack_num_reg_0_31_16_16_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.623    calculator/stack_num_reg_0_31_16_16_i_16_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.737 r  calculator/stack_num_reg_0_31_17_17_i_4/CO[3]
                         net (fo=1, routed)           0.000    43.737    calculator/stack_num_reg_0_31_17_17_i_4_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.894 r  calculator/stack_num_reg_0_31_18_18_i_3/CO[1]
                         net (fo=36, routed)          0.864    44.758    calculator/stack_num_reg_0_31_18_18_i_3_n_2
    SLICE_X46Y89         LUT3 (Prop_lut3_I0_O)        0.329    45.087 r  calculator/stack_num_reg_0_31_9_9_i_44/O
                         net (fo=1, routed)           0.000    45.087    calculator/stack_num_reg_0_31_9_9_i_44_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.620 r  calculator/stack_num_reg_0_31_9_9_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.620    calculator/stack_num_reg_0_31_9_9_i_37_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.737 r  calculator/stack_num_reg_0_31_10_10_i_32/CO[3]
                         net (fo=1, routed)           0.000    45.737    calculator/stack_num_reg_0_31_10_10_i_32_n_0
    SLICE_X46Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.854 r  calculator/stack_num_reg_0_31_11_11_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.854    calculator/stack_num_reg_0_31_11_11_i_27_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.971 r  calculator/stack_num_reg_0_31_12_12_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.971    calculator/stack_num_reg_0_31_12_12_i_27_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.088 r  calculator/stack_num_reg_0_31_13_13_i_17/CO[3]
                         net (fo=1, routed)           0.000    46.088    calculator/stack_num_reg_0_31_13_13_i_17_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.205 r  calculator/stack_num_reg_0_31_14_14_i_12/CO[3]
                         net (fo=1, routed)           0.000    46.205    calculator/stack_num_reg_0_31_14_14_i_12_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.322 r  calculator/stack_num_reg_0_31_15_15_i_7/CO[3]
                         net (fo=1, routed)           0.000    46.322    calculator/stack_num_reg_0_31_15_15_i_7_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.439 r  calculator/stack_num_reg_0_31_16_16_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.439    calculator/stack_num_reg_0_31_16_16_i_10_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.596 r  calculator/stack_num_reg_0_31_17_17_i_3/CO[1]
                         net (fo=36, routed)          0.890    47.485    calculator/stack_num_reg_0_31_17_17_i_3_n_2
    SLICE_X45Y95         LUT3 (Prop_lut3_I0_O)        0.332    47.817 r  calculator/stack_num_reg_0_31_8_8_i_49/O
                         net (fo=1, routed)           0.000    47.817    calculator/stack_num_reg_0_31_8_8_i_49_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.367 r  calculator/stack_num_reg_0_31_8_8_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.367    calculator/stack_num_reg_0_31_8_8_i_42_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.481 r  calculator/stack_num_reg_0_31_9_9_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.481    calculator/stack_num_reg_0_31_9_9_i_32_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.595 r  calculator/stack_num_reg_0_31_10_10_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.595    calculator/stack_num_reg_0_31_10_10_i_27_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.709 r  calculator/stack_num_reg_0_31_11_11_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.709    calculator/stack_num_reg_0_31_11_11_i_22_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.823 r  calculator/stack_num_reg_0_31_12_12_i_22/CO[3]
                         net (fo=1, routed)           0.001    48.824    calculator/stack_num_reg_0_31_12_12_i_22_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.938 r  calculator/stack_num_reg_0_31_13_13_i_12/CO[3]
                         net (fo=1, routed)           0.000    48.938    calculator/stack_num_reg_0_31_13_13_i_12_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.052 r  calculator/stack_num_reg_0_31_14_14_i_7/CO[3]
                         net (fo=1, routed)           0.000    49.052    calculator/stack_num_reg_0_31_14_14_i_7_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.166 r  calculator/stack_num_reg_0_31_15_15_i_4/CO[3]
                         net (fo=1, routed)           0.000    49.166    calculator/stack_num_reg_0_31_15_15_i_4_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.323 r  calculator/stack_num_reg_0_31_16_16_i_4/CO[1]
                         net (fo=36, routed)          0.882    50.205    calculator/stack_num_reg_0_31_16_16_i_4_n_2
    SLICE_X43Y102        LUT3 (Prop_lut3_I0_O)        0.329    50.534 r  calculator/stack_num_reg_0_31_8_8_i_46/O
                         net (fo=1, routed)           0.000    50.534    calculator/stack_num_reg_0_31_8_8_i_46_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    51.066 r  calculator/stack_num_reg_0_31_8_8_i_37/CO[3]
                         net (fo=1, routed)           0.000    51.066    calculator/stack_num_reg_0_31_8_8_i_37_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.180 r  calculator/stack_num_reg_0_31_9_9_i_27/CO[3]
                         net (fo=1, routed)           0.000    51.180    calculator/stack_num_reg_0_31_9_9_i_27_n_0
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.294 r  calculator/stack_num_reg_0_31_10_10_i_22/CO[3]
                         net (fo=1, routed)           0.000    51.294    calculator/stack_num_reg_0_31_10_10_i_22_n_0
    SLICE_X43Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.408 r  calculator/stack_num_reg_0_31_11_11_i_17/CO[3]
                         net (fo=1, routed)           0.000    51.408    calculator/stack_num_reg_0_31_11_11_i_17_n_0
    SLICE_X43Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.522 r  calculator/stack_num_reg_0_31_12_12_i_17/CO[3]
                         net (fo=1, routed)           0.000    51.522    calculator/stack_num_reg_0_31_12_12_i_17_n_0
    SLICE_X43Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.636 r  calculator/stack_num_reg_0_31_13_13_i_7/CO[3]
                         net (fo=1, routed)           0.000    51.636    calculator/stack_num_reg_0_31_13_13_i_7_n_0
    SLICE_X43Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.750 r  calculator/stack_num_reg_0_31_14_14_i_4/CO[3]
                         net (fo=1, routed)           0.000    51.750    calculator/stack_num_reg_0_31_14_14_i_4_n_0
    SLICE_X43Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.907 r  calculator/stack_num_reg_0_31_15_15_i_3/CO[1]
                         net (fo=36, routed)          0.845    52.752    calculator/stack_num_reg_0_31_15_15_i_3_n_2
    SLICE_X44Y107        LUT3 (Prop_lut3_I0_O)        0.329    53.081 r  calculator/stack_num_reg_0_31_6_6_i_44/O
                         net (fo=1, routed)           0.000    53.081    calculator/stack_num_reg_0_31_6_6_i_44_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.631 r  calculator/stack_num_reg_0_31_6_6_i_37/CO[3]
                         net (fo=1, routed)           0.000    53.631    calculator/stack_num_reg_0_31_6_6_i_37_n_0
    SLICE_X44Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.745 r  calculator/stack_num_reg_0_31_7_7_i_32/CO[3]
                         net (fo=1, routed)           0.000    53.745    calculator/stack_num_reg_0_31_7_7_i_32_n_0
    SLICE_X44Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.859 r  calculator/stack_num_reg_0_31_8_8_i_32/CO[3]
                         net (fo=1, routed)           0.000    53.859    calculator/stack_num_reg_0_31_8_8_i_32_n_0
    SLICE_X44Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.973 r  calculator/stack_num_reg_0_31_9_9_i_22/CO[3]
                         net (fo=1, routed)           0.000    53.973    calculator/stack_num_reg_0_31_9_9_i_22_n_0
    SLICE_X44Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.087 r  calculator/stack_num_reg_0_31_10_10_i_17/CO[3]
                         net (fo=1, routed)           0.000    54.087    calculator/stack_num_reg_0_31_10_10_i_17_n_0
    SLICE_X44Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.201 r  calculator/stack_num_reg_0_31_11_11_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.201    calculator/stack_num_reg_0_31_11_11_i_12_n_0
    SLICE_X44Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.315 r  calculator/stack_num_reg_0_31_12_12_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.315    calculator/stack_num_reg_0_31_12_12_i_12_n_0
    SLICE_X44Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.429 r  calculator/stack_num_reg_0_31_13_13_i_4/CO[3]
                         net (fo=1, routed)           0.000    54.429    calculator/stack_num_reg_0_31_13_13_i_4_n_0
    SLICE_X44Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.586 r  calculator/stack_num_reg_0_31_14_14_i_3/CO[1]
                         net (fo=36, routed)          0.842    55.428    calculator/stack_num_reg_0_31_14_14_i_3_n_2
    SLICE_X47Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    56.213 r  calculator/stack_num_reg_0_31_5_5_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.213    calculator/stack_num_reg_0_31_5_5_i_37_n_0
    SLICE_X47Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.327 r  calculator/stack_num_reg_0_31_6_6_i_32/CO[3]
                         net (fo=1, routed)           0.000    56.327    calculator/stack_num_reg_0_31_6_6_i_32_n_0
    SLICE_X47Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.441 r  calculator/stack_num_reg_0_31_7_7_i_27/CO[3]
                         net (fo=1, routed)           0.000    56.441    calculator/stack_num_reg_0_31_7_7_i_27_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.555 r  calculator/stack_num_reg_0_31_8_8_i_27/CO[3]
                         net (fo=1, routed)           0.000    56.555    calculator/stack_num_reg_0_31_8_8_i_27_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.669 r  calculator/stack_num_reg_0_31_9_9_i_17/CO[3]
                         net (fo=1, routed)           0.000    56.669    calculator/stack_num_reg_0_31_9_9_i_17_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.783 r  calculator/stack_num_reg_0_31_10_10_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.783    calculator/stack_num_reg_0_31_10_10_i_12_n_0
    SLICE_X47Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.897 r  calculator/stack_num_reg_0_31_11_11_i_7/CO[3]
                         net (fo=1, routed)           0.000    56.897    calculator/stack_num_reg_0_31_11_11_i_7_n_0
    SLICE_X47Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.011 r  calculator/stack_num_reg_0_31_12_12_i_9/CO[3]
                         net (fo=1, routed)           0.000    57.011    calculator/stack_num_reg_0_31_12_12_i_9_n_0
    SLICE_X47Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.168 r  calculator/stack_num_reg_0_31_13_13_i_3/CO[1]
                         net (fo=36, routed)          0.599    57.767    calculator/stack_num_reg_0_31_13_13_i_3_n_2
    SLICE_X48Y120        LUT3 (Prop_lut3_I0_O)        0.329    58.096 r  calculator/stack_num_reg_0_31_4_4_i_49/O
                         net (fo=1, routed)           0.000    58.096    calculator/stack_num_reg_0_31_4_4_i_49_n_0
    SLICE_X48Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.646 r  calculator/stack_num_reg_0_31_4_4_i_42/CO[3]
                         net (fo=1, routed)           0.000    58.646    calculator/stack_num_reg_0_31_4_4_i_42_n_0
    SLICE_X48Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.760 r  calculator/stack_num_reg_0_31_5_5_i_32/CO[3]
                         net (fo=1, routed)           0.000    58.760    calculator/stack_num_reg_0_31_5_5_i_32_n_0
    SLICE_X48Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.874 r  calculator/stack_num_reg_0_31_6_6_i_27/CO[3]
                         net (fo=1, routed)           0.000    58.874    calculator/stack_num_reg_0_31_6_6_i_27_n_0
    SLICE_X48Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.988 r  calculator/stack_num_reg_0_31_7_7_i_22/CO[3]
                         net (fo=1, routed)           0.000    58.988    calculator/stack_num_reg_0_31_7_7_i_22_n_0
    SLICE_X48Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.102 r  calculator/stack_num_reg_0_31_8_8_i_22/CO[3]
                         net (fo=1, routed)           0.009    59.111    calculator/stack_num_reg_0_31_8_8_i_22_n_0
    SLICE_X48Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.225 r  calculator/stack_num_reg_0_31_9_9_i_12/CO[3]
                         net (fo=1, routed)           0.000    59.225    calculator/stack_num_reg_0_31_9_9_i_12_n_0
    SLICE_X48Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.339 r  calculator/stack_num_reg_0_31_10_10_i_7/CO[3]
                         net (fo=1, routed)           0.000    59.339    calculator/stack_num_reg_0_31_10_10_i_7_n_0
    SLICE_X48Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.453 r  calculator/stack_num_reg_0_31_11_11_i_4/CO[3]
                         net (fo=1, routed)           0.000    59.453    calculator/stack_num_reg_0_31_11_11_i_4_n_0
    SLICE_X48Y128        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.610 r  calculator/stack_num_reg_0_31_12_12_i_4/CO[1]
                         net (fo=36, routed)          0.818    60.429    calculator/stack_num_reg_0_31_12_12_i_4_n_2
    SLICE_X47Y125        LUT3 (Prop_lut3_I0_O)        0.329    60.758 r  calculator/stack_num_reg_0_31_3_3_i_44/O
                         net (fo=1, routed)           0.000    60.758    calculator/stack_num_reg_0_31_3_3_i_44_n_0
    SLICE_X47Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.308 r  calculator/stack_num_reg_0_31_3_3_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.308    calculator/stack_num_reg_0_31_3_3_i_37_n_0
    SLICE_X47Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.422 r  calculator/stack_num_reg_0_31_4_4_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.422    calculator/stack_num_reg_0_31_4_4_i_37_n_0
    SLICE_X47Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.536 r  calculator/stack_num_reg_0_31_5_5_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.536    calculator/stack_num_reg_0_31_5_5_i_27_n_0
    SLICE_X47Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.650 r  calculator/stack_num_reg_0_31_6_6_i_22/CO[3]
                         net (fo=1, routed)           0.000    61.650    calculator/stack_num_reg_0_31_6_6_i_22_n_0
    SLICE_X47Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.764 r  calculator/stack_num_reg_0_31_7_7_i_17/CO[3]
                         net (fo=1, routed)           0.000    61.764    calculator/stack_num_reg_0_31_7_7_i_17_n_0
    SLICE_X47Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.878 r  calculator/stack_num_reg_0_31_8_8_i_17/CO[3]
                         net (fo=1, routed)           0.000    61.878    calculator/stack_num_reg_0_31_8_8_i_17_n_0
    SLICE_X47Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.992 r  calculator/stack_num_reg_0_31_9_9_i_7/CO[3]
                         net (fo=1, routed)           0.000    61.992    calculator/stack_num_reg_0_31_9_9_i_7_n_0
    SLICE_X47Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.106 r  calculator/stack_num_reg_0_31_10_10_i_4/CO[3]
                         net (fo=1, routed)           0.000    62.106    calculator/stack_num_reg_0_31_10_10_i_4_n_0
    SLICE_X47Y133        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.263 r  calculator/stack_num_reg_0_31_11_11_i_3/CO[1]
                         net (fo=36, routed)          0.858    63.120    calculator/stack_num_reg_0_31_11_11_i_3_n_2
    SLICE_X48Y131        LUT3 (Prop_lut3_I0_O)        0.329    63.449 r  calculator/stack_num_reg_0_31_2_2_i_44/O
                         net (fo=1, routed)           0.000    63.449    calculator/stack_num_reg_0_31_2_2_i_44_n_0
    SLICE_X48Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.999 r  calculator/stack_num_reg_0_31_2_2_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.999    calculator/stack_num_reg_0_31_2_2_i_37_n_0
    SLICE_X48Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.113 r  calculator/stack_num_reg_0_31_3_3_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.113    calculator/stack_num_reg_0_31_3_3_i_32_n_0
    SLICE_X48Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.227 r  calculator/stack_num_reg_0_31_4_4_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.227    calculator/stack_num_reg_0_31_4_4_i_32_n_0
    SLICE_X48Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.341 r  calculator/stack_num_reg_0_31_5_5_i_22/CO[3]
                         net (fo=1, routed)           0.000    64.341    calculator/stack_num_reg_0_31_5_5_i_22_n_0
    SLICE_X48Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.455 r  calculator/stack_num_reg_0_31_6_6_i_17/CO[3]
                         net (fo=1, routed)           0.000    64.455    calculator/stack_num_reg_0_31_6_6_i_17_n_0
    SLICE_X48Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.569 r  calculator/stack_num_reg_0_31_7_7_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.569    calculator/stack_num_reg_0_31_7_7_i_12_n_0
    SLICE_X48Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.683 r  calculator/stack_num_reg_0_31_8_8_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.683    calculator/stack_num_reg_0_31_8_8_i_12_n_0
    SLICE_X48Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.797 r  calculator/stack_num_reg_0_31_9_9_i_4/CO[3]
                         net (fo=1, routed)           0.000    64.797    calculator/stack_num_reg_0_31_9_9_i_4_n_0
    SLICE_X48Y139        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.954 r  calculator/stack_num_reg_0_31_10_10_i_3/CO[1]
                         net (fo=36, routed)          0.711    65.666    calculator/stack_num_reg_0_31_10_10_i_3_n_2
    SLICE_X49Y136        LUT3 (Prop_lut3_I0_O)        0.329    65.995 r  calculator/stack_num_reg_0_31_1_1_i_44/O
                         net (fo=1, routed)           0.000    65.995    calculator/stack_num_reg_0_31_1_1_i_44_n_0
    SLICE_X49Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.545 r  calculator/stack_num_reg_0_31_1_1_i_37/CO[3]
                         net (fo=1, routed)           0.000    66.545    calculator/stack_num_reg_0_31_1_1_i_37_n_0
    SLICE_X49Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.659 r  calculator/stack_num_reg_0_31_2_2_i_32/CO[3]
                         net (fo=1, routed)           0.000    66.659    calculator/stack_num_reg_0_31_2_2_i_32_n_0
    SLICE_X49Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.773 r  calculator/stack_num_reg_0_31_3_3_i_27/CO[3]
                         net (fo=1, routed)           0.000    66.773    calculator/stack_num_reg_0_31_3_3_i_27_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.887 r  calculator/stack_num_reg_0_31_4_4_i_27/CO[3]
                         net (fo=1, routed)           0.000    66.887    calculator/stack_num_reg_0_31_4_4_i_27_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.001 r  calculator/stack_num_reg_0_31_5_5_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.001    calculator/stack_num_reg_0_31_5_5_i_17_n_0
    SLICE_X49Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.115 r  calculator/stack_num_reg_0_31_6_6_i_12/CO[3]
                         net (fo=1, routed)           0.000    67.115    calculator/stack_num_reg_0_31_6_6_i_12_n_0
    SLICE_X49Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.229 r  calculator/stack_num_reg_0_31_7_7_i_7/CO[3]
                         net (fo=1, routed)           0.000    67.229    calculator/stack_num_reg_0_31_7_7_i_7_n_0
    SLICE_X49Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.343 r  calculator/stack_num_reg_0_31_8_8_i_9/CO[3]
                         net (fo=1, routed)           0.000    67.343    calculator/stack_num_reg_0_31_8_8_i_9_n_0
    SLICE_X49Y144        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.500 r  calculator/stack_num_reg_0_31_9_9_i_3/CO[1]
                         net (fo=36, routed)          0.783    68.282    calculator/stack_num_reg_0_31_9_9_i_3_n_2
    SLICE_X47Y142        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    69.067 r  calculator/stack_num_reg_0_31_0_0_i_196/CO[3]
                         net (fo=1, routed)           0.000    69.067    calculator/stack_num_reg_0_31_0_0_i_196_n_0
    SLICE_X47Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.181 r  calculator/stack_num_reg_0_31_1_1_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.181    calculator/stack_num_reg_0_31_1_1_i_32_n_0
    SLICE_X47Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.295 r  calculator/stack_num_reg_0_31_2_2_i_27/CO[3]
                         net (fo=1, routed)           0.000    69.295    calculator/stack_num_reg_0_31_2_2_i_27_n_0
    SLICE_X47Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.409 r  calculator/stack_num_reg_0_31_3_3_i_22/CO[3]
                         net (fo=1, routed)           0.000    69.409    calculator/stack_num_reg_0_31_3_3_i_22_n_0
    SLICE_X47Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.523 r  calculator/stack_num_reg_0_31_4_4_i_22/CO[3]
                         net (fo=1, routed)           0.000    69.523    calculator/stack_num_reg_0_31_4_4_i_22_n_0
    SLICE_X47Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.637 r  calculator/stack_num_reg_0_31_5_5_i_12/CO[3]
                         net (fo=1, routed)           0.000    69.637    calculator/stack_num_reg_0_31_5_5_i_12_n_0
    SLICE_X47Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.751 r  calculator/stack_num_reg_0_31_6_6_i_7/CO[3]
                         net (fo=1, routed)           0.000    69.751    calculator/stack_num_reg_0_31_6_6_i_7_n_0
    SLICE_X47Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.865 r  calculator/stack_num_reg_0_31_7_7_i_4/CO[3]
                         net (fo=1, routed)           0.001    69.866    calculator/stack_num_reg_0_31_7_7_i_4_n_0
    SLICE_X47Y150        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.023 r  calculator/stack_num_reg_0_31_8_8_i_4/CO[1]
                         net (fo=36, routed)          0.737    70.760    calculator/stack_num_reg_0_31_8_8_i_4_n_2
    SLICE_X48Y148        LUT3 (Prop_lut3_I0_O)        0.329    71.089 r  calculator/stack_num_reg_0_31_0_0_i_224/O
                         net (fo=1, routed)           0.000    71.089    calculator/stack_num_reg_0_31_0_0_i_224_n_0
    SLICE_X48Y148        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.639 r  calculator/stack_num_reg_0_31_0_0_i_191/CO[3]
                         net (fo=1, routed)           0.000    71.639    calculator/stack_num_reg_0_31_0_0_i_191_n_0
    SLICE_X48Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.753 r  calculator/stack_num_reg_0_31_0_0_i_155/CO[3]
                         net (fo=1, routed)           0.001    71.754    calculator/stack_num_reg_0_31_0_0_i_155_n_0
    SLICE_X48Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.868 r  calculator/stack_num_reg_0_31_1_1_i_27/CO[3]
                         net (fo=1, routed)           0.000    71.868    calculator/stack_num_reg_0_31_1_1_i_27_n_0
    SLICE_X48Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.982 r  calculator/stack_num_reg_0_31_2_2_i_22/CO[3]
                         net (fo=1, routed)           0.000    71.982    calculator/stack_num_reg_0_31_2_2_i_22_n_0
    SLICE_X48Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.096 r  calculator/stack_num_reg_0_31_3_3_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.096    calculator/stack_num_reg_0_31_3_3_i_17_n_0
    SLICE_X48Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.210 r  calculator/stack_num_reg_0_31_4_4_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.210    calculator/stack_num_reg_0_31_4_4_i_17_n_0
    SLICE_X48Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.324 r  calculator/stack_num_reg_0_31_5_5_i_7/CO[3]
                         net (fo=1, routed)           0.000    72.324    calculator/stack_num_reg_0_31_5_5_i_7_n_0
    SLICE_X48Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.438 r  calculator/stack_num_reg_0_31_6_6_i_4/CO[3]
                         net (fo=1, routed)           0.000    72.438    calculator/stack_num_reg_0_31_6_6_i_4_n_0
    SLICE_X48Y156        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.595 r  calculator/stack_num_reg_0_31_7_7_i_3/CO[1]
                         net (fo=36, routed)          0.592    73.186    calculator/stack_num_reg_0_31_7_7_i_3_n_2
    SLICE_X49Y154        LUT3 (Prop_lut3_I0_O)        0.329    73.515 r  calculator/stack_num_reg_0_31_0_0_i_221/O
                         net (fo=1, routed)           0.000    73.515    calculator/stack_num_reg_0_31_0_0_i_221_n_0
    SLICE_X49Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.065 r  calculator/stack_num_reg_0_31_0_0_i_186/CO[3]
                         net (fo=1, routed)           0.000    74.065    calculator/stack_num_reg_0_31_0_0_i_186_n_0
    SLICE_X49Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.179 r  calculator/stack_num_reg_0_31_0_0_i_150/CO[3]
                         net (fo=1, routed)           0.000    74.179    calculator/stack_num_reg_0_31_0_0_i_150_n_0
    SLICE_X49Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.293 r  calculator/stack_num_reg_0_31_0_0_i_119/CO[3]
                         net (fo=1, routed)           0.000    74.293    calculator/stack_num_reg_0_31_0_0_i_119_n_0
    SLICE_X49Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.407 r  calculator/stack_num_reg_0_31_1_1_i_22/CO[3]
                         net (fo=1, routed)           0.000    74.407    calculator/stack_num_reg_0_31_1_1_i_22_n_0
    SLICE_X49Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.521 r  calculator/stack_num_reg_0_31_2_2_i_17/CO[3]
                         net (fo=1, routed)           0.000    74.521    calculator/stack_num_reg_0_31_2_2_i_17_n_0
    SLICE_X49Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.635 r  calculator/stack_num_reg_0_31_3_3_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.635    calculator/stack_num_reg_0_31_3_3_i_12_n_0
    SLICE_X49Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.749 r  calculator/stack_num_reg_0_31_4_4_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.749    calculator/stack_num_reg_0_31_4_4_i_12_n_0
    SLICE_X49Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.863 r  calculator/stack_num_reg_0_31_5_5_i_4/CO[3]
                         net (fo=1, routed)           0.000    74.863    calculator/stack_num_reg_0_31_5_5_i_4_n_0
    SLICE_X49Y162        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.020 r  calculator/stack_num_reg_0_31_6_6_i_3/CO[1]
                         net (fo=36, routed)          1.000    76.020    calculator/stack_num_reg_0_31_6_6_i_3_n_2
    SLICE_X48Y157        LUT3 (Prop_lut3_I0_O)        0.329    76.349 r  calculator/stack_num_reg_0_31_0_0_i_218/O
                         net (fo=1, routed)           0.000    76.349    calculator/stack_num_reg_0_31_0_0_i_218_n_0
    SLICE_X48Y157        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.899 r  calculator/stack_num_reg_0_31_0_0_i_181/CO[3]
                         net (fo=1, routed)           0.000    76.899    calculator/stack_num_reg_0_31_0_0_i_181_n_0
    SLICE_X48Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.013 r  calculator/stack_num_reg_0_31_0_0_i_145/CO[3]
                         net (fo=1, routed)           0.000    77.013    calculator/stack_num_reg_0_31_0_0_i_145_n_0
    SLICE_X48Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.127 r  calculator/stack_num_reg_0_31_0_0_i_114/CO[3]
                         net (fo=1, routed)           0.000    77.127    calculator/stack_num_reg_0_31_0_0_i_114_n_0
    SLICE_X48Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.241 r  calculator/stack_num_reg_0_31_0_0_i_88/CO[3]
                         net (fo=1, routed)           0.000    77.241    calculator/stack_num_reg_0_31_0_0_i_88_n_0
    SLICE_X48Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.355 r  calculator/stack_num_reg_0_31_1_1_i_17/CO[3]
                         net (fo=1, routed)           0.000    77.355    calculator/stack_num_reg_0_31_1_1_i_17_n_0
    SLICE_X48Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.469 r  calculator/stack_num_reg_0_31_2_2_i_12/CO[3]
                         net (fo=1, routed)           0.000    77.469    calculator/stack_num_reg_0_31_2_2_i_12_n_0
    SLICE_X48Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.583 r  calculator/stack_num_reg_0_31_3_3_i_7/CO[3]
                         net (fo=1, routed)           0.000    77.583    calculator/stack_num_reg_0_31_3_3_i_7_n_0
    SLICE_X48Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.697 r  calculator/stack_num_reg_0_31_4_4_i_9/CO[3]
                         net (fo=1, routed)           0.000    77.697    calculator/stack_num_reg_0_31_4_4_i_9_n_0
    SLICE_X48Y165        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.854 r  calculator/stack_num_reg_0_31_5_5_i_3/CO[1]
                         net (fo=36, routed)          0.835    78.689    calculator/stack_num_reg_0_31_5_5_i_3_n_2
    SLICE_X50Y162        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    79.489 r  calculator/stack_num_reg_0_31_0_0_i_176/CO[3]
                         net (fo=1, routed)           0.000    79.489    calculator/stack_num_reg_0_31_0_0_i_176_n_0
    SLICE_X50Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.606 r  calculator/stack_num_reg_0_31_0_0_i_140/CO[3]
                         net (fo=1, routed)           0.000    79.606    calculator/stack_num_reg_0_31_0_0_i_140_n_0
    SLICE_X50Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.723 r  calculator/stack_num_reg_0_31_0_0_i_109/CO[3]
                         net (fo=1, routed)           0.000    79.723    calculator/stack_num_reg_0_31_0_0_i_109_n_0
    SLICE_X50Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.840 r  calculator/stack_num_reg_0_31_0_0_i_83/CO[3]
                         net (fo=1, routed)           0.000    79.840    calculator/stack_num_reg_0_31_0_0_i_83_n_0
    SLICE_X50Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.957 r  calculator/stack_num_reg_0_31_0_0_i_62/CO[3]
                         net (fo=1, routed)           0.000    79.957    calculator/stack_num_reg_0_31_0_0_i_62_n_0
    SLICE_X50Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.074 r  calculator/stack_num_reg_0_31_1_1_i_12/CO[3]
                         net (fo=1, routed)           0.000    80.074    calculator/stack_num_reg_0_31_1_1_i_12_n_0
    SLICE_X50Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.191 r  calculator/stack_num_reg_0_31_2_2_i_7/CO[3]
                         net (fo=1, routed)           0.000    80.191    calculator/stack_num_reg_0_31_2_2_i_7_n_0
    SLICE_X50Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.308 r  calculator/stack_num_reg_0_31_3_3_i_4/CO[3]
                         net (fo=1, routed)           0.000    80.308    calculator/stack_num_reg_0_31_3_3_i_4_n_0
    SLICE_X50Y170        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.465 r  calculator/stack_num_reg_0_31_4_4_i_4/CO[1]
                         net (fo=36, routed)          0.760    81.225    calculator/stack_num_reg_0_31_4_4_i_4_n_2
    SLICE_X47Y167        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    82.013 r  calculator/stack_num_reg_0_31_0_0_i_171/CO[3]
                         net (fo=1, routed)           0.000    82.013    calculator/stack_num_reg_0_31_0_0_i_171_n_0
    SLICE_X47Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.127 r  calculator/stack_num_reg_0_31_0_0_i_135/CO[3]
                         net (fo=1, routed)           0.000    82.127    calculator/stack_num_reg_0_31_0_0_i_135_n_0
    SLICE_X47Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.241 r  calculator/stack_num_reg_0_31_0_0_i_104/CO[3]
                         net (fo=1, routed)           0.000    82.241    calculator/stack_num_reg_0_31_0_0_i_104_n_0
    SLICE_X47Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.355 r  calculator/stack_num_reg_0_31_0_0_i_78/CO[3]
                         net (fo=1, routed)           0.000    82.355    calculator/stack_num_reg_0_31_0_0_i_78_n_0
    SLICE_X47Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.469 r  calculator/stack_num_reg_0_31_0_0_i_57/CO[3]
                         net (fo=1, routed)           0.000    82.469    calculator/stack_num_reg_0_31_0_0_i_57_n_0
    SLICE_X47Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.583 r  calculator/stack_num_reg_0_31_0_0_i_41/CO[3]
                         net (fo=1, routed)           0.000    82.583    calculator/stack_num_reg_0_31_0_0_i_41_n_0
    SLICE_X47Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.697 r  calculator/stack_num_reg_0_31_1_1_i_7/CO[3]
                         net (fo=1, routed)           0.000    82.697    calculator/stack_num_reg_0_31_1_1_i_7_n_0
    SLICE_X47Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.811 r  calculator/stack_num_reg_0_31_2_2_i_4/CO[3]
                         net (fo=1, routed)           0.009    82.820    calculator/stack_num_reg_0_31_2_2_i_4_n_0
    SLICE_X47Y175        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.977 r  calculator/stack_num_reg_0_31_3_3_i_3/CO[1]
                         net (fo=36, routed)          0.866    83.842    calculator/stack_num_reg_0_31_3_3_i_3_n_2
    SLICE_X51Y169        LUT3 (Prop_lut3_I0_O)        0.329    84.171 r  calculator/stack_num_reg_0_31_0_0_i_209/O
                         net (fo=1, routed)           0.000    84.171    calculator/stack_num_reg_0_31_0_0_i_209_n_0
    SLICE_X51Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.721 r  calculator/stack_num_reg_0_31_0_0_i_166/CO[3]
                         net (fo=1, routed)           0.000    84.721    calculator/stack_num_reg_0_31_0_0_i_166_n_0
    SLICE_X51Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.835 r  calculator/stack_num_reg_0_31_0_0_i_130/CO[3]
                         net (fo=1, routed)           0.000    84.835    calculator/stack_num_reg_0_31_0_0_i_130_n_0
    SLICE_X51Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.949 r  calculator/stack_num_reg_0_31_0_0_i_99/CO[3]
                         net (fo=1, routed)           0.000    84.949    calculator/stack_num_reg_0_31_0_0_i_99_n_0
    SLICE_X51Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.063 r  calculator/stack_num_reg_0_31_0_0_i_73/CO[3]
                         net (fo=1, routed)           0.000    85.063    calculator/stack_num_reg_0_31_0_0_i_73_n_0
    SLICE_X51Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.177 r  calculator/stack_num_reg_0_31_0_0_i_52/CO[3]
                         net (fo=1, routed)           0.000    85.177    calculator/stack_num_reg_0_31_0_0_i_52_n_0
    SLICE_X51Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.291 r  calculator/stack_num_reg_0_31_0_0_i_36/CO[3]
                         net (fo=1, routed)           0.009    85.300    calculator/stack_num_reg_0_31_0_0_i_36_n_0
    SLICE_X51Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.414 r  calculator/stack_num_reg_0_31_0_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    85.414    calculator/stack_num_reg_0_31_0_0_i_25_n_0
    SLICE_X51Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.528 r  calculator/stack_num_reg_0_31_1_1_i_4/CO[3]
                         net (fo=1, routed)           0.000    85.528    calculator/stack_num_reg_0_31_1_1_i_4_n_0
    SLICE_X51Y177        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.685 r  calculator/stack_num_reg_0_31_2_2_i_3/CO[1]
                         net (fo=36, routed)          0.841    86.526    calculator/stack_num_reg_0_31_2_2_i_3_n_2
    SLICE_X48Y173        LUT5 (Prop_lut5_I4_O)        0.329    86.855 r  calculator/stack_num_reg_0_31_2_2_i_1/O
                         net (fo=2, routed)           2.100    88.956    calculator/stack_num_reg_0_31_2_2/D
    SLICE_X46Y112        RAMD32                                       r  calculator/stack_num_reg_0_31_2_2/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    B8                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464    11.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.493    15.245    calculator/stack_num_reg_0_31_2_2/WCLK
    SLICE_X46Y112        RAMD32                                       r  calculator/stack_num_reg_0_31_2_2/DP/CLK
                         clock pessimism              0.195    15.441    
                         clock uncertainty           -0.035    15.405    
    SLICE_X46Y112        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.407    14.998    calculator/stack_num_reg_0_31_2_2/DP
  -------------------------------------------------------------------
                         required time                         14.998    
                         arrival time                         -88.956    
  -------------------------------------------------------------------
                         slack                                -73.958    

Slack (VIOLATED) :        -73.736ns  (required time - arrival time)
  Source:                 calculator/a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calculator/stack_num_reg_0_31_2_2/SP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        83.377ns  (logic 54.662ns (65.560%)  route 28.715ns (34.440%))
  Logic Levels:           291  (CARRY4=267 LUT2=1 LUT3=22 LUT5=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.245ns = ( 15.245 - 10.000 ) 
    Source Clock Delay      (SCD):    5.578ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.630     5.578    calculator/clk_IBUF_BUFG
    SLICE_X47Y62         FDRE                                         r  calculator/a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDRE (Prop_fdre_C_Q)         0.456     6.034 r  calculator/a_reg[0]/Q
                         net (fo=13, routed)          0.503     6.537    calculator/a[0]
    SLICE_X46Y62         LUT2 (Prop_lut2_I0_O)        0.124     6.661 r  calculator/stack_num_reg_0_31_23_23_i_45/O
                         net (fo=1, routed)           0.000     6.661    calculator/stack_num_reg_0_31_23_23_i_45_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.174 r  calculator/stack_num_reg_0_31_23_23_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.174    calculator/stack_num_reg_0_31_23_23_i_37_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.291 r  calculator/stack_num_reg_0_31_24_24_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.291    calculator/stack_num_reg_0_31_24_24_i_42_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.408 r  calculator/stack_num_reg_0_31_25_25_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.408    calculator/stack_num_reg_0_31_25_25_i_27_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.525 r  calculator/stack_num_reg_0_31_26_26_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.525    calculator/stack_num_reg_0_31_26_26_i_22_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.642 r  calculator/stack_num_reg_0_31_27_27_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.642    calculator/stack_num_reg_0_31_27_27_i_17_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.759 r  calculator/stack_num_reg_0_31_28_28_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.759    calculator/stack_num_reg_0_31_28_28_i_22_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.876 r  calculator/stack_num_reg_0_31_29_29_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.876    calculator/stack_num_reg_0_31_29_29_i_7_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.993 r  calculator/stack_num_reg_0_31_30_30_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.993    calculator/stack_num_reg_0_31_30_30_i_4_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.247 r  calculator/stack_num_reg_0_31_31_31_i_3/CO[0]
                         net (fo=36, routed)          0.973     9.220    calculator/stack_num_reg_0_31_31_31_i_3_n_3
    SLICE_X45Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    10.043 r  calculator/stack_num_reg_0_31_22_22_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.043    calculator/stack_num_reg_0_31_22_22_i_37_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.157 r  calculator/stack_num_reg_0_31_23_23_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.157    calculator/stack_num_reg_0_31_23_23_i_32_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.271 r  calculator/stack_num_reg_0_31_24_24_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.271    calculator/stack_num_reg_0_31_24_24_i_37_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.385 r  calculator/stack_num_reg_0_31_25_25_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.385    calculator/stack_num_reg_0_31_25_25_i_22_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.499 r  calculator/stack_num_reg_0_31_26_26_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.499    calculator/stack_num_reg_0_31_26_26_i_17_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.613 r  calculator/stack_num_reg_0_31_27_27_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.613    calculator/stack_num_reg_0_31_27_27_i_12_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.727 r  calculator/stack_num_reg_0_31_28_28_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.727    calculator/stack_num_reg_0_31_28_28_i_17_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.841 r  calculator/stack_num_reg_0_31_29_29_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.841    calculator/stack_num_reg_0_31_29_29_i_4_n_0
    SLICE_X45Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.998 r  calculator/stack_num_reg_0_31_30_30_i_3/CO[1]
                         net (fo=36, routed)          0.933    11.932    calculator/stack_num_reg_0_31_30_30_i_3_n_2
    SLICE_X44Y61         LUT3 (Prop_lut3_I0_O)        0.329    12.261 r  calculator/stack_num_reg_0_31_21_21_i_44/O
                         net (fo=1, routed)           0.000    12.261    calculator/stack_num_reg_0_31_21_21_i_44_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.811 r  calculator/stack_num_reg_0_31_21_21_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.811    calculator/stack_num_reg_0_31_21_21_i_37_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.925 r  calculator/stack_num_reg_0_31_22_22_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.925    calculator/stack_num_reg_0_31_22_22_i_32_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.039 r  calculator/stack_num_reg_0_31_23_23_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.039    calculator/stack_num_reg_0_31_23_23_i_27_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.153 r  calculator/stack_num_reg_0_31_24_24_i_32/CO[3]
                         net (fo=1, routed)           0.000    13.153    calculator/stack_num_reg_0_31_24_24_i_32_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.267 r  calculator/stack_num_reg_0_31_25_25_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.267    calculator/stack_num_reg_0_31_25_25_i_17_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.381 r  calculator/stack_num_reg_0_31_26_26_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.381    calculator/stack_num_reg_0_31_26_26_i_12_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.495 r  calculator/stack_num_reg_0_31_27_27_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.495    calculator/stack_num_reg_0_31_27_27_i_7_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.609 r  calculator/stack_num_reg_0_31_28_28_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.609    calculator/stack_num_reg_0_31_28_28_i_10_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.766 r  calculator/stack_num_reg_0_31_29_29_i_3/CO[1]
                         net (fo=36, routed)          0.932    14.698    calculator/stack_num_reg_0_31_29_29_i_3_n_2
    SLICE_X43Y64         LUT3 (Prop_lut3_I0_O)        0.329    15.027 r  calculator/stack_num_reg_0_31_21_21_i_40/O
                         net (fo=1, routed)           0.000    15.027    calculator/stack_num_reg_0_31_21_21_i_40_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.577 r  calculator/stack_num_reg_0_31_21_21_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.577    calculator/stack_num_reg_0_31_21_21_i_32_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.691 r  calculator/stack_num_reg_0_31_22_22_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.691    calculator/stack_num_reg_0_31_22_22_i_27_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.805 r  calculator/stack_num_reg_0_31_23_23_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.805    calculator/stack_num_reg_0_31_23_23_i_22_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.919 r  calculator/stack_num_reg_0_31_24_24_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.919    calculator/stack_num_reg_0_31_24_24_i_27_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.033 r  calculator/stack_num_reg_0_31_25_25_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.033    calculator/stack_num_reg_0_31_25_25_i_12_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.147 r  calculator/stack_num_reg_0_31_26_26_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.147    calculator/stack_num_reg_0_31_26_26_i_7_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.261 r  calculator/stack_num_reg_0_31_27_27_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.261    calculator/stack_num_reg_0_31_27_27_i_4_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.418 r  calculator/stack_num_reg_0_31_28_28_i_4/CO[1]
                         net (fo=36, routed)          1.173    17.591    calculator/stack_num_reg_0_31_28_28_i_4_n_2
    SLICE_X48Y63         LUT3 (Prop_lut3_I0_O)        0.329    17.920 r  calculator/stack_num_reg_0_31_19_19_i_43/O
                         net (fo=1, routed)           0.000    17.920    calculator/stack_num_reg_0_31_19_19_i_43_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.318 r  calculator/stack_num_reg_0_31_19_19_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.318    calculator/stack_num_reg_0_31_19_19_i_37_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.432 r  calculator/stack_num_reg_0_31_20_20_i_42/CO[3]
                         net (fo=1, routed)           0.000    18.432    calculator/stack_num_reg_0_31_20_20_i_42_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.546 r  calculator/stack_num_reg_0_31_21_21_i_27/CO[3]
                         net (fo=1, routed)           0.000    18.546    calculator/stack_num_reg_0_31_21_21_i_27_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.660 r  calculator/stack_num_reg_0_31_22_22_i_22/CO[3]
                         net (fo=1, routed)           0.000    18.660    calculator/stack_num_reg_0_31_22_22_i_22_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.774 r  calculator/stack_num_reg_0_31_23_23_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.774    calculator/stack_num_reg_0_31_23_23_i_17_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.888 r  calculator/stack_num_reg_0_31_24_24_i_22/CO[3]
                         net (fo=1, routed)           0.000    18.888    calculator/stack_num_reg_0_31_24_24_i_22_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.002 r  calculator/stack_num_reg_0_31_25_25_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.002    calculator/stack_num_reg_0_31_25_25_i_7_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.116 r  calculator/stack_num_reg_0_31_26_26_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.116    calculator/stack_num_reg_0_31_26_26_i_4_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.273 r  calculator/stack_num_reg_0_31_27_27_i_3/CO[1]
                         net (fo=36, routed)          0.924    20.197    calculator/stack_num_reg_0_31_27_27_i_3_n_2
    SLICE_X49Y64         LUT3 (Prop_lut3_I0_O)        0.329    20.526 r  calculator/stack_num_reg_0_31_18_18_i_44/O
                         net (fo=1, routed)           0.000    20.526    calculator/stack_num_reg_0_31_18_18_i_44_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.076 r  calculator/stack_num_reg_0_31_18_18_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.076    calculator/stack_num_reg_0_31_18_18_i_37_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.190 r  calculator/stack_num_reg_0_31_19_19_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.190    calculator/stack_num_reg_0_31_19_19_i_32_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.304 r  calculator/stack_num_reg_0_31_20_20_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.304    calculator/stack_num_reg_0_31_20_20_i_37_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.418 r  calculator/stack_num_reg_0_31_21_21_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.418    calculator/stack_num_reg_0_31_21_21_i_22_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.532 r  calculator/stack_num_reg_0_31_22_22_i_17/CO[3]
                         net (fo=1, routed)           0.000    21.532    calculator/stack_num_reg_0_31_22_22_i_17_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.646 r  calculator/stack_num_reg_0_31_23_23_i_12/CO[3]
                         net (fo=1, routed)           0.000    21.646    calculator/stack_num_reg_0_31_23_23_i_12_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.760 r  calculator/stack_num_reg_0_31_24_24_i_17/CO[3]
                         net (fo=1, routed)           0.000    21.760    calculator/stack_num_reg_0_31_24_24_i_17_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.874 r  calculator/stack_num_reg_0_31_25_25_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.874    calculator/stack_num_reg_0_31_25_25_i_4_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.031 r  calculator/stack_num_reg_0_31_26_26_i_3/CO[1]
                         net (fo=36, routed)          0.996    23.027    calculator/stack_num_reg_0_31_26_26_i_3_n_2
    SLICE_X50Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    23.827 r  calculator/stack_num_reg_0_31_17_17_i_37/CO[3]
                         net (fo=1, routed)           0.000    23.827    calculator/stack_num_reg_0_31_17_17_i_37_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.944 r  calculator/stack_num_reg_0_31_18_18_i_32/CO[3]
                         net (fo=1, routed)           0.000    23.944    calculator/stack_num_reg_0_31_18_18_i_32_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.061 r  calculator/stack_num_reg_0_31_19_19_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.061    calculator/stack_num_reg_0_31_19_19_i_27_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.178 r  calculator/stack_num_reg_0_31_20_20_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.178    calculator/stack_num_reg_0_31_20_20_i_32_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.295 r  calculator/stack_num_reg_0_31_21_21_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.295    calculator/stack_num_reg_0_31_21_21_i_17_n_0
    SLICE_X50Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.412 r  calculator/stack_num_reg_0_31_22_22_i_12/CO[3]
                         net (fo=1, routed)           0.000    24.412    calculator/stack_num_reg_0_31_22_22_i_12_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.529 r  calculator/stack_num_reg_0_31_23_23_i_7/CO[3]
                         net (fo=1, routed)           0.000    24.529    calculator/stack_num_reg_0_31_23_23_i_7_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.646 r  calculator/stack_num_reg_0_31_24_24_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.646    calculator/stack_num_reg_0_31_24_24_i_10_n_0
    SLICE_X50Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.803 r  calculator/stack_num_reg_0_31_25_25_i_3/CO[1]
                         net (fo=36, routed)          1.016    25.820    calculator/stack_num_reg_0_31_25_25_i_3_n_2
    SLICE_X47Y64         LUT3 (Prop_lut3_I0_O)        0.332    26.152 r  calculator/stack_num_reg_0_31_16_16_i_53/O
                         net (fo=1, routed)           0.000    26.152    calculator/stack_num_reg_0_31_16_16_i_53_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.702 r  calculator/stack_num_reg_0_31_16_16_i_46/CO[3]
                         net (fo=1, routed)           0.000    26.702    calculator/stack_num_reg_0_31_16_16_i_46_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.816 r  calculator/stack_num_reg_0_31_17_17_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.816    calculator/stack_num_reg_0_31_17_17_i_32_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.930 r  calculator/stack_num_reg_0_31_18_18_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.930    calculator/stack_num_reg_0_31_18_18_i_27_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.044 r  calculator/stack_num_reg_0_31_19_19_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.044    calculator/stack_num_reg_0_31_19_19_i_22_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.158 r  calculator/stack_num_reg_0_31_20_20_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.158    calculator/stack_num_reg_0_31_20_20_i_27_n_0
    SLICE_X47Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.272 r  calculator/stack_num_reg_0_31_21_21_i_12/CO[3]
                         net (fo=1, routed)           0.000    27.272    calculator/stack_num_reg_0_31_21_21_i_12_n_0
    SLICE_X47Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.386 r  calculator/stack_num_reg_0_31_22_22_i_7/CO[3]
                         net (fo=1, routed)           0.000    27.386    calculator/stack_num_reg_0_31_22_22_i_7_n_0
    SLICE_X47Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.500 r  calculator/stack_num_reg_0_31_23_23_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.500    calculator/stack_num_reg_0_31_23_23_i_4_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.657 r  calculator/stack_num_reg_0_31_24_24_i_4/CO[1]
                         net (fo=36, routed)          0.962    28.619    calculator/stack_num_reg_0_31_24_24_i_4_n_2
    SLICE_X41Y63         LUT3 (Prop_lut3_I0_O)        0.329    28.948 r  calculator/stack_num_reg_0_31_15_15_i_44/O
                         net (fo=1, routed)           0.000    28.948    calculator/stack_num_reg_0_31_15_15_i_44_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.498 r  calculator/stack_num_reg_0_31_15_15_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.498    calculator/stack_num_reg_0_31_15_15_i_37_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.612 r  calculator/stack_num_reg_0_31_16_16_i_41/CO[3]
                         net (fo=1, routed)           0.000    29.612    calculator/stack_num_reg_0_31_16_16_i_41_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.726 r  calculator/stack_num_reg_0_31_17_17_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.726    calculator/stack_num_reg_0_31_17_17_i_27_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.840 r  calculator/stack_num_reg_0_31_18_18_i_22/CO[3]
                         net (fo=1, routed)           0.000    29.840    calculator/stack_num_reg_0_31_18_18_i_22_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.954 r  calculator/stack_num_reg_0_31_19_19_i_17/CO[3]
                         net (fo=1, routed)           0.000    29.954    calculator/stack_num_reg_0_31_19_19_i_17_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.068 r  calculator/stack_num_reg_0_31_20_20_i_22/CO[3]
                         net (fo=1, routed)           0.000    30.068    calculator/stack_num_reg_0_31_20_20_i_22_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.182 r  calculator/stack_num_reg_0_31_21_21_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.182    calculator/stack_num_reg_0_31_21_21_i_7_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.296 r  calculator/stack_num_reg_0_31_22_22_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.296    calculator/stack_num_reg_0_31_22_22_i_4_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.453 r  calculator/stack_num_reg_0_31_23_23_i_3/CO[1]
                         net (fo=36, routed)          0.913    31.365    calculator/stack_num_reg_0_31_23_23_i_3_n_2
    SLICE_X40Y63         LUT3 (Prop_lut3_I0_O)        0.329    31.694 r  calculator/stack_num_reg_0_31_14_14_i_44/O
                         net (fo=1, routed)           0.000    31.694    calculator/stack_num_reg_0_31_14_14_i_44_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.244 r  calculator/stack_num_reg_0_31_14_14_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.244    calculator/stack_num_reg_0_31_14_14_i_37_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.358 r  calculator/stack_num_reg_0_31_15_15_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.358    calculator/stack_num_reg_0_31_15_15_i_32_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.472 r  calculator/stack_num_reg_0_31_16_16_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.472    calculator/stack_num_reg_0_31_16_16_i_36_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.586 r  calculator/stack_num_reg_0_31_17_17_i_22/CO[3]
                         net (fo=1, routed)           0.000    32.586    calculator/stack_num_reg_0_31_17_17_i_22_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.700 r  calculator/stack_num_reg_0_31_18_18_i_17/CO[3]
                         net (fo=1, routed)           0.000    32.700    calculator/stack_num_reg_0_31_18_18_i_17_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.814 r  calculator/stack_num_reg_0_31_19_19_i_12/CO[3]
                         net (fo=1, routed)           0.000    32.814    calculator/stack_num_reg_0_31_19_19_i_12_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.928 r  calculator/stack_num_reg_0_31_20_20_i_17/CO[3]
                         net (fo=1, routed)           0.000    32.928    calculator/stack_num_reg_0_31_20_20_i_17_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.042 r  calculator/stack_num_reg_0_31_21_21_i_4/CO[3]
                         net (fo=1, routed)           0.000    33.042    calculator/stack_num_reg_0_31_21_21_i_4_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.199 r  calculator/stack_num_reg_0_31_22_22_i_3/CO[1]
                         net (fo=36, routed)          1.011    34.210    calculator/stack_num_reg_0_31_22_22_i_3_n_2
    SLICE_X38Y63         LUT3 (Prop_lut3_I0_O)        0.329    34.539 r  calculator/stack_num_reg_0_31_13_13_i_44/O
                         net (fo=1, routed)           0.000    34.539    calculator/stack_num_reg_0_31_13_13_i_44_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.072 r  calculator/stack_num_reg_0_31_13_13_i_37/CO[3]
                         net (fo=1, routed)           0.000    35.072    calculator/stack_num_reg_0_31_13_13_i_37_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.189 r  calculator/stack_num_reg_0_31_14_14_i_32/CO[3]
                         net (fo=1, routed)           0.000    35.189    calculator/stack_num_reg_0_31_14_14_i_32_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.306 r  calculator/stack_num_reg_0_31_15_15_i_27/CO[3]
                         net (fo=1, routed)           0.000    35.306    calculator/stack_num_reg_0_31_15_15_i_27_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.423 r  calculator/stack_num_reg_0_31_16_16_i_31/CO[3]
                         net (fo=1, routed)           0.000    35.423    calculator/stack_num_reg_0_31_16_16_i_31_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.540 r  calculator/stack_num_reg_0_31_17_17_i_17/CO[3]
                         net (fo=1, routed)           0.000    35.540    calculator/stack_num_reg_0_31_17_17_i_17_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.657 r  calculator/stack_num_reg_0_31_18_18_i_12/CO[3]
                         net (fo=1, routed)           0.000    35.657    calculator/stack_num_reg_0_31_18_18_i_12_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.774 r  calculator/stack_num_reg_0_31_19_19_i_7/CO[3]
                         net (fo=1, routed)           0.000    35.774    calculator/stack_num_reg_0_31_19_19_i_7_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.891 r  calculator/stack_num_reg_0_31_20_20_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.891    calculator/stack_num_reg_0_31_20_20_i_10_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.048 r  calculator/stack_num_reg_0_31_21_21_i_3/CO[1]
                         net (fo=36, routed)          0.849    36.897    calculator/stack_num_reg_0_31_21_21_i_3_n_2
    SLICE_X45Y72         LUT3 (Prop_lut3_I0_O)        0.332    37.229 r  calculator/stack_num_reg_0_31_13_13_i_41/O
                         net (fo=1, routed)           0.000    37.229    calculator/stack_num_reg_0_31_13_13_i_41_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.761 r  calculator/stack_num_reg_0_31_13_13_i_32/CO[3]
                         net (fo=1, routed)           0.000    37.761    calculator/stack_num_reg_0_31_13_13_i_32_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.875 r  calculator/stack_num_reg_0_31_14_14_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.875    calculator/stack_num_reg_0_31_14_14_i_27_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.989 r  calculator/stack_num_reg_0_31_15_15_i_22/CO[3]
                         net (fo=1, routed)           0.009    37.998    calculator/stack_num_reg_0_31_15_15_i_22_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.112 r  calculator/stack_num_reg_0_31_16_16_i_26/CO[3]
                         net (fo=1, routed)           0.000    38.112    calculator/stack_num_reg_0_31_16_16_i_26_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.226 r  calculator/stack_num_reg_0_31_17_17_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.226    calculator/stack_num_reg_0_31_17_17_i_12_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.340 r  calculator/stack_num_reg_0_31_18_18_i_7/CO[3]
                         net (fo=1, routed)           0.000    38.340    calculator/stack_num_reg_0_31_18_18_i_7_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.454 r  calculator/stack_num_reg_0_31_19_19_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.454    calculator/stack_num_reg_0_31_19_19_i_4_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.611 r  calculator/stack_num_reg_0_31_20_20_i_4/CO[1]
                         net (fo=36, routed)          0.817    39.428    calculator/stack_num_reg_0_31_20_20_i_4_n_2
    SLICE_X46Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    40.228 r  calculator/stack_num_reg_0_31_11_11_i_37/CO[3]
                         net (fo=1, routed)           0.000    40.228    calculator/stack_num_reg_0_31_11_11_i_37_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.345 r  calculator/stack_num_reg_0_31_12_12_i_37/CO[3]
                         net (fo=1, routed)           0.000    40.345    calculator/stack_num_reg_0_31_12_12_i_37_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.462 r  calculator/stack_num_reg_0_31_13_13_i_27/CO[3]
                         net (fo=1, routed)           0.000    40.462    calculator/stack_num_reg_0_31_13_13_i_27_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.579 r  calculator/stack_num_reg_0_31_14_14_i_22/CO[3]
                         net (fo=1, routed)           0.000    40.579    calculator/stack_num_reg_0_31_14_14_i_22_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.696 r  calculator/stack_num_reg_0_31_15_15_i_17/CO[3]
                         net (fo=1, routed)           0.000    40.696    calculator/stack_num_reg_0_31_15_15_i_17_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.813 r  calculator/stack_num_reg_0_31_16_16_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.813    calculator/stack_num_reg_0_31_16_16_i_21_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.930 r  calculator/stack_num_reg_0_31_17_17_i_7/CO[3]
                         net (fo=1, routed)           0.000    40.930    calculator/stack_num_reg_0_31_17_17_i_7_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.047 r  calculator/stack_num_reg_0_31_18_18_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.047    calculator/stack_num_reg_0_31_18_18_i_4_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.204 r  calculator/stack_num_reg_0_31_19_19_i_3/CO[1]
                         net (fo=36, routed)          0.853    42.057    calculator/stack_num_reg_0_31_19_19_i_3_n_2
    SLICE_X49Y83         LUT3 (Prop_lut3_I0_O)        0.332    42.389 r  calculator/stack_num_reg_0_31_10_10_i_44/O
                         net (fo=1, routed)           0.000    42.389    calculator/stack_num_reg_0_31_10_10_i_44_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.939 r  calculator/stack_num_reg_0_31_10_10_i_37/CO[3]
                         net (fo=1, routed)           0.000    42.939    calculator/stack_num_reg_0_31_10_10_i_37_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.053 r  calculator/stack_num_reg_0_31_11_11_i_32/CO[3]
                         net (fo=1, routed)           0.000    43.053    calculator/stack_num_reg_0_31_11_11_i_32_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.167 r  calculator/stack_num_reg_0_31_12_12_i_32/CO[3]
                         net (fo=1, routed)           0.000    43.167    calculator/stack_num_reg_0_31_12_12_i_32_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.281 r  calculator/stack_num_reg_0_31_13_13_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.281    calculator/stack_num_reg_0_31_13_13_i_22_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.395 r  calculator/stack_num_reg_0_31_14_14_i_17/CO[3]
                         net (fo=1, routed)           0.000    43.395    calculator/stack_num_reg_0_31_14_14_i_17_n_0
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.509 r  calculator/stack_num_reg_0_31_15_15_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.509    calculator/stack_num_reg_0_31_15_15_i_12_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.623 r  calculator/stack_num_reg_0_31_16_16_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.623    calculator/stack_num_reg_0_31_16_16_i_16_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.737 r  calculator/stack_num_reg_0_31_17_17_i_4/CO[3]
                         net (fo=1, routed)           0.000    43.737    calculator/stack_num_reg_0_31_17_17_i_4_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.894 r  calculator/stack_num_reg_0_31_18_18_i_3/CO[1]
                         net (fo=36, routed)          0.864    44.758    calculator/stack_num_reg_0_31_18_18_i_3_n_2
    SLICE_X46Y89         LUT3 (Prop_lut3_I0_O)        0.329    45.087 r  calculator/stack_num_reg_0_31_9_9_i_44/O
                         net (fo=1, routed)           0.000    45.087    calculator/stack_num_reg_0_31_9_9_i_44_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.620 r  calculator/stack_num_reg_0_31_9_9_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.620    calculator/stack_num_reg_0_31_9_9_i_37_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.737 r  calculator/stack_num_reg_0_31_10_10_i_32/CO[3]
                         net (fo=1, routed)           0.000    45.737    calculator/stack_num_reg_0_31_10_10_i_32_n_0
    SLICE_X46Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.854 r  calculator/stack_num_reg_0_31_11_11_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.854    calculator/stack_num_reg_0_31_11_11_i_27_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.971 r  calculator/stack_num_reg_0_31_12_12_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.971    calculator/stack_num_reg_0_31_12_12_i_27_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.088 r  calculator/stack_num_reg_0_31_13_13_i_17/CO[3]
                         net (fo=1, routed)           0.000    46.088    calculator/stack_num_reg_0_31_13_13_i_17_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.205 r  calculator/stack_num_reg_0_31_14_14_i_12/CO[3]
                         net (fo=1, routed)           0.000    46.205    calculator/stack_num_reg_0_31_14_14_i_12_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.322 r  calculator/stack_num_reg_0_31_15_15_i_7/CO[3]
                         net (fo=1, routed)           0.000    46.322    calculator/stack_num_reg_0_31_15_15_i_7_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.439 r  calculator/stack_num_reg_0_31_16_16_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.439    calculator/stack_num_reg_0_31_16_16_i_10_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.596 r  calculator/stack_num_reg_0_31_17_17_i_3/CO[1]
                         net (fo=36, routed)          0.890    47.485    calculator/stack_num_reg_0_31_17_17_i_3_n_2
    SLICE_X45Y95         LUT3 (Prop_lut3_I0_O)        0.332    47.817 r  calculator/stack_num_reg_0_31_8_8_i_49/O
                         net (fo=1, routed)           0.000    47.817    calculator/stack_num_reg_0_31_8_8_i_49_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.367 r  calculator/stack_num_reg_0_31_8_8_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.367    calculator/stack_num_reg_0_31_8_8_i_42_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.481 r  calculator/stack_num_reg_0_31_9_9_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.481    calculator/stack_num_reg_0_31_9_9_i_32_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.595 r  calculator/stack_num_reg_0_31_10_10_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.595    calculator/stack_num_reg_0_31_10_10_i_27_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.709 r  calculator/stack_num_reg_0_31_11_11_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.709    calculator/stack_num_reg_0_31_11_11_i_22_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.823 r  calculator/stack_num_reg_0_31_12_12_i_22/CO[3]
                         net (fo=1, routed)           0.001    48.824    calculator/stack_num_reg_0_31_12_12_i_22_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.938 r  calculator/stack_num_reg_0_31_13_13_i_12/CO[3]
                         net (fo=1, routed)           0.000    48.938    calculator/stack_num_reg_0_31_13_13_i_12_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.052 r  calculator/stack_num_reg_0_31_14_14_i_7/CO[3]
                         net (fo=1, routed)           0.000    49.052    calculator/stack_num_reg_0_31_14_14_i_7_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.166 r  calculator/stack_num_reg_0_31_15_15_i_4/CO[3]
                         net (fo=1, routed)           0.000    49.166    calculator/stack_num_reg_0_31_15_15_i_4_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.323 r  calculator/stack_num_reg_0_31_16_16_i_4/CO[1]
                         net (fo=36, routed)          0.882    50.205    calculator/stack_num_reg_0_31_16_16_i_4_n_2
    SLICE_X43Y102        LUT3 (Prop_lut3_I0_O)        0.329    50.534 r  calculator/stack_num_reg_0_31_8_8_i_46/O
                         net (fo=1, routed)           0.000    50.534    calculator/stack_num_reg_0_31_8_8_i_46_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    51.066 r  calculator/stack_num_reg_0_31_8_8_i_37/CO[3]
                         net (fo=1, routed)           0.000    51.066    calculator/stack_num_reg_0_31_8_8_i_37_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.180 r  calculator/stack_num_reg_0_31_9_9_i_27/CO[3]
                         net (fo=1, routed)           0.000    51.180    calculator/stack_num_reg_0_31_9_9_i_27_n_0
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.294 r  calculator/stack_num_reg_0_31_10_10_i_22/CO[3]
                         net (fo=1, routed)           0.000    51.294    calculator/stack_num_reg_0_31_10_10_i_22_n_0
    SLICE_X43Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.408 r  calculator/stack_num_reg_0_31_11_11_i_17/CO[3]
                         net (fo=1, routed)           0.000    51.408    calculator/stack_num_reg_0_31_11_11_i_17_n_0
    SLICE_X43Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.522 r  calculator/stack_num_reg_0_31_12_12_i_17/CO[3]
                         net (fo=1, routed)           0.000    51.522    calculator/stack_num_reg_0_31_12_12_i_17_n_0
    SLICE_X43Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.636 r  calculator/stack_num_reg_0_31_13_13_i_7/CO[3]
                         net (fo=1, routed)           0.000    51.636    calculator/stack_num_reg_0_31_13_13_i_7_n_0
    SLICE_X43Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.750 r  calculator/stack_num_reg_0_31_14_14_i_4/CO[3]
                         net (fo=1, routed)           0.000    51.750    calculator/stack_num_reg_0_31_14_14_i_4_n_0
    SLICE_X43Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.907 r  calculator/stack_num_reg_0_31_15_15_i_3/CO[1]
                         net (fo=36, routed)          0.845    52.752    calculator/stack_num_reg_0_31_15_15_i_3_n_2
    SLICE_X44Y107        LUT3 (Prop_lut3_I0_O)        0.329    53.081 r  calculator/stack_num_reg_0_31_6_6_i_44/O
                         net (fo=1, routed)           0.000    53.081    calculator/stack_num_reg_0_31_6_6_i_44_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.631 r  calculator/stack_num_reg_0_31_6_6_i_37/CO[3]
                         net (fo=1, routed)           0.000    53.631    calculator/stack_num_reg_0_31_6_6_i_37_n_0
    SLICE_X44Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.745 r  calculator/stack_num_reg_0_31_7_7_i_32/CO[3]
                         net (fo=1, routed)           0.000    53.745    calculator/stack_num_reg_0_31_7_7_i_32_n_0
    SLICE_X44Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.859 r  calculator/stack_num_reg_0_31_8_8_i_32/CO[3]
                         net (fo=1, routed)           0.000    53.859    calculator/stack_num_reg_0_31_8_8_i_32_n_0
    SLICE_X44Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.973 r  calculator/stack_num_reg_0_31_9_9_i_22/CO[3]
                         net (fo=1, routed)           0.000    53.973    calculator/stack_num_reg_0_31_9_9_i_22_n_0
    SLICE_X44Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.087 r  calculator/stack_num_reg_0_31_10_10_i_17/CO[3]
                         net (fo=1, routed)           0.000    54.087    calculator/stack_num_reg_0_31_10_10_i_17_n_0
    SLICE_X44Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.201 r  calculator/stack_num_reg_0_31_11_11_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.201    calculator/stack_num_reg_0_31_11_11_i_12_n_0
    SLICE_X44Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.315 r  calculator/stack_num_reg_0_31_12_12_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.315    calculator/stack_num_reg_0_31_12_12_i_12_n_0
    SLICE_X44Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.429 r  calculator/stack_num_reg_0_31_13_13_i_4/CO[3]
                         net (fo=1, routed)           0.000    54.429    calculator/stack_num_reg_0_31_13_13_i_4_n_0
    SLICE_X44Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.586 r  calculator/stack_num_reg_0_31_14_14_i_3/CO[1]
                         net (fo=36, routed)          0.842    55.428    calculator/stack_num_reg_0_31_14_14_i_3_n_2
    SLICE_X47Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    56.213 r  calculator/stack_num_reg_0_31_5_5_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.213    calculator/stack_num_reg_0_31_5_5_i_37_n_0
    SLICE_X47Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.327 r  calculator/stack_num_reg_0_31_6_6_i_32/CO[3]
                         net (fo=1, routed)           0.000    56.327    calculator/stack_num_reg_0_31_6_6_i_32_n_0
    SLICE_X47Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.441 r  calculator/stack_num_reg_0_31_7_7_i_27/CO[3]
                         net (fo=1, routed)           0.000    56.441    calculator/stack_num_reg_0_31_7_7_i_27_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.555 r  calculator/stack_num_reg_0_31_8_8_i_27/CO[3]
                         net (fo=1, routed)           0.000    56.555    calculator/stack_num_reg_0_31_8_8_i_27_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.669 r  calculator/stack_num_reg_0_31_9_9_i_17/CO[3]
                         net (fo=1, routed)           0.000    56.669    calculator/stack_num_reg_0_31_9_9_i_17_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.783 r  calculator/stack_num_reg_0_31_10_10_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.783    calculator/stack_num_reg_0_31_10_10_i_12_n_0
    SLICE_X47Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.897 r  calculator/stack_num_reg_0_31_11_11_i_7/CO[3]
                         net (fo=1, routed)           0.000    56.897    calculator/stack_num_reg_0_31_11_11_i_7_n_0
    SLICE_X47Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.011 r  calculator/stack_num_reg_0_31_12_12_i_9/CO[3]
                         net (fo=1, routed)           0.000    57.011    calculator/stack_num_reg_0_31_12_12_i_9_n_0
    SLICE_X47Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.168 r  calculator/stack_num_reg_0_31_13_13_i_3/CO[1]
                         net (fo=36, routed)          0.599    57.767    calculator/stack_num_reg_0_31_13_13_i_3_n_2
    SLICE_X48Y120        LUT3 (Prop_lut3_I0_O)        0.329    58.096 r  calculator/stack_num_reg_0_31_4_4_i_49/O
                         net (fo=1, routed)           0.000    58.096    calculator/stack_num_reg_0_31_4_4_i_49_n_0
    SLICE_X48Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.646 r  calculator/stack_num_reg_0_31_4_4_i_42/CO[3]
                         net (fo=1, routed)           0.000    58.646    calculator/stack_num_reg_0_31_4_4_i_42_n_0
    SLICE_X48Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.760 r  calculator/stack_num_reg_0_31_5_5_i_32/CO[3]
                         net (fo=1, routed)           0.000    58.760    calculator/stack_num_reg_0_31_5_5_i_32_n_0
    SLICE_X48Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.874 r  calculator/stack_num_reg_0_31_6_6_i_27/CO[3]
                         net (fo=1, routed)           0.000    58.874    calculator/stack_num_reg_0_31_6_6_i_27_n_0
    SLICE_X48Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.988 r  calculator/stack_num_reg_0_31_7_7_i_22/CO[3]
                         net (fo=1, routed)           0.000    58.988    calculator/stack_num_reg_0_31_7_7_i_22_n_0
    SLICE_X48Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.102 r  calculator/stack_num_reg_0_31_8_8_i_22/CO[3]
                         net (fo=1, routed)           0.009    59.111    calculator/stack_num_reg_0_31_8_8_i_22_n_0
    SLICE_X48Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.225 r  calculator/stack_num_reg_0_31_9_9_i_12/CO[3]
                         net (fo=1, routed)           0.000    59.225    calculator/stack_num_reg_0_31_9_9_i_12_n_0
    SLICE_X48Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.339 r  calculator/stack_num_reg_0_31_10_10_i_7/CO[3]
                         net (fo=1, routed)           0.000    59.339    calculator/stack_num_reg_0_31_10_10_i_7_n_0
    SLICE_X48Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.453 r  calculator/stack_num_reg_0_31_11_11_i_4/CO[3]
                         net (fo=1, routed)           0.000    59.453    calculator/stack_num_reg_0_31_11_11_i_4_n_0
    SLICE_X48Y128        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.610 r  calculator/stack_num_reg_0_31_12_12_i_4/CO[1]
                         net (fo=36, routed)          0.818    60.429    calculator/stack_num_reg_0_31_12_12_i_4_n_2
    SLICE_X47Y125        LUT3 (Prop_lut3_I0_O)        0.329    60.758 r  calculator/stack_num_reg_0_31_3_3_i_44/O
                         net (fo=1, routed)           0.000    60.758    calculator/stack_num_reg_0_31_3_3_i_44_n_0
    SLICE_X47Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.308 r  calculator/stack_num_reg_0_31_3_3_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.308    calculator/stack_num_reg_0_31_3_3_i_37_n_0
    SLICE_X47Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.422 r  calculator/stack_num_reg_0_31_4_4_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.422    calculator/stack_num_reg_0_31_4_4_i_37_n_0
    SLICE_X47Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.536 r  calculator/stack_num_reg_0_31_5_5_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.536    calculator/stack_num_reg_0_31_5_5_i_27_n_0
    SLICE_X47Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.650 r  calculator/stack_num_reg_0_31_6_6_i_22/CO[3]
                         net (fo=1, routed)           0.000    61.650    calculator/stack_num_reg_0_31_6_6_i_22_n_0
    SLICE_X47Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.764 r  calculator/stack_num_reg_0_31_7_7_i_17/CO[3]
                         net (fo=1, routed)           0.000    61.764    calculator/stack_num_reg_0_31_7_7_i_17_n_0
    SLICE_X47Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.878 r  calculator/stack_num_reg_0_31_8_8_i_17/CO[3]
                         net (fo=1, routed)           0.000    61.878    calculator/stack_num_reg_0_31_8_8_i_17_n_0
    SLICE_X47Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.992 r  calculator/stack_num_reg_0_31_9_9_i_7/CO[3]
                         net (fo=1, routed)           0.000    61.992    calculator/stack_num_reg_0_31_9_9_i_7_n_0
    SLICE_X47Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.106 r  calculator/stack_num_reg_0_31_10_10_i_4/CO[3]
                         net (fo=1, routed)           0.000    62.106    calculator/stack_num_reg_0_31_10_10_i_4_n_0
    SLICE_X47Y133        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.263 r  calculator/stack_num_reg_0_31_11_11_i_3/CO[1]
                         net (fo=36, routed)          0.858    63.120    calculator/stack_num_reg_0_31_11_11_i_3_n_2
    SLICE_X48Y131        LUT3 (Prop_lut3_I0_O)        0.329    63.449 r  calculator/stack_num_reg_0_31_2_2_i_44/O
                         net (fo=1, routed)           0.000    63.449    calculator/stack_num_reg_0_31_2_2_i_44_n_0
    SLICE_X48Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.999 r  calculator/stack_num_reg_0_31_2_2_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.999    calculator/stack_num_reg_0_31_2_2_i_37_n_0
    SLICE_X48Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.113 r  calculator/stack_num_reg_0_31_3_3_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.113    calculator/stack_num_reg_0_31_3_3_i_32_n_0
    SLICE_X48Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.227 r  calculator/stack_num_reg_0_31_4_4_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.227    calculator/stack_num_reg_0_31_4_4_i_32_n_0
    SLICE_X48Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.341 r  calculator/stack_num_reg_0_31_5_5_i_22/CO[3]
                         net (fo=1, routed)           0.000    64.341    calculator/stack_num_reg_0_31_5_5_i_22_n_0
    SLICE_X48Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.455 r  calculator/stack_num_reg_0_31_6_6_i_17/CO[3]
                         net (fo=1, routed)           0.000    64.455    calculator/stack_num_reg_0_31_6_6_i_17_n_0
    SLICE_X48Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.569 r  calculator/stack_num_reg_0_31_7_7_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.569    calculator/stack_num_reg_0_31_7_7_i_12_n_0
    SLICE_X48Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.683 r  calculator/stack_num_reg_0_31_8_8_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.683    calculator/stack_num_reg_0_31_8_8_i_12_n_0
    SLICE_X48Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.797 r  calculator/stack_num_reg_0_31_9_9_i_4/CO[3]
                         net (fo=1, routed)           0.000    64.797    calculator/stack_num_reg_0_31_9_9_i_4_n_0
    SLICE_X48Y139        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.954 r  calculator/stack_num_reg_0_31_10_10_i_3/CO[1]
                         net (fo=36, routed)          0.711    65.666    calculator/stack_num_reg_0_31_10_10_i_3_n_2
    SLICE_X49Y136        LUT3 (Prop_lut3_I0_O)        0.329    65.995 r  calculator/stack_num_reg_0_31_1_1_i_44/O
                         net (fo=1, routed)           0.000    65.995    calculator/stack_num_reg_0_31_1_1_i_44_n_0
    SLICE_X49Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.545 r  calculator/stack_num_reg_0_31_1_1_i_37/CO[3]
                         net (fo=1, routed)           0.000    66.545    calculator/stack_num_reg_0_31_1_1_i_37_n_0
    SLICE_X49Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.659 r  calculator/stack_num_reg_0_31_2_2_i_32/CO[3]
                         net (fo=1, routed)           0.000    66.659    calculator/stack_num_reg_0_31_2_2_i_32_n_0
    SLICE_X49Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.773 r  calculator/stack_num_reg_0_31_3_3_i_27/CO[3]
                         net (fo=1, routed)           0.000    66.773    calculator/stack_num_reg_0_31_3_3_i_27_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.887 r  calculator/stack_num_reg_0_31_4_4_i_27/CO[3]
                         net (fo=1, routed)           0.000    66.887    calculator/stack_num_reg_0_31_4_4_i_27_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.001 r  calculator/stack_num_reg_0_31_5_5_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.001    calculator/stack_num_reg_0_31_5_5_i_17_n_0
    SLICE_X49Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.115 r  calculator/stack_num_reg_0_31_6_6_i_12/CO[3]
                         net (fo=1, routed)           0.000    67.115    calculator/stack_num_reg_0_31_6_6_i_12_n_0
    SLICE_X49Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.229 r  calculator/stack_num_reg_0_31_7_7_i_7/CO[3]
                         net (fo=1, routed)           0.000    67.229    calculator/stack_num_reg_0_31_7_7_i_7_n_0
    SLICE_X49Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.343 r  calculator/stack_num_reg_0_31_8_8_i_9/CO[3]
                         net (fo=1, routed)           0.000    67.343    calculator/stack_num_reg_0_31_8_8_i_9_n_0
    SLICE_X49Y144        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.500 r  calculator/stack_num_reg_0_31_9_9_i_3/CO[1]
                         net (fo=36, routed)          0.783    68.282    calculator/stack_num_reg_0_31_9_9_i_3_n_2
    SLICE_X47Y142        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    69.067 r  calculator/stack_num_reg_0_31_0_0_i_196/CO[3]
                         net (fo=1, routed)           0.000    69.067    calculator/stack_num_reg_0_31_0_0_i_196_n_0
    SLICE_X47Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.181 r  calculator/stack_num_reg_0_31_1_1_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.181    calculator/stack_num_reg_0_31_1_1_i_32_n_0
    SLICE_X47Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.295 r  calculator/stack_num_reg_0_31_2_2_i_27/CO[3]
                         net (fo=1, routed)           0.000    69.295    calculator/stack_num_reg_0_31_2_2_i_27_n_0
    SLICE_X47Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.409 r  calculator/stack_num_reg_0_31_3_3_i_22/CO[3]
                         net (fo=1, routed)           0.000    69.409    calculator/stack_num_reg_0_31_3_3_i_22_n_0
    SLICE_X47Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.523 r  calculator/stack_num_reg_0_31_4_4_i_22/CO[3]
                         net (fo=1, routed)           0.000    69.523    calculator/stack_num_reg_0_31_4_4_i_22_n_0
    SLICE_X47Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.637 r  calculator/stack_num_reg_0_31_5_5_i_12/CO[3]
                         net (fo=1, routed)           0.000    69.637    calculator/stack_num_reg_0_31_5_5_i_12_n_0
    SLICE_X47Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.751 r  calculator/stack_num_reg_0_31_6_6_i_7/CO[3]
                         net (fo=1, routed)           0.000    69.751    calculator/stack_num_reg_0_31_6_6_i_7_n_0
    SLICE_X47Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.865 r  calculator/stack_num_reg_0_31_7_7_i_4/CO[3]
                         net (fo=1, routed)           0.001    69.866    calculator/stack_num_reg_0_31_7_7_i_4_n_0
    SLICE_X47Y150        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.023 r  calculator/stack_num_reg_0_31_8_8_i_4/CO[1]
                         net (fo=36, routed)          0.737    70.760    calculator/stack_num_reg_0_31_8_8_i_4_n_2
    SLICE_X48Y148        LUT3 (Prop_lut3_I0_O)        0.329    71.089 r  calculator/stack_num_reg_0_31_0_0_i_224/O
                         net (fo=1, routed)           0.000    71.089    calculator/stack_num_reg_0_31_0_0_i_224_n_0
    SLICE_X48Y148        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.639 r  calculator/stack_num_reg_0_31_0_0_i_191/CO[3]
                         net (fo=1, routed)           0.000    71.639    calculator/stack_num_reg_0_31_0_0_i_191_n_0
    SLICE_X48Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.753 r  calculator/stack_num_reg_0_31_0_0_i_155/CO[3]
                         net (fo=1, routed)           0.001    71.754    calculator/stack_num_reg_0_31_0_0_i_155_n_0
    SLICE_X48Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.868 r  calculator/stack_num_reg_0_31_1_1_i_27/CO[3]
                         net (fo=1, routed)           0.000    71.868    calculator/stack_num_reg_0_31_1_1_i_27_n_0
    SLICE_X48Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.982 r  calculator/stack_num_reg_0_31_2_2_i_22/CO[3]
                         net (fo=1, routed)           0.000    71.982    calculator/stack_num_reg_0_31_2_2_i_22_n_0
    SLICE_X48Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.096 r  calculator/stack_num_reg_0_31_3_3_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.096    calculator/stack_num_reg_0_31_3_3_i_17_n_0
    SLICE_X48Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.210 r  calculator/stack_num_reg_0_31_4_4_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.210    calculator/stack_num_reg_0_31_4_4_i_17_n_0
    SLICE_X48Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.324 r  calculator/stack_num_reg_0_31_5_5_i_7/CO[3]
                         net (fo=1, routed)           0.000    72.324    calculator/stack_num_reg_0_31_5_5_i_7_n_0
    SLICE_X48Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.438 r  calculator/stack_num_reg_0_31_6_6_i_4/CO[3]
                         net (fo=1, routed)           0.000    72.438    calculator/stack_num_reg_0_31_6_6_i_4_n_0
    SLICE_X48Y156        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.595 r  calculator/stack_num_reg_0_31_7_7_i_3/CO[1]
                         net (fo=36, routed)          0.592    73.186    calculator/stack_num_reg_0_31_7_7_i_3_n_2
    SLICE_X49Y154        LUT3 (Prop_lut3_I0_O)        0.329    73.515 r  calculator/stack_num_reg_0_31_0_0_i_221/O
                         net (fo=1, routed)           0.000    73.515    calculator/stack_num_reg_0_31_0_0_i_221_n_0
    SLICE_X49Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.065 r  calculator/stack_num_reg_0_31_0_0_i_186/CO[3]
                         net (fo=1, routed)           0.000    74.065    calculator/stack_num_reg_0_31_0_0_i_186_n_0
    SLICE_X49Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.179 r  calculator/stack_num_reg_0_31_0_0_i_150/CO[3]
                         net (fo=1, routed)           0.000    74.179    calculator/stack_num_reg_0_31_0_0_i_150_n_0
    SLICE_X49Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.293 r  calculator/stack_num_reg_0_31_0_0_i_119/CO[3]
                         net (fo=1, routed)           0.000    74.293    calculator/stack_num_reg_0_31_0_0_i_119_n_0
    SLICE_X49Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.407 r  calculator/stack_num_reg_0_31_1_1_i_22/CO[3]
                         net (fo=1, routed)           0.000    74.407    calculator/stack_num_reg_0_31_1_1_i_22_n_0
    SLICE_X49Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.521 r  calculator/stack_num_reg_0_31_2_2_i_17/CO[3]
                         net (fo=1, routed)           0.000    74.521    calculator/stack_num_reg_0_31_2_2_i_17_n_0
    SLICE_X49Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.635 r  calculator/stack_num_reg_0_31_3_3_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.635    calculator/stack_num_reg_0_31_3_3_i_12_n_0
    SLICE_X49Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.749 r  calculator/stack_num_reg_0_31_4_4_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.749    calculator/stack_num_reg_0_31_4_4_i_12_n_0
    SLICE_X49Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.863 r  calculator/stack_num_reg_0_31_5_5_i_4/CO[3]
                         net (fo=1, routed)           0.000    74.863    calculator/stack_num_reg_0_31_5_5_i_4_n_0
    SLICE_X49Y162        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.020 r  calculator/stack_num_reg_0_31_6_6_i_3/CO[1]
                         net (fo=36, routed)          1.000    76.020    calculator/stack_num_reg_0_31_6_6_i_3_n_2
    SLICE_X48Y157        LUT3 (Prop_lut3_I0_O)        0.329    76.349 r  calculator/stack_num_reg_0_31_0_0_i_218/O
                         net (fo=1, routed)           0.000    76.349    calculator/stack_num_reg_0_31_0_0_i_218_n_0
    SLICE_X48Y157        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.899 r  calculator/stack_num_reg_0_31_0_0_i_181/CO[3]
                         net (fo=1, routed)           0.000    76.899    calculator/stack_num_reg_0_31_0_0_i_181_n_0
    SLICE_X48Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.013 r  calculator/stack_num_reg_0_31_0_0_i_145/CO[3]
                         net (fo=1, routed)           0.000    77.013    calculator/stack_num_reg_0_31_0_0_i_145_n_0
    SLICE_X48Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.127 r  calculator/stack_num_reg_0_31_0_0_i_114/CO[3]
                         net (fo=1, routed)           0.000    77.127    calculator/stack_num_reg_0_31_0_0_i_114_n_0
    SLICE_X48Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.241 r  calculator/stack_num_reg_0_31_0_0_i_88/CO[3]
                         net (fo=1, routed)           0.000    77.241    calculator/stack_num_reg_0_31_0_0_i_88_n_0
    SLICE_X48Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.355 r  calculator/stack_num_reg_0_31_1_1_i_17/CO[3]
                         net (fo=1, routed)           0.000    77.355    calculator/stack_num_reg_0_31_1_1_i_17_n_0
    SLICE_X48Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.469 r  calculator/stack_num_reg_0_31_2_2_i_12/CO[3]
                         net (fo=1, routed)           0.000    77.469    calculator/stack_num_reg_0_31_2_2_i_12_n_0
    SLICE_X48Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.583 r  calculator/stack_num_reg_0_31_3_3_i_7/CO[3]
                         net (fo=1, routed)           0.000    77.583    calculator/stack_num_reg_0_31_3_3_i_7_n_0
    SLICE_X48Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.697 r  calculator/stack_num_reg_0_31_4_4_i_9/CO[3]
                         net (fo=1, routed)           0.000    77.697    calculator/stack_num_reg_0_31_4_4_i_9_n_0
    SLICE_X48Y165        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.854 r  calculator/stack_num_reg_0_31_5_5_i_3/CO[1]
                         net (fo=36, routed)          0.835    78.689    calculator/stack_num_reg_0_31_5_5_i_3_n_2
    SLICE_X50Y162        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    79.489 r  calculator/stack_num_reg_0_31_0_0_i_176/CO[3]
                         net (fo=1, routed)           0.000    79.489    calculator/stack_num_reg_0_31_0_0_i_176_n_0
    SLICE_X50Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.606 r  calculator/stack_num_reg_0_31_0_0_i_140/CO[3]
                         net (fo=1, routed)           0.000    79.606    calculator/stack_num_reg_0_31_0_0_i_140_n_0
    SLICE_X50Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.723 r  calculator/stack_num_reg_0_31_0_0_i_109/CO[3]
                         net (fo=1, routed)           0.000    79.723    calculator/stack_num_reg_0_31_0_0_i_109_n_0
    SLICE_X50Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.840 r  calculator/stack_num_reg_0_31_0_0_i_83/CO[3]
                         net (fo=1, routed)           0.000    79.840    calculator/stack_num_reg_0_31_0_0_i_83_n_0
    SLICE_X50Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.957 r  calculator/stack_num_reg_0_31_0_0_i_62/CO[3]
                         net (fo=1, routed)           0.000    79.957    calculator/stack_num_reg_0_31_0_0_i_62_n_0
    SLICE_X50Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.074 r  calculator/stack_num_reg_0_31_1_1_i_12/CO[3]
                         net (fo=1, routed)           0.000    80.074    calculator/stack_num_reg_0_31_1_1_i_12_n_0
    SLICE_X50Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.191 r  calculator/stack_num_reg_0_31_2_2_i_7/CO[3]
                         net (fo=1, routed)           0.000    80.191    calculator/stack_num_reg_0_31_2_2_i_7_n_0
    SLICE_X50Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.308 r  calculator/stack_num_reg_0_31_3_3_i_4/CO[3]
                         net (fo=1, routed)           0.000    80.308    calculator/stack_num_reg_0_31_3_3_i_4_n_0
    SLICE_X50Y170        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.465 r  calculator/stack_num_reg_0_31_4_4_i_4/CO[1]
                         net (fo=36, routed)          0.760    81.225    calculator/stack_num_reg_0_31_4_4_i_4_n_2
    SLICE_X47Y167        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    82.013 r  calculator/stack_num_reg_0_31_0_0_i_171/CO[3]
                         net (fo=1, routed)           0.000    82.013    calculator/stack_num_reg_0_31_0_0_i_171_n_0
    SLICE_X47Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.127 r  calculator/stack_num_reg_0_31_0_0_i_135/CO[3]
                         net (fo=1, routed)           0.000    82.127    calculator/stack_num_reg_0_31_0_0_i_135_n_0
    SLICE_X47Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.241 r  calculator/stack_num_reg_0_31_0_0_i_104/CO[3]
                         net (fo=1, routed)           0.000    82.241    calculator/stack_num_reg_0_31_0_0_i_104_n_0
    SLICE_X47Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.355 r  calculator/stack_num_reg_0_31_0_0_i_78/CO[3]
                         net (fo=1, routed)           0.000    82.355    calculator/stack_num_reg_0_31_0_0_i_78_n_0
    SLICE_X47Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.469 r  calculator/stack_num_reg_0_31_0_0_i_57/CO[3]
                         net (fo=1, routed)           0.000    82.469    calculator/stack_num_reg_0_31_0_0_i_57_n_0
    SLICE_X47Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.583 r  calculator/stack_num_reg_0_31_0_0_i_41/CO[3]
                         net (fo=1, routed)           0.000    82.583    calculator/stack_num_reg_0_31_0_0_i_41_n_0
    SLICE_X47Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.697 r  calculator/stack_num_reg_0_31_1_1_i_7/CO[3]
                         net (fo=1, routed)           0.000    82.697    calculator/stack_num_reg_0_31_1_1_i_7_n_0
    SLICE_X47Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.811 r  calculator/stack_num_reg_0_31_2_2_i_4/CO[3]
                         net (fo=1, routed)           0.009    82.820    calculator/stack_num_reg_0_31_2_2_i_4_n_0
    SLICE_X47Y175        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.977 r  calculator/stack_num_reg_0_31_3_3_i_3/CO[1]
                         net (fo=36, routed)          0.866    83.842    calculator/stack_num_reg_0_31_3_3_i_3_n_2
    SLICE_X51Y169        LUT3 (Prop_lut3_I0_O)        0.329    84.171 r  calculator/stack_num_reg_0_31_0_0_i_209/O
                         net (fo=1, routed)           0.000    84.171    calculator/stack_num_reg_0_31_0_0_i_209_n_0
    SLICE_X51Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.721 r  calculator/stack_num_reg_0_31_0_0_i_166/CO[3]
                         net (fo=1, routed)           0.000    84.721    calculator/stack_num_reg_0_31_0_0_i_166_n_0
    SLICE_X51Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.835 r  calculator/stack_num_reg_0_31_0_0_i_130/CO[3]
                         net (fo=1, routed)           0.000    84.835    calculator/stack_num_reg_0_31_0_0_i_130_n_0
    SLICE_X51Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.949 r  calculator/stack_num_reg_0_31_0_0_i_99/CO[3]
                         net (fo=1, routed)           0.000    84.949    calculator/stack_num_reg_0_31_0_0_i_99_n_0
    SLICE_X51Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.063 r  calculator/stack_num_reg_0_31_0_0_i_73/CO[3]
                         net (fo=1, routed)           0.000    85.063    calculator/stack_num_reg_0_31_0_0_i_73_n_0
    SLICE_X51Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.177 r  calculator/stack_num_reg_0_31_0_0_i_52/CO[3]
                         net (fo=1, routed)           0.000    85.177    calculator/stack_num_reg_0_31_0_0_i_52_n_0
    SLICE_X51Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.291 r  calculator/stack_num_reg_0_31_0_0_i_36/CO[3]
                         net (fo=1, routed)           0.009    85.300    calculator/stack_num_reg_0_31_0_0_i_36_n_0
    SLICE_X51Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.414 r  calculator/stack_num_reg_0_31_0_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    85.414    calculator/stack_num_reg_0_31_0_0_i_25_n_0
    SLICE_X51Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.528 r  calculator/stack_num_reg_0_31_1_1_i_4/CO[3]
                         net (fo=1, routed)           0.000    85.528    calculator/stack_num_reg_0_31_1_1_i_4_n_0
    SLICE_X51Y177        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.685 r  calculator/stack_num_reg_0_31_2_2_i_3/CO[1]
                         net (fo=36, routed)          0.841    86.526    calculator/stack_num_reg_0_31_2_2_i_3_n_2
    SLICE_X48Y173        LUT5 (Prop_lut5_I4_O)        0.329    86.855 r  calculator/stack_num_reg_0_31_2_2_i_1/O
                         net (fo=2, routed)           2.100    88.956    calculator/stack_num_reg_0_31_2_2/D
    SLICE_X46Y112        RAMD32                                       r  calculator/stack_num_reg_0_31_2_2/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    B8                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464    11.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.493    15.245    calculator/stack_num_reg_0_31_2_2/WCLK
    SLICE_X46Y112        RAMD32                                       r  calculator/stack_num_reg_0_31_2_2/SP/CLK
                         clock pessimism              0.195    15.441    
                         clock uncertainty           -0.035    15.405    
    SLICE_X46Y112        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    15.220    calculator/stack_num_reg_0_31_2_2/SP
  -------------------------------------------------------------------
                         required time                         15.220    
                         arrival time                         -88.956    
  -------------------------------------------------------------------
                         slack                                -73.736    

Slack (VIOLATED) :        -70.426ns  (required time - arrival time)
  Source:                 calculator/a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calculator/stack_num_reg_0_31_3_3/DP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        80.014ns  (logic 52.828ns (66.024%)  route 27.186ns (33.976%))
  Logic Levels:           281  (CARRY4=258 LUT2=1 LUT3=21 LUT5=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.244ns = ( 15.244 - 10.000 ) 
    Source Clock Delay      (SCD):    5.578ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.630     5.578    calculator/clk_IBUF_BUFG
    SLICE_X47Y62         FDRE                                         r  calculator/a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDRE (Prop_fdre_C_Q)         0.456     6.034 r  calculator/a_reg[0]/Q
                         net (fo=13, routed)          0.503     6.537    calculator/a[0]
    SLICE_X46Y62         LUT2 (Prop_lut2_I0_O)        0.124     6.661 r  calculator/stack_num_reg_0_31_23_23_i_45/O
                         net (fo=1, routed)           0.000     6.661    calculator/stack_num_reg_0_31_23_23_i_45_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.174 r  calculator/stack_num_reg_0_31_23_23_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.174    calculator/stack_num_reg_0_31_23_23_i_37_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.291 r  calculator/stack_num_reg_0_31_24_24_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.291    calculator/stack_num_reg_0_31_24_24_i_42_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.408 r  calculator/stack_num_reg_0_31_25_25_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.408    calculator/stack_num_reg_0_31_25_25_i_27_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.525 r  calculator/stack_num_reg_0_31_26_26_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.525    calculator/stack_num_reg_0_31_26_26_i_22_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.642 r  calculator/stack_num_reg_0_31_27_27_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.642    calculator/stack_num_reg_0_31_27_27_i_17_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.759 r  calculator/stack_num_reg_0_31_28_28_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.759    calculator/stack_num_reg_0_31_28_28_i_22_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.876 r  calculator/stack_num_reg_0_31_29_29_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.876    calculator/stack_num_reg_0_31_29_29_i_7_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.993 r  calculator/stack_num_reg_0_31_30_30_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.993    calculator/stack_num_reg_0_31_30_30_i_4_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.247 r  calculator/stack_num_reg_0_31_31_31_i_3/CO[0]
                         net (fo=36, routed)          0.973     9.220    calculator/stack_num_reg_0_31_31_31_i_3_n_3
    SLICE_X45Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    10.043 r  calculator/stack_num_reg_0_31_22_22_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.043    calculator/stack_num_reg_0_31_22_22_i_37_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.157 r  calculator/stack_num_reg_0_31_23_23_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.157    calculator/stack_num_reg_0_31_23_23_i_32_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.271 r  calculator/stack_num_reg_0_31_24_24_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.271    calculator/stack_num_reg_0_31_24_24_i_37_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.385 r  calculator/stack_num_reg_0_31_25_25_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.385    calculator/stack_num_reg_0_31_25_25_i_22_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.499 r  calculator/stack_num_reg_0_31_26_26_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.499    calculator/stack_num_reg_0_31_26_26_i_17_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.613 r  calculator/stack_num_reg_0_31_27_27_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.613    calculator/stack_num_reg_0_31_27_27_i_12_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.727 r  calculator/stack_num_reg_0_31_28_28_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.727    calculator/stack_num_reg_0_31_28_28_i_17_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.841 r  calculator/stack_num_reg_0_31_29_29_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.841    calculator/stack_num_reg_0_31_29_29_i_4_n_0
    SLICE_X45Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.998 r  calculator/stack_num_reg_0_31_30_30_i_3/CO[1]
                         net (fo=36, routed)          0.933    11.932    calculator/stack_num_reg_0_31_30_30_i_3_n_2
    SLICE_X44Y61         LUT3 (Prop_lut3_I0_O)        0.329    12.261 r  calculator/stack_num_reg_0_31_21_21_i_44/O
                         net (fo=1, routed)           0.000    12.261    calculator/stack_num_reg_0_31_21_21_i_44_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.811 r  calculator/stack_num_reg_0_31_21_21_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.811    calculator/stack_num_reg_0_31_21_21_i_37_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.925 r  calculator/stack_num_reg_0_31_22_22_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.925    calculator/stack_num_reg_0_31_22_22_i_32_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.039 r  calculator/stack_num_reg_0_31_23_23_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.039    calculator/stack_num_reg_0_31_23_23_i_27_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.153 r  calculator/stack_num_reg_0_31_24_24_i_32/CO[3]
                         net (fo=1, routed)           0.000    13.153    calculator/stack_num_reg_0_31_24_24_i_32_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.267 r  calculator/stack_num_reg_0_31_25_25_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.267    calculator/stack_num_reg_0_31_25_25_i_17_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.381 r  calculator/stack_num_reg_0_31_26_26_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.381    calculator/stack_num_reg_0_31_26_26_i_12_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.495 r  calculator/stack_num_reg_0_31_27_27_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.495    calculator/stack_num_reg_0_31_27_27_i_7_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.609 r  calculator/stack_num_reg_0_31_28_28_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.609    calculator/stack_num_reg_0_31_28_28_i_10_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.766 r  calculator/stack_num_reg_0_31_29_29_i_3/CO[1]
                         net (fo=36, routed)          0.932    14.698    calculator/stack_num_reg_0_31_29_29_i_3_n_2
    SLICE_X43Y64         LUT3 (Prop_lut3_I0_O)        0.329    15.027 r  calculator/stack_num_reg_0_31_21_21_i_40/O
                         net (fo=1, routed)           0.000    15.027    calculator/stack_num_reg_0_31_21_21_i_40_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.577 r  calculator/stack_num_reg_0_31_21_21_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.577    calculator/stack_num_reg_0_31_21_21_i_32_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.691 r  calculator/stack_num_reg_0_31_22_22_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.691    calculator/stack_num_reg_0_31_22_22_i_27_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.805 r  calculator/stack_num_reg_0_31_23_23_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.805    calculator/stack_num_reg_0_31_23_23_i_22_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.919 r  calculator/stack_num_reg_0_31_24_24_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.919    calculator/stack_num_reg_0_31_24_24_i_27_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.033 r  calculator/stack_num_reg_0_31_25_25_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.033    calculator/stack_num_reg_0_31_25_25_i_12_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.147 r  calculator/stack_num_reg_0_31_26_26_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.147    calculator/stack_num_reg_0_31_26_26_i_7_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.261 r  calculator/stack_num_reg_0_31_27_27_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.261    calculator/stack_num_reg_0_31_27_27_i_4_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.418 r  calculator/stack_num_reg_0_31_28_28_i_4/CO[1]
                         net (fo=36, routed)          1.173    17.591    calculator/stack_num_reg_0_31_28_28_i_4_n_2
    SLICE_X48Y63         LUT3 (Prop_lut3_I0_O)        0.329    17.920 r  calculator/stack_num_reg_0_31_19_19_i_43/O
                         net (fo=1, routed)           0.000    17.920    calculator/stack_num_reg_0_31_19_19_i_43_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.318 r  calculator/stack_num_reg_0_31_19_19_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.318    calculator/stack_num_reg_0_31_19_19_i_37_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.432 r  calculator/stack_num_reg_0_31_20_20_i_42/CO[3]
                         net (fo=1, routed)           0.000    18.432    calculator/stack_num_reg_0_31_20_20_i_42_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.546 r  calculator/stack_num_reg_0_31_21_21_i_27/CO[3]
                         net (fo=1, routed)           0.000    18.546    calculator/stack_num_reg_0_31_21_21_i_27_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.660 r  calculator/stack_num_reg_0_31_22_22_i_22/CO[3]
                         net (fo=1, routed)           0.000    18.660    calculator/stack_num_reg_0_31_22_22_i_22_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.774 r  calculator/stack_num_reg_0_31_23_23_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.774    calculator/stack_num_reg_0_31_23_23_i_17_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.888 r  calculator/stack_num_reg_0_31_24_24_i_22/CO[3]
                         net (fo=1, routed)           0.000    18.888    calculator/stack_num_reg_0_31_24_24_i_22_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.002 r  calculator/stack_num_reg_0_31_25_25_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.002    calculator/stack_num_reg_0_31_25_25_i_7_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.116 r  calculator/stack_num_reg_0_31_26_26_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.116    calculator/stack_num_reg_0_31_26_26_i_4_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.273 r  calculator/stack_num_reg_0_31_27_27_i_3/CO[1]
                         net (fo=36, routed)          0.924    20.197    calculator/stack_num_reg_0_31_27_27_i_3_n_2
    SLICE_X49Y64         LUT3 (Prop_lut3_I0_O)        0.329    20.526 r  calculator/stack_num_reg_0_31_18_18_i_44/O
                         net (fo=1, routed)           0.000    20.526    calculator/stack_num_reg_0_31_18_18_i_44_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.076 r  calculator/stack_num_reg_0_31_18_18_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.076    calculator/stack_num_reg_0_31_18_18_i_37_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.190 r  calculator/stack_num_reg_0_31_19_19_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.190    calculator/stack_num_reg_0_31_19_19_i_32_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.304 r  calculator/stack_num_reg_0_31_20_20_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.304    calculator/stack_num_reg_0_31_20_20_i_37_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.418 r  calculator/stack_num_reg_0_31_21_21_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.418    calculator/stack_num_reg_0_31_21_21_i_22_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.532 r  calculator/stack_num_reg_0_31_22_22_i_17/CO[3]
                         net (fo=1, routed)           0.000    21.532    calculator/stack_num_reg_0_31_22_22_i_17_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.646 r  calculator/stack_num_reg_0_31_23_23_i_12/CO[3]
                         net (fo=1, routed)           0.000    21.646    calculator/stack_num_reg_0_31_23_23_i_12_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.760 r  calculator/stack_num_reg_0_31_24_24_i_17/CO[3]
                         net (fo=1, routed)           0.000    21.760    calculator/stack_num_reg_0_31_24_24_i_17_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.874 r  calculator/stack_num_reg_0_31_25_25_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.874    calculator/stack_num_reg_0_31_25_25_i_4_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.031 r  calculator/stack_num_reg_0_31_26_26_i_3/CO[1]
                         net (fo=36, routed)          0.996    23.027    calculator/stack_num_reg_0_31_26_26_i_3_n_2
    SLICE_X50Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    23.827 r  calculator/stack_num_reg_0_31_17_17_i_37/CO[3]
                         net (fo=1, routed)           0.000    23.827    calculator/stack_num_reg_0_31_17_17_i_37_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.944 r  calculator/stack_num_reg_0_31_18_18_i_32/CO[3]
                         net (fo=1, routed)           0.000    23.944    calculator/stack_num_reg_0_31_18_18_i_32_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.061 r  calculator/stack_num_reg_0_31_19_19_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.061    calculator/stack_num_reg_0_31_19_19_i_27_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.178 r  calculator/stack_num_reg_0_31_20_20_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.178    calculator/stack_num_reg_0_31_20_20_i_32_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.295 r  calculator/stack_num_reg_0_31_21_21_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.295    calculator/stack_num_reg_0_31_21_21_i_17_n_0
    SLICE_X50Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.412 r  calculator/stack_num_reg_0_31_22_22_i_12/CO[3]
                         net (fo=1, routed)           0.000    24.412    calculator/stack_num_reg_0_31_22_22_i_12_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.529 r  calculator/stack_num_reg_0_31_23_23_i_7/CO[3]
                         net (fo=1, routed)           0.000    24.529    calculator/stack_num_reg_0_31_23_23_i_7_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.646 r  calculator/stack_num_reg_0_31_24_24_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.646    calculator/stack_num_reg_0_31_24_24_i_10_n_0
    SLICE_X50Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.803 r  calculator/stack_num_reg_0_31_25_25_i_3/CO[1]
                         net (fo=36, routed)          1.016    25.820    calculator/stack_num_reg_0_31_25_25_i_3_n_2
    SLICE_X47Y64         LUT3 (Prop_lut3_I0_O)        0.332    26.152 r  calculator/stack_num_reg_0_31_16_16_i_53/O
                         net (fo=1, routed)           0.000    26.152    calculator/stack_num_reg_0_31_16_16_i_53_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.702 r  calculator/stack_num_reg_0_31_16_16_i_46/CO[3]
                         net (fo=1, routed)           0.000    26.702    calculator/stack_num_reg_0_31_16_16_i_46_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.816 r  calculator/stack_num_reg_0_31_17_17_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.816    calculator/stack_num_reg_0_31_17_17_i_32_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.930 r  calculator/stack_num_reg_0_31_18_18_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.930    calculator/stack_num_reg_0_31_18_18_i_27_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.044 r  calculator/stack_num_reg_0_31_19_19_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.044    calculator/stack_num_reg_0_31_19_19_i_22_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.158 r  calculator/stack_num_reg_0_31_20_20_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.158    calculator/stack_num_reg_0_31_20_20_i_27_n_0
    SLICE_X47Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.272 r  calculator/stack_num_reg_0_31_21_21_i_12/CO[3]
                         net (fo=1, routed)           0.000    27.272    calculator/stack_num_reg_0_31_21_21_i_12_n_0
    SLICE_X47Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.386 r  calculator/stack_num_reg_0_31_22_22_i_7/CO[3]
                         net (fo=1, routed)           0.000    27.386    calculator/stack_num_reg_0_31_22_22_i_7_n_0
    SLICE_X47Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.500 r  calculator/stack_num_reg_0_31_23_23_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.500    calculator/stack_num_reg_0_31_23_23_i_4_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.657 r  calculator/stack_num_reg_0_31_24_24_i_4/CO[1]
                         net (fo=36, routed)          0.962    28.619    calculator/stack_num_reg_0_31_24_24_i_4_n_2
    SLICE_X41Y63         LUT3 (Prop_lut3_I0_O)        0.329    28.948 r  calculator/stack_num_reg_0_31_15_15_i_44/O
                         net (fo=1, routed)           0.000    28.948    calculator/stack_num_reg_0_31_15_15_i_44_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.498 r  calculator/stack_num_reg_0_31_15_15_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.498    calculator/stack_num_reg_0_31_15_15_i_37_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.612 r  calculator/stack_num_reg_0_31_16_16_i_41/CO[3]
                         net (fo=1, routed)           0.000    29.612    calculator/stack_num_reg_0_31_16_16_i_41_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.726 r  calculator/stack_num_reg_0_31_17_17_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.726    calculator/stack_num_reg_0_31_17_17_i_27_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.840 r  calculator/stack_num_reg_0_31_18_18_i_22/CO[3]
                         net (fo=1, routed)           0.000    29.840    calculator/stack_num_reg_0_31_18_18_i_22_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.954 r  calculator/stack_num_reg_0_31_19_19_i_17/CO[3]
                         net (fo=1, routed)           0.000    29.954    calculator/stack_num_reg_0_31_19_19_i_17_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.068 r  calculator/stack_num_reg_0_31_20_20_i_22/CO[3]
                         net (fo=1, routed)           0.000    30.068    calculator/stack_num_reg_0_31_20_20_i_22_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.182 r  calculator/stack_num_reg_0_31_21_21_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.182    calculator/stack_num_reg_0_31_21_21_i_7_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.296 r  calculator/stack_num_reg_0_31_22_22_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.296    calculator/stack_num_reg_0_31_22_22_i_4_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.453 r  calculator/stack_num_reg_0_31_23_23_i_3/CO[1]
                         net (fo=36, routed)          0.913    31.365    calculator/stack_num_reg_0_31_23_23_i_3_n_2
    SLICE_X40Y63         LUT3 (Prop_lut3_I0_O)        0.329    31.694 r  calculator/stack_num_reg_0_31_14_14_i_44/O
                         net (fo=1, routed)           0.000    31.694    calculator/stack_num_reg_0_31_14_14_i_44_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.244 r  calculator/stack_num_reg_0_31_14_14_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.244    calculator/stack_num_reg_0_31_14_14_i_37_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.358 r  calculator/stack_num_reg_0_31_15_15_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.358    calculator/stack_num_reg_0_31_15_15_i_32_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.472 r  calculator/stack_num_reg_0_31_16_16_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.472    calculator/stack_num_reg_0_31_16_16_i_36_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.586 r  calculator/stack_num_reg_0_31_17_17_i_22/CO[3]
                         net (fo=1, routed)           0.000    32.586    calculator/stack_num_reg_0_31_17_17_i_22_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.700 r  calculator/stack_num_reg_0_31_18_18_i_17/CO[3]
                         net (fo=1, routed)           0.000    32.700    calculator/stack_num_reg_0_31_18_18_i_17_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.814 r  calculator/stack_num_reg_0_31_19_19_i_12/CO[3]
                         net (fo=1, routed)           0.000    32.814    calculator/stack_num_reg_0_31_19_19_i_12_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.928 r  calculator/stack_num_reg_0_31_20_20_i_17/CO[3]
                         net (fo=1, routed)           0.000    32.928    calculator/stack_num_reg_0_31_20_20_i_17_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.042 r  calculator/stack_num_reg_0_31_21_21_i_4/CO[3]
                         net (fo=1, routed)           0.000    33.042    calculator/stack_num_reg_0_31_21_21_i_4_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.199 r  calculator/stack_num_reg_0_31_22_22_i_3/CO[1]
                         net (fo=36, routed)          1.011    34.210    calculator/stack_num_reg_0_31_22_22_i_3_n_2
    SLICE_X38Y63         LUT3 (Prop_lut3_I0_O)        0.329    34.539 r  calculator/stack_num_reg_0_31_13_13_i_44/O
                         net (fo=1, routed)           0.000    34.539    calculator/stack_num_reg_0_31_13_13_i_44_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.072 r  calculator/stack_num_reg_0_31_13_13_i_37/CO[3]
                         net (fo=1, routed)           0.000    35.072    calculator/stack_num_reg_0_31_13_13_i_37_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.189 r  calculator/stack_num_reg_0_31_14_14_i_32/CO[3]
                         net (fo=1, routed)           0.000    35.189    calculator/stack_num_reg_0_31_14_14_i_32_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.306 r  calculator/stack_num_reg_0_31_15_15_i_27/CO[3]
                         net (fo=1, routed)           0.000    35.306    calculator/stack_num_reg_0_31_15_15_i_27_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.423 r  calculator/stack_num_reg_0_31_16_16_i_31/CO[3]
                         net (fo=1, routed)           0.000    35.423    calculator/stack_num_reg_0_31_16_16_i_31_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.540 r  calculator/stack_num_reg_0_31_17_17_i_17/CO[3]
                         net (fo=1, routed)           0.000    35.540    calculator/stack_num_reg_0_31_17_17_i_17_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.657 r  calculator/stack_num_reg_0_31_18_18_i_12/CO[3]
                         net (fo=1, routed)           0.000    35.657    calculator/stack_num_reg_0_31_18_18_i_12_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.774 r  calculator/stack_num_reg_0_31_19_19_i_7/CO[3]
                         net (fo=1, routed)           0.000    35.774    calculator/stack_num_reg_0_31_19_19_i_7_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.891 r  calculator/stack_num_reg_0_31_20_20_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.891    calculator/stack_num_reg_0_31_20_20_i_10_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.048 r  calculator/stack_num_reg_0_31_21_21_i_3/CO[1]
                         net (fo=36, routed)          0.849    36.897    calculator/stack_num_reg_0_31_21_21_i_3_n_2
    SLICE_X45Y72         LUT3 (Prop_lut3_I0_O)        0.332    37.229 r  calculator/stack_num_reg_0_31_13_13_i_41/O
                         net (fo=1, routed)           0.000    37.229    calculator/stack_num_reg_0_31_13_13_i_41_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.761 r  calculator/stack_num_reg_0_31_13_13_i_32/CO[3]
                         net (fo=1, routed)           0.000    37.761    calculator/stack_num_reg_0_31_13_13_i_32_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.875 r  calculator/stack_num_reg_0_31_14_14_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.875    calculator/stack_num_reg_0_31_14_14_i_27_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.989 r  calculator/stack_num_reg_0_31_15_15_i_22/CO[3]
                         net (fo=1, routed)           0.009    37.998    calculator/stack_num_reg_0_31_15_15_i_22_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.112 r  calculator/stack_num_reg_0_31_16_16_i_26/CO[3]
                         net (fo=1, routed)           0.000    38.112    calculator/stack_num_reg_0_31_16_16_i_26_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.226 r  calculator/stack_num_reg_0_31_17_17_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.226    calculator/stack_num_reg_0_31_17_17_i_12_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.340 r  calculator/stack_num_reg_0_31_18_18_i_7/CO[3]
                         net (fo=1, routed)           0.000    38.340    calculator/stack_num_reg_0_31_18_18_i_7_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.454 r  calculator/stack_num_reg_0_31_19_19_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.454    calculator/stack_num_reg_0_31_19_19_i_4_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.611 r  calculator/stack_num_reg_0_31_20_20_i_4/CO[1]
                         net (fo=36, routed)          0.817    39.428    calculator/stack_num_reg_0_31_20_20_i_4_n_2
    SLICE_X46Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    40.228 r  calculator/stack_num_reg_0_31_11_11_i_37/CO[3]
                         net (fo=1, routed)           0.000    40.228    calculator/stack_num_reg_0_31_11_11_i_37_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.345 r  calculator/stack_num_reg_0_31_12_12_i_37/CO[3]
                         net (fo=1, routed)           0.000    40.345    calculator/stack_num_reg_0_31_12_12_i_37_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.462 r  calculator/stack_num_reg_0_31_13_13_i_27/CO[3]
                         net (fo=1, routed)           0.000    40.462    calculator/stack_num_reg_0_31_13_13_i_27_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.579 r  calculator/stack_num_reg_0_31_14_14_i_22/CO[3]
                         net (fo=1, routed)           0.000    40.579    calculator/stack_num_reg_0_31_14_14_i_22_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.696 r  calculator/stack_num_reg_0_31_15_15_i_17/CO[3]
                         net (fo=1, routed)           0.000    40.696    calculator/stack_num_reg_0_31_15_15_i_17_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.813 r  calculator/stack_num_reg_0_31_16_16_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.813    calculator/stack_num_reg_0_31_16_16_i_21_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.930 r  calculator/stack_num_reg_0_31_17_17_i_7/CO[3]
                         net (fo=1, routed)           0.000    40.930    calculator/stack_num_reg_0_31_17_17_i_7_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.047 r  calculator/stack_num_reg_0_31_18_18_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.047    calculator/stack_num_reg_0_31_18_18_i_4_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.204 r  calculator/stack_num_reg_0_31_19_19_i_3/CO[1]
                         net (fo=36, routed)          0.853    42.057    calculator/stack_num_reg_0_31_19_19_i_3_n_2
    SLICE_X49Y83         LUT3 (Prop_lut3_I0_O)        0.332    42.389 r  calculator/stack_num_reg_0_31_10_10_i_44/O
                         net (fo=1, routed)           0.000    42.389    calculator/stack_num_reg_0_31_10_10_i_44_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.939 r  calculator/stack_num_reg_0_31_10_10_i_37/CO[3]
                         net (fo=1, routed)           0.000    42.939    calculator/stack_num_reg_0_31_10_10_i_37_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.053 r  calculator/stack_num_reg_0_31_11_11_i_32/CO[3]
                         net (fo=1, routed)           0.000    43.053    calculator/stack_num_reg_0_31_11_11_i_32_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.167 r  calculator/stack_num_reg_0_31_12_12_i_32/CO[3]
                         net (fo=1, routed)           0.000    43.167    calculator/stack_num_reg_0_31_12_12_i_32_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.281 r  calculator/stack_num_reg_0_31_13_13_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.281    calculator/stack_num_reg_0_31_13_13_i_22_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.395 r  calculator/stack_num_reg_0_31_14_14_i_17/CO[3]
                         net (fo=1, routed)           0.000    43.395    calculator/stack_num_reg_0_31_14_14_i_17_n_0
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.509 r  calculator/stack_num_reg_0_31_15_15_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.509    calculator/stack_num_reg_0_31_15_15_i_12_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.623 r  calculator/stack_num_reg_0_31_16_16_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.623    calculator/stack_num_reg_0_31_16_16_i_16_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.737 r  calculator/stack_num_reg_0_31_17_17_i_4/CO[3]
                         net (fo=1, routed)           0.000    43.737    calculator/stack_num_reg_0_31_17_17_i_4_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.894 r  calculator/stack_num_reg_0_31_18_18_i_3/CO[1]
                         net (fo=36, routed)          0.864    44.758    calculator/stack_num_reg_0_31_18_18_i_3_n_2
    SLICE_X46Y89         LUT3 (Prop_lut3_I0_O)        0.329    45.087 r  calculator/stack_num_reg_0_31_9_9_i_44/O
                         net (fo=1, routed)           0.000    45.087    calculator/stack_num_reg_0_31_9_9_i_44_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.620 r  calculator/stack_num_reg_0_31_9_9_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.620    calculator/stack_num_reg_0_31_9_9_i_37_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.737 r  calculator/stack_num_reg_0_31_10_10_i_32/CO[3]
                         net (fo=1, routed)           0.000    45.737    calculator/stack_num_reg_0_31_10_10_i_32_n_0
    SLICE_X46Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.854 r  calculator/stack_num_reg_0_31_11_11_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.854    calculator/stack_num_reg_0_31_11_11_i_27_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.971 r  calculator/stack_num_reg_0_31_12_12_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.971    calculator/stack_num_reg_0_31_12_12_i_27_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.088 r  calculator/stack_num_reg_0_31_13_13_i_17/CO[3]
                         net (fo=1, routed)           0.000    46.088    calculator/stack_num_reg_0_31_13_13_i_17_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.205 r  calculator/stack_num_reg_0_31_14_14_i_12/CO[3]
                         net (fo=1, routed)           0.000    46.205    calculator/stack_num_reg_0_31_14_14_i_12_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.322 r  calculator/stack_num_reg_0_31_15_15_i_7/CO[3]
                         net (fo=1, routed)           0.000    46.322    calculator/stack_num_reg_0_31_15_15_i_7_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.439 r  calculator/stack_num_reg_0_31_16_16_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.439    calculator/stack_num_reg_0_31_16_16_i_10_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.596 r  calculator/stack_num_reg_0_31_17_17_i_3/CO[1]
                         net (fo=36, routed)          0.890    47.485    calculator/stack_num_reg_0_31_17_17_i_3_n_2
    SLICE_X45Y95         LUT3 (Prop_lut3_I0_O)        0.332    47.817 r  calculator/stack_num_reg_0_31_8_8_i_49/O
                         net (fo=1, routed)           0.000    47.817    calculator/stack_num_reg_0_31_8_8_i_49_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.367 r  calculator/stack_num_reg_0_31_8_8_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.367    calculator/stack_num_reg_0_31_8_8_i_42_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.481 r  calculator/stack_num_reg_0_31_9_9_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.481    calculator/stack_num_reg_0_31_9_9_i_32_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.595 r  calculator/stack_num_reg_0_31_10_10_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.595    calculator/stack_num_reg_0_31_10_10_i_27_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.709 r  calculator/stack_num_reg_0_31_11_11_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.709    calculator/stack_num_reg_0_31_11_11_i_22_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.823 r  calculator/stack_num_reg_0_31_12_12_i_22/CO[3]
                         net (fo=1, routed)           0.001    48.824    calculator/stack_num_reg_0_31_12_12_i_22_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.938 r  calculator/stack_num_reg_0_31_13_13_i_12/CO[3]
                         net (fo=1, routed)           0.000    48.938    calculator/stack_num_reg_0_31_13_13_i_12_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.052 r  calculator/stack_num_reg_0_31_14_14_i_7/CO[3]
                         net (fo=1, routed)           0.000    49.052    calculator/stack_num_reg_0_31_14_14_i_7_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.166 r  calculator/stack_num_reg_0_31_15_15_i_4/CO[3]
                         net (fo=1, routed)           0.000    49.166    calculator/stack_num_reg_0_31_15_15_i_4_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.323 r  calculator/stack_num_reg_0_31_16_16_i_4/CO[1]
                         net (fo=36, routed)          0.882    50.205    calculator/stack_num_reg_0_31_16_16_i_4_n_2
    SLICE_X43Y102        LUT3 (Prop_lut3_I0_O)        0.329    50.534 r  calculator/stack_num_reg_0_31_8_8_i_46/O
                         net (fo=1, routed)           0.000    50.534    calculator/stack_num_reg_0_31_8_8_i_46_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    51.066 r  calculator/stack_num_reg_0_31_8_8_i_37/CO[3]
                         net (fo=1, routed)           0.000    51.066    calculator/stack_num_reg_0_31_8_8_i_37_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.180 r  calculator/stack_num_reg_0_31_9_9_i_27/CO[3]
                         net (fo=1, routed)           0.000    51.180    calculator/stack_num_reg_0_31_9_9_i_27_n_0
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.294 r  calculator/stack_num_reg_0_31_10_10_i_22/CO[3]
                         net (fo=1, routed)           0.000    51.294    calculator/stack_num_reg_0_31_10_10_i_22_n_0
    SLICE_X43Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.408 r  calculator/stack_num_reg_0_31_11_11_i_17/CO[3]
                         net (fo=1, routed)           0.000    51.408    calculator/stack_num_reg_0_31_11_11_i_17_n_0
    SLICE_X43Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.522 r  calculator/stack_num_reg_0_31_12_12_i_17/CO[3]
                         net (fo=1, routed)           0.000    51.522    calculator/stack_num_reg_0_31_12_12_i_17_n_0
    SLICE_X43Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.636 r  calculator/stack_num_reg_0_31_13_13_i_7/CO[3]
                         net (fo=1, routed)           0.000    51.636    calculator/stack_num_reg_0_31_13_13_i_7_n_0
    SLICE_X43Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.750 r  calculator/stack_num_reg_0_31_14_14_i_4/CO[3]
                         net (fo=1, routed)           0.000    51.750    calculator/stack_num_reg_0_31_14_14_i_4_n_0
    SLICE_X43Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.907 r  calculator/stack_num_reg_0_31_15_15_i_3/CO[1]
                         net (fo=36, routed)          0.845    52.752    calculator/stack_num_reg_0_31_15_15_i_3_n_2
    SLICE_X44Y107        LUT3 (Prop_lut3_I0_O)        0.329    53.081 r  calculator/stack_num_reg_0_31_6_6_i_44/O
                         net (fo=1, routed)           0.000    53.081    calculator/stack_num_reg_0_31_6_6_i_44_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.631 r  calculator/stack_num_reg_0_31_6_6_i_37/CO[3]
                         net (fo=1, routed)           0.000    53.631    calculator/stack_num_reg_0_31_6_6_i_37_n_0
    SLICE_X44Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.745 r  calculator/stack_num_reg_0_31_7_7_i_32/CO[3]
                         net (fo=1, routed)           0.000    53.745    calculator/stack_num_reg_0_31_7_7_i_32_n_0
    SLICE_X44Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.859 r  calculator/stack_num_reg_0_31_8_8_i_32/CO[3]
                         net (fo=1, routed)           0.000    53.859    calculator/stack_num_reg_0_31_8_8_i_32_n_0
    SLICE_X44Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.973 r  calculator/stack_num_reg_0_31_9_9_i_22/CO[3]
                         net (fo=1, routed)           0.000    53.973    calculator/stack_num_reg_0_31_9_9_i_22_n_0
    SLICE_X44Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.087 r  calculator/stack_num_reg_0_31_10_10_i_17/CO[3]
                         net (fo=1, routed)           0.000    54.087    calculator/stack_num_reg_0_31_10_10_i_17_n_0
    SLICE_X44Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.201 r  calculator/stack_num_reg_0_31_11_11_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.201    calculator/stack_num_reg_0_31_11_11_i_12_n_0
    SLICE_X44Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.315 r  calculator/stack_num_reg_0_31_12_12_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.315    calculator/stack_num_reg_0_31_12_12_i_12_n_0
    SLICE_X44Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.429 r  calculator/stack_num_reg_0_31_13_13_i_4/CO[3]
                         net (fo=1, routed)           0.000    54.429    calculator/stack_num_reg_0_31_13_13_i_4_n_0
    SLICE_X44Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.586 r  calculator/stack_num_reg_0_31_14_14_i_3/CO[1]
                         net (fo=36, routed)          0.842    55.428    calculator/stack_num_reg_0_31_14_14_i_3_n_2
    SLICE_X47Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    56.213 r  calculator/stack_num_reg_0_31_5_5_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.213    calculator/stack_num_reg_0_31_5_5_i_37_n_0
    SLICE_X47Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.327 r  calculator/stack_num_reg_0_31_6_6_i_32/CO[3]
                         net (fo=1, routed)           0.000    56.327    calculator/stack_num_reg_0_31_6_6_i_32_n_0
    SLICE_X47Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.441 r  calculator/stack_num_reg_0_31_7_7_i_27/CO[3]
                         net (fo=1, routed)           0.000    56.441    calculator/stack_num_reg_0_31_7_7_i_27_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.555 r  calculator/stack_num_reg_0_31_8_8_i_27/CO[3]
                         net (fo=1, routed)           0.000    56.555    calculator/stack_num_reg_0_31_8_8_i_27_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.669 r  calculator/stack_num_reg_0_31_9_9_i_17/CO[3]
                         net (fo=1, routed)           0.000    56.669    calculator/stack_num_reg_0_31_9_9_i_17_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.783 r  calculator/stack_num_reg_0_31_10_10_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.783    calculator/stack_num_reg_0_31_10_10_i_12_n_0
    SLICE_X47Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.897 r  calculator/stack_num_reg_0_31_11_11_i_7/CO[3]
                         net (fo=1, routed)           0.000    56.897    calculator/stack_num_reg_0_31_11_11_i_7_n_0
    SLICE_X47Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.011 r  calculator/stack_num_reg_0_31_12_12_i_9/CO[3]
                         net (fo=1, routed)           0.000    57.011    calculator/stack_num_reg_0_31_12_12_i_9_n_0
    SLICE_X47Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.168 r  calculator/stack_num_reg_0_31_13_13_i_3/CO[1]
                         net (fo=36, routed)          0.599    57.767    calculator/stack_num_reg_0_31_13_13_i_3_n_2
    SLICE_X48Y120        LUT3 (Prop_lut3_I0_O)        0.329    58.096 r  calculator/stack_num_reg_0_31_4_4_i_49/O
                         net (fo=1, routed)           0.000    58.096    calculator/stack_num_reg_0_31_4_4_i_49_n_0
    SLICE_X48Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.646 r  calculator/stack_num_reg_0_31_4_4_i_42/CO[3]
                         net (fo=1, routed)           0.000    58.646    calculator/stack_num_reg_0_31_4_4_i_42_n_0
    SLICE_X48Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.760 r  calculator/stack_num_reg_0_31_5_5_i_32/CO[3]
                         net (fo=1, routed)           0.000    58.760    calculator/stack_num_reg_0_31_5_5_i_32_n_0
    SLICE_X48Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.874 r  calculator/stack_num_reg_0_31_6_6_i_27/CO[3]
                         net (fo=1, routed)           0.000    58.874    calculator/stack_num_reg_0_31_6_6_i_27_n_0
    SLICE_X48Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.988 r  calculator/stack_num_reg_0_31_7_7_i_22/CO[3]
                         net (fo=1, routed)           0.000    58.988    calculator/stack_num_reg_0_31_7_7_i_22_n_0
    SLICE_X48Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.102 r  calculator/stack_num_reg_0_31_8_8_i_22/CO[3]
                         net (fo=1, routed)           0.009    59.111    calculator/stack_num_reg_0_31_8_8_i_22_n_0
    SLICE_X48Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.225 r  calculator/stack_num_reg_0_31_9_9_i_12/CO[3]
                         net (fo=1, routed)           0.000    59.225    calculator/stack_num_reg_0_31_9_9_i_12_n_0
    SLICE_X48Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.339 r  calculator/stack_num_reg_0_31_10_10_i_7/CO[3]
                         net (fo=1, routed)           0.000    59.339    calculator/stack_num_reg_0_31_10_10_i_7_n_0
    SLICE_X48Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.453 r  calculator/stack_num_reg_0_31_11_11_i_4/CO[3]
                         net (fo=1, routed)           0.000    59.453    calculator/stack_num_reg_0_31_11_11_i_4_n_0
    SLICE_X48Y128        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.610 r  calculator/stack_num_reg_0_31_12_12_i_4/CO[1]
                         net (fo=36, routed)          0.818    60.429    calculator/stack_num_reg_0_31_12_12_i_4_n_2
    SLICE_X47Y125        LUT3 (Prop_lut3_I0_O)        0.329    60.758 r  calculator/stack_num_reg_0_31_3_3_i_44/O
                         net (fo=1, routed)           0.000    60.758    calculator/stack_num_reg_0_31_3_3_i_44_n_0
    SLICE_X47Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.308 r  calculator/stack_num_reg_0_31_3_3_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.308    calculator/stack_num_reg_0_31_3_3_i_37_n_0
    SLICE_X47Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.422 r  calculator/stack_num_reg_0_31_4_4_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.422    calculator/stack_num_reg_0_31_4_4_i_37_n_0
    SLICE_X47Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.536 r  calculator/stack_num_reg_0_31_5_5_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.536    calculator/stack_num_reg_0_31_5_5_i_27_n_0
    SLICE_X47Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.650 r  calculator/stack_num_reg_0_31_6_6_i_22/CO[3]
                         net (fo=1, routed)           0.000    61.650    calculator/stack_num_reg_0_31_6_6_i_22_n_0
    SLICE_X47Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.764 r  calculator/stack_num_reg_0_31_7_7_i_17/CO[3]
                         net (fo=1, routed)           0.000    61.764    calculator/stack_num_reg_0_31_7_7_i_17_n_0
    SLICE_X47Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.878 r  calculator/stack_num_reg_0_31_8_8_i_17/CO[3]
                         net (fo=1, routed)           0.000    61.878    calculator/stack_num_reg_0_31_8_8_i_17_n_0
    SLICE_X47Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.992 r  calculator/stack_num_reg_0_31_9_9_i_7/CO[3]
                         net (fo=1, routed)           0.000    61.992    calculator/stack_num_reg_0_31_9_9_i_7_n_0
    SLICE_X47Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.106 r  calculator/stack_num_reg_0_31_10_10_i_4/CO[3]
                         net (fo=1, routed)           0.000    62.106    calculator/stack_num_reg_0_31_10_10_i_4_n_0
    SLICE_X47Y133        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.263 r  calculator/stack_num_reg_0_31_11_11_i_3/CO[1]
                         net (fo=36, routed)          0.858    63.120    calculator/stack_num_reg_0_31_11_11_i_3_n_2
    SLICE_X48Y131        LUT3 (Prop_lut3_I0_O)        0.329    63.449 r  calculator/stack_num_reg_0_31_2_2_i_44/O
                         net (fo=1, routed)           0.000    63.449    calculator/stack_num_reg_0_31_2_2_i_44_n_0
    SLICE_X48Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.999 r  calculator/stack_num_reg_0_31_2_2_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.999    calculator/stack_num_reg_0_31_2_2_i_37_n_0
    SLICE_X48Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.113 r  calculator/stack_num_reg_0_31_3_3_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.113    calculator/stack_num_reg_0_31_3_3_i_32_n_0
    SLICE_X48Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.227 r  calculator/stack_num_reg_0_31_4_4_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.227    calculator/stack_num_reg_0_31_4_4_i_32_n_0
    SLICE_X48Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.341 r  calculator/stack_num_reg_0_31_5_5_i_22/CO[3]
                         net (fo=1, routed)           0.000    64.341    calculator/stack_num_reg_0_31_5_5_i_22_n_0
    SLICE_X48Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.455 r  calculator/stack_num_reg_0_31_6_6_i_17/CO[3]
                         net (fo=1, routed)           0.000    64.455    calculator/stack_num_reg_0_31_6_6_i_17_n_0
    SLICE_X48Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.569 r  calculator/stack_num_reg_0_31_7_7_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.569    calculator/stack_num_reg_0_31_7_7_i_12_n_0
    SLICE_X48Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.683 r  calculator/stack_num_reg_0_31_8_8_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.683    calculator/stack_num_reg_0_31_8_8_i_12_n_0
    SLICE_X48Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.797 r  calculator/stack_num_reg_0_31_9_9_i_4/CO[3]
                         net (fo=1, routed)           0.000    64.797    calculator/stack_num_reg_0_31_9_9_i_4_n_0
    SLICE_X48Y139        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.954 r  calculator/stack_num_reg_0_31_10_10_i_3/CO[1]
                         net (fo=36, routed)          0.711    65.666    calculator/stack_num_reg_0_31_10_10_i_3_n_2
    SLICE_X49Y136        LUT3 (Prop_lut3_I0_O)        0.329    65.995 r  calculator/stack_num_reg_0_31_1_1_i_44/O
                         net (fo=1, routed)           0.000    65.995    calculator/stack_num_reg_0_31_1_1_i_44_n_0
    SLICE_X49Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.545 r  calculator/stack_num_reg_0_31_1_1_i_37/CO[3]
                         net (fo=1, routed)           0.000    66.545    calculator/stack_num_reg_0_31_1_1_i_37_n_0
    SLICE_X49Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.659 r  calculator/stack_num_reg_0_31_2_2_i_32/CO[3]
                         net (fo=1, routed)           0.000    66.659    calculator/stack_num_reg_0_31_2_2_i_32_n_0
    SLICE_X49Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.773 r  calculator/stack_num_reg_0_31_3_3_i_27/CO[3]
                         net (fo=1, routed)           0.000    66.773    calculator/stack_num_reg_0_31_3_3_i_27_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.887 r  calculator/stack_num_reg_0_31_4_4_i_27/CO[3]
                         net (fo=1, routed)           0.000    66.887    calculator/stack_num_reg_0_31_4_4_i_27_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.001 r  calculator/stack_num_reg_0_31_5_5_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.001    calculator/stack_num_reg_0_31_5_5_i_17_n_0
    SLICE_X49Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.115 r  calculator/stack_num_reg_0_31_6_6_i_12/CO[3]
                         net (fo=1, routed)           0.000    67.115    calculator/stack_num_reg_0_31_6_6_i_12_n_0
    SLICE_X49Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.229 r  calculator/stack_num_reg_0_31_7_7_i_7/CO[3]
                         net (fo=1, routed)           0.000    67.229    calculator/stack_num_reg_0_31_7_7_i_7_n_0
    SLICE_X49Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.343 r  calculator/stack_num_reg_0_31_8_8_i_9/CO[3]
                         net (fo=1, routed)           0.000    67.343    calculator/stack_num_reg_0_31_8_8_i_9_n_0
    SLICE_X49Y144        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.500 r  calculator/stack_num_reg_0_31_9_9_i_3/CO[1]
                         net (fo=36, routed)          0.783    68.282    calculator/stack_num_reg_0_31_9_9_i_3_n_2
    SLICE_X47Y142        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    69.067 r  calculator/stack_num_reg_0_31_0_0_i_196/CO[3]
                         net (fo=1, routed)           0.000    69.067    calculator/stack_num_reg_0_31_0_0_i_196_n_0
    SLICE_X47Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.181 r  calculator/stack_num_reg_0_31_1_1_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.181    calculator/stack_num_reg_0_31_1_1_i_32_n_0
    SLICE_X47Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.295 r  calculator/stack_num_reg_0_31_2_2_i_27/CO[3]
                         net (fo=1, routed)           0.000    69.295    calculator/stack_num_reg_0_31_2_2_i_27_n_0
    SLICE_X47Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.409 r  calculator/stack_num_reg_0_31_3_3_i_22/CO[3]
                         net (fo=1, routed)           0.000    69.409    calculator/stack_num_reg_0_31_3_3_i_22_n_0
    SLICE_X47Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.523 r  calculator/stack_num_reg_0_31_4_4_i_22/CO[3]
                         net (fo=1, routed)           0.000    69.523    calculator/stack_num_reg_0_31_4_4_i_22_n_0
    SLICE_X47Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.637 r  calculator/stack_num_reg_0_31_5_5_i_12/CO[3]
                         net (fo=1, routed)           0.000    69.637    calculator/stack_num_reg_0_31_5_5_i_12_n_0
    SLICE_X47Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.751 r  calculator/stack_num_reg_0_31_6_6_i_7/CO[3]
                         net (fo=1, routed)           0.000    69.751    calculator/stack_num_reg_0_31_6_6_i_7_n_0
    SLICE_X47Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.865 r  calculator/stack_num_reg_0_31_7_7_i_4/CO[3]
                         net (fo=1, routed)           0.001    69.866    calculator/stack_num_reg_0_31_7_7_i_4_n_0
    SLICE_X47Y150        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.023 r  calculator/stack_num_reg_0_31_8_8_i_4/CO[1]
                         net (fo=36, routed)          0.737    70.760    calculator/stack_num_reg_0_31_8_8_i_4_n_2
    SLICE_X48Y148        LUT3 (Prop_lut3_I0_O)        0.329    71.089 r  calculator/stack_num_reg_0_31_0_0_i_224/O
                         net (fo=1, routed)           0.000    71.089    calculator/stack_num_reg_0_31_0_0_i_224_n_0
    SLICE_X48Y148        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.639 r  calculator/stack_num_reg_0_31_0_0_i_191/CO[3]
                         net (fo=1, routed)           0.000    71.639    calculator/stack_num_reg_0_31_0_0_i_191_n_0
    SLICE_X48Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.753 r  calculator/stack_num_reg_0_31_0_0_i_155/CO[3]
                         net (fo=1, routed)           0.001    71.754    calculator/stack_num_reg_0_31_0_0_i_155_n_0
    SLICE_X48Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.868 r  calculator/stack_num_reg_0_31_1_1_i_27/CO[3]
                         net (fo=1, routed)           0.000    71.868    calculator/stack_num_reg_0_31_1_1_i_27_n_0
    SLICE_X48Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.982 r  calculator/stack_num_reg_0_31_2_2_i_22/CO[3]
                         net (fo=1, routed)           0.000    71.982    calculator/stack_num_reg_0_31_2_2_i_22_n_0
    SLICE_X48Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.096 r  calculator/stack_num_reg_0_31_3_3_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.096    calculator/stack_num_reg_0_31_3_3_i_17_n_0
    SLICE_X48Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.210 r  calculator/stack_num_reg_0_31_4_4_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.210    calculator/stack_num_reg_0_31_4_4_i_17_n_0
    SLICE_X48Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.324 r  calculator/stack_num_reg_0_31_5_5_i_7/CO[3]
                         net (fo=1, routed)           0.000    72.324    calculator/stack_num_reg_0_31_5_5_i_7_n_0
    SLICE_X48Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.438 r  calculator/stack_num_reg_0_31_6_6_i_4/CO[3]
                         net (fo=1, routed)           0.000    72.438    calculator/stack_num_reg_0_31_6_6_i_4_n_0
    SLICE_X48Y156        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.595 r  calculator/stack_num_reg_0_31_7_7_i_3/CO[1]
                         net (fo=36, routed)          0.592    73.186    calculator/stack_num_reg_0_31_7_7_i_3_n_2
    SLICE_X49Y154        LUT3 (Prop_lut3_I0_O)        0.329    73.515 r  calculator/stack_num_reg_0_31_0_0_i_221/O
                         net (fo=1, routed)           0.000    73.515    calculator/stack_num_reg_0_31_0_0_i_221_n_0
    SLICE_X49Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.065 r  calculator/stack_num_reg_0_31_0_0_i_186/CO[3]
                         net (fo=1, routed)           0.000    74.065    calculator/stack_num_reg_0_31_0_0_i_186_n_0
    SLICE_X49Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.179 r  calculator/stack_num_reg_0_31_0_0_i_150/CO[3]
                         net (fo=1, routed)           0.000    74.179    calculator/stack_num_reg_0_31_0_0_i_150_n_0
    SLICE_X49Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.293 r  calculator/stack_num_reg_0_31_0_0_i_119/CO[3]
                         net (fo=1, routed)           0.000    74.293    calculator/stack_num_reg_0_31_0_0_i_119_n_0
    SLICE_X49Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.407 r  calculator/stack_num_reg_0_31_1_1_i_22/CO[3]
                         net (fo=1, routed)           0.000    74.407    calculator/stack_num_reg_0_31_1_1_i_22_n_0
    SLICE_X49Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.521 r  calculator/stack_num_reg_0_31_2_2_i_17/CO[3]
                         net (fo=1, routed)           0.000    74.521    calculator/stack_num_reg_0_31_2_2_i_17_n_0
    SLICE_X49Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.635 r  calculator/stack_num_reg_0_31_3_3_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.635    calculator/stack_num_reg_0_31_3_3_i_12_n_0
    SLICE_X49Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.749 r  calculator/stack_num_reg_0_31_4_4_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.749    calculator/stack_num_reg_0_31_4_4_i_12_n_0
    SLICE_X49Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.863 r  calculator/stack_num_reg_0_31_5_5_i_4/CO[3]
                         net (fo=1, routed)           0.000    74.863    calculator/stack_num_reg_0_31_5_5_i_4_n_0
    SLICE_X49Y162        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.020 r  calculator/stack_num_reg_0_31_6_6_i_3/CO[1]
                         net (fo=36, routed)          1.000    76.020    calculator/stack_num_reg_0_31_6_6_i_3_n_2
    SLICE_X48Y157        LUT3 (Prop_lut3_I0_O)        0.329    76.349 r  calculator/stack_num_reg_0_31_0_0_i_218/O
                         net (fo=1, routed)           0.000    76.349    calculator/stack_num_reg_0_31_0_0_i_218_n_0
    SLICE_X48Y157        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.899 r  calculator/stack_num_reg_0_31_0_0_i_181/CO[3]
                         net (fo=1, routed)           0.000    76.899    calculator/stack_num_reg_0_31_0_0_i_181_n_0
    SLICE_X48Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.013 r  calculator/stack_num_reg_0_31_0_0_i_145/CO[3]
                         net (fo=1, routed)           0.000    77.013    calculator/stack_num_reg_0_31_0_0_i_145_n_0
    SLICE_X48Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.127 r  calculator/stack_num_reg_0_31_0_0_i_114/CO[3]
                         net (fo=1, routed)           0.000    77.127    calculator/stack_num_reg_0_31_0_0_i_114_n_0
    SLICE_X48Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.241 r  calculator/stack_num_reg_0_31_0_0_i_88/CO[3]
                         net (fo=1, routed)           0.000    77.241    calculator/stack_num_reg_0_31_0_0_i_88_n_0
    SLICE_X48Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.355 r  calculator/stack_num_reg_0_31_1_1_i_17/CO[3]
                         net (fo=1, routed)           0.000    77.355    calculator/stack_num_reg_0_31_1_1_i_17_n_0
    SLICE_X48Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.469 r  calculator/stack_num_reg_0_31_2_2_i_12/CO[3]
                         net (fo=1, routed)           0.000    77.469    calculator/stack_num_reg_0_31_2_2_i_12_n_0
    SLICE_X48Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.583 r  calculator/stack_num_reg_0_31_3_3_i_7/CO[3]
                         net (fo=1, routed)           0.000    77.583    calculator/stack_num_reg_0_31_3_3_i_7_n_0
    SLICE_X48Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.697 r  calculator/stack_num_reg_0_31_4_4_i_9/CO[3]
                         net (fo=1, routed)           0.000    77.697    calculator/stack_num_reg_0_31_4_4_i_9_n_0
    SLICE_X48Y165        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.854 r  calculator/stack_num_reg_0_31_5_5_i_3/CO[1]
                         net (fo=36, routed)          0.835    78.689    calculator/stack_num_reg_0_31_5_5_i_3_n_2
    SLICE_X50Y162        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    79.489 r  calculator/stack_num_reg_0_31_0_0_i_176/CO[3]
                         net (fo=1, routed)           0.000    79.489    calculator/stack_num_reg_0_31_0_0_i_176_n_0
    SLICE_X50Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.606 r  calculator/stack_num_reg_0_31_0_0_i_140/CO[3]
                         net (fo=1, routed)           0.000    79.606    calculator/stack_num_reg_0_31_0_0_i_140_n_0
    SLICE_X50Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.723 r  calculator/stack_num_reg_0_31_0_0_i_109/CO[3]
                         net (fo=1, routed)           0.000    79.723    calculator/stack_num_reg_0_31_0_0_i_109_n_0
    SLICE_X50Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.840 r  calculator/stack_num_reg_0_31_0_0_i_83/CO[3]
                         net (fo=1, routed)           0.000    79.840    calculator/stack_num_reg_0_31_0_0_i_83_n_0
    SLICE_X50Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.957 r  calculator/stack_num_reg_0_31_0_0_i_62/CO[3]
                         net (fo=1, routed)           0.000    79.957    calculator/stack_num_reg_0_31_0_0_i_62_n_0
    SLICE_X50Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.074 r  calculator/stack_num_reg_0_31_1_1_i_12/CO[3]
                         net (fo=1, routed)           0.000    80.074    calculator/stack_num_reg_0_31_1_1_i_12_n_0
    SLICE_X50Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.191 r  calculator/stack_num_reg_0_31_2_2_i_7/CO[3]
                         net (fo=1, routed)           0.000    80.191    calculator/stack_num_reg_0_31_2_2_i_7_n_0
    SLICE_X50Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.308 r  calculator/stack_num_reg_0_31_3_3_i_4/CO[3]
                         net (fo=1, routed)           0.000    80.308    calculator/stack_num_reg_0_31_3_3_i_4_n_0
    SLICE_X50Y170        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.465 r  calculator/stack_num_reg_0_31_4_4_i_4/CO[1]
                         net (fo=36, routed)          0.760    81.225    calculator/stack_num_reg_0_31_4_4_i_4_n_2
    SLICE_X47Y167        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    82.013 r  calculator/stack_num_reg_0_31_0_0_i_171/CO[3]
                         net (fo=1, routed)           0.000    82.013    calculator/stack_num_reg_0_31_0_0_i_171_n_0
    SLICE_X47Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.127 r  calculator/stack_num_reg_0_31_0_0_i_135/CO[3]
                         net (fo=1, routed)           0.000    82.127    calculator/stack_num_reg_0_31_0_0_i_135_n_0
    SLICE_X47Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.241 r  calculator/stack_num_reg_0_31_0_0_i_104/CO[3]
                         net (fo=1, routed)           0.000    82.241    calculator/stack_num_reg_0_31_0_0_i_104_n_0
    SLICE_X47Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.355 r  calculator/stack_num_reg_0_31_0_0_i_78/CO[3]
                         net (fo=1, routed)           0.000    82.355    calculator/stack_num_reg_0_31_0_0_i_78_n_0
    SLICE_X47Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.469 r  calculator/stack_num_reg_0_31_0_0_i_57/CO[3]
                         net (fo=1, routed)           0.000    82.469    calculator/stack_num_reg_0_31_0_0_i_57_n_0
    SLICE_X47Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.583 r  calculator/stack_num_reg_0_31_0_0_i_41/CO[3]
                         net (fo=1, routed)           0.000    82.583    calculator/stack_num_reg_0_31_0_0_i_41_n_0
    SLICE_X47Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.697 r  calculator/stack_num_reg_0_31_1_1_i_7/CO[3]
                         net (fo=1, routed)           0.000    82.697    calculator/stack_num_reg_0_31_1_1_i_7_n_0
    SLICE_X47Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.811 r  calculator/stack_num_reg_0_31_2_2_i_4/CO[3]
                         net (fo=1, routed)           0.009    82.820    calculator/stack_num_reg_0_31_2_2_i_4_n_0
    SLICE_X47Y175        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.977 r  calculator/stack_num_reg_0_31_3_3_i_3/CO[1]
                         net (fo=36, routed)          1.907    84.884    calculator/stack_num_reg_0_31_3_3_i_3_n_2
    SLICE_X46Y114        LUT5 (Prop_lut5_I4_O)        0.329    85.213 r  calculator/stack_num_reg_0_31_3_3_i_1/O
                         net (fo=2, routed)           0.379    85.592    calculator/stack_num_reg_0_31_3_3/D
    SLICE_X46Y113        RAMD32                                       r  calculator/stack_num_reg_0_31_3_3/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    B8                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464    11.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.492    15.244    calculator/stack_num_reg_0_31_3_3/WCLK
    SLICE_X46Y113        RAMD32                                       r  calculator/stack_num_reg_0_31_3_3/DP/CLK
                         clock pessimism              0.195    15.440    
                         clock uncertainty           -0.035    15.404    
    SLICE_X46Y113        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.238    15.166    calculator/stack_num_reg_0_31_3_3/DP
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                         -85.592    
  -------------------------------------------------------------------
                         slack                                -70.426    

Slack (VIOLATED) :        -70.199ns  (required time - arrival time)
  Source:                 calculator/a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calculator/stack_num_reg_0_31_3_3/SP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        80.014ns  (logic 52.828ns (66.024%)  route 27.186ns (33.976%))
  Logic Levels:           281  (CARRY4=258 LUT2=1 LUT3=21 LUT5=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.244ns = ( 15.244 - 10.000 ) 
    Source Clock Delay      (SCD):    5.578ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.630     5.578    calculator/clk_IBUF_BUFG
    SLICE_X47Y62         FDRE                                         r  calculator/a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDRE (Prop_fdre_C_Q)         0.456     6.034 r  calculator/a_reg[0]/Q
                         net (fo=13, routed)          0.503     6.537    calculator/a[0]
    SLICE_X46Y62         LUT2 (Prop_lut2_I0_O)        0.124     6.661 r  calculator/stack_num_reg_0_31_23_23_i_45/O
                         net (fo=1, routed)           0.000     6.661    calculator/stack_num_reg_0_31_23_23_i_45_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.174 r  calculator/stack_num_reg_0_31_23_23_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.174    calculator/stack_num_reg_0_31_23_23_i_37_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.291 r  calculator/stack_num_reg_0_31_24_24_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.291    calculator/stack_num_reg_0_31_24_24_i_42_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.408 r  calculator/stack_num_reg_0_31_25_25_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.408    calculator/stack_num_reg_0_31_25_25_i_27_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.525 r  calculator/stack_num_reg_0_31_26_26_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.525    calculator/stack_num_reg_0_31_26_26_i_22_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.642 r  calculator/stack_num_reg_0_31_27_27_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.642    calculator/stack_num_reg_0_31_27_27_i_17_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.759 r  calculator/stack_num_reg_0_31_28_28_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.759    calculator/stack_num_reg_0_31_28_28_i_22_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.876 r  calculator/stack_num_reg_0_31_29_29_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.876    calculator/stack_num_reg_0_31_29_29_i_7_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.993 r  calculator/stack_num_reg_0_31_30_30_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.993    calculator/stack_num_reg_0_31_30_30_i_4_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.247 r  calculator/stack_num_reg_0_31_31_31_i_3/CO[0]
                         net (fo=36, routed)          0.973     9.220    calculator/stack_num_reg_0_31_31_31_i_3_n_3
    SLICE_X45Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    10.043 r  calculator/stack_num_reg_0_31_22_22_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.043    calculator/stack_num_reg_0_31_22_22_i_37_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.157 r  calculator/stack_num_reg_0_31_23_23_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.157    calculator/stack_num_reg_0_31_23_23_i_32_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.271 r  calculator/stack_num_reg_0_31_24_24_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.271    calculator/stack_num_reg_0_31_24_24_i_37_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.385 r  calculator/stack_num_reg_0_31_25_25_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.385    calculator/stack_num_reg_0_31_25_25_i_22_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.499 r  calculator/stack_num_reg_0_31_26_26_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.499    calculator/stack_num_reg_0_31_26_26_i_17_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.613 r  calculator/stack_num_reg_0_31_27_27_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.613    calculator/stack_num_reg_0_31_27_27_i_12_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.727 r  calculator/stack_num_reg_0_31_28_28_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.727    calculator/stack_num_reg_0_31_28_28_i_17_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.841 r  calculator/stack_num_reg_0_31_29_29_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.841    calculator/stack_num_reg_0_31_29_29_i_4_n_0
    SLICE_X45Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.998 r  calculator/stack_num_reg_0_31_30_30_i_3/CO[1]
                         net (fo=36, routed)          0.933    11.932    calculator/stack_num_reg_0_31_30_30_i_3_n_2
    SLICE_X44Y61         LUT3 (Prop_lut3_I0_O)        0.329    12.261 r  calculator/stack_num_reg_0_31_21_21_i_44/O
                         net (fo=1, routed)           0.000    12.261    calculator/stack_num_reg_0_31_21_21_i_44_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.811 r  calculator/stack_num_reg_0_31_21_21_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.811    calculator/stack_num_reg_0_31_21_21_i_37_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.925 r  calculator/stack_num_reg_0_31_22_22_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.925    calculator/stack_num_reg_0_31_22_22_i_32_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.039 r  calculator/stack_num_reg_0_31_23_23_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.039    calculator/stack_num_reg_0_31_23_23_i_27_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.153 r  calculator/stack_num_reg_0_31_24_24_i_32/CO[3]
                         net (fo=1, routed)           0.000    13.153    calculator/stack_num_reg_0_31_24_24_i_32_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.267 r  calculator/stack_num_reg_0_31_25_25_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.267    calculator/stack_num_reg_0_31_25_25_i_17_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.381 r  calculator/stack_num_reg_0_31_26_26_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.381    calculator/stack_num_reg_0_31_26_26_i_12_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.495 r  calculator/stack_num_reg_0_31_27_27_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.495    calculator/stack_num_reg_0_31_27_27_i_7_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.609 r  calculator/stack_num_reg_0_31_28_28_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.609    calculator/stack_num_reg_0_31_28_28_i_10_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.766 r  calculator/stack_num_reg_0_31_29_29_i_3/CO[1]
                         net (fo=36, routed)          0.932    14.698    calculator/stack_num_reg_0_31_29_29_i_3_n_2
    SLICE_X43Y64         LUT3 (Prop_lut3_I0_O)        0.329    15.027 r  calculator/stack_num_reg_0_31_21_21_i_40/O
                         net (fo=1, routed)           0.000    15.027    calculator/stack_num_reg_0_31_21_21_i_40_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.577 r  calculator/stack_num_reg_0_31_21_21_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.577    calculator/stack_num_reg_0_31_21_21_i_32_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.691 r  calculator/stack_num_reg_0_31_22_22_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.691    calculator/stack_num_reg_0_31_22_22_i_27_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.805 r  calculator/stack_num_reg_0_31_23_23_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.805    calculator/stack_num_reg_0_31_23_23_i_22_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.919 r  calculator/stack_num_reg_0_31_24_24_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.919    calculator/stack_num_reg_0_31_24_24_i_27_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.033 r  calculator/stack_num_reg_0_31_25_25_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.033    calculator/stack_num_reg_0_31_25_25_i_12_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.147 r  calculator/stack_num_reg_0_31_26_26_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.147    calculator/stack_num_reg_0_31_26_26_i_7_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.261 r  calculator/stack_num_reg_0_31_27_27_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.261    calculator/stack_num_reg_0_31_27_27_i_4_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.418 r  calculator/stack_num_reg_0_31_28_28_i_4/CO[1]
                         net (fo=36, routed)          1.173    17.591    calculator/stack_num_reg_0_31_28_28_i_4_n_2
    SLICE_X48Y63         LUT3 (Prop_lut3_I0_O)        0.329    17.920 r  calculator/stack_num_reg_0_31_19_19_i_43/O
                         net (fo=1, routed)           0.000    17.920    calculator/stack_num_reg_0_31_19_19_i_43_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.318 r  calculator/stack_num_reg_0_31_19_19_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.318    calculator/stack_num_reg_0_31_19_19_i_37_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.432 r  calculator/stack_num_reg_0_31_20_20_i_42/CO[3]
                         net (fo=1, routed)           0.000    18.432    calculator/stack_num_reg_0_31_20_20_i_42_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.546 r  calculator/stack_num_reg_0_31_21_21_i_27/CO[3]
                         net (fo=1, routed)           0.000    18.546    calculator/stack_num_reg_0_31_21_21_i_27_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.660 r  calculator/stack_num_reg_0_31_22_22_i_22/CO[3]
                         net (fo=1, routed)           0.000    18.660    calculator/stack_num_reg_0_31_22_22_i_22_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.774 r  calculator/stack_num_reg_0_31_23_23_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.774    calculator/stack_num_reg_0_31_23_23_i_17_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.888 r  calculator/stack_num_reg_0_31_24_24_i_22/CO[3]
                         net (fo=1, routed)           0.000    18.888    calculator/stack_num_reg_0_31_24_24_i_22_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.002 r  calculator/stack_num_reg_0_31_25_25_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.002    calculator/stack_num_reg_0_31_25_25_i_7_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.116 r  calculator/stack_num_reg_0_31_26_26_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.116    calculator/stack_num_reg_0_31_26_26_i_4_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.273 r  calculator/stack_num_reg_0_31_27_27_i_3/CO[1]
                         net (fo=36, routed)          0.924    20.197    calculator/stack_num_reg_0_31_27_27_i_3_n_2
    SLICE_X49Y64         LUT3 (Prop_lut3_I0_O)        0.329    20.526 r  calculator/stack_num_reg_0_31_18_18_i_44/O
                         net (fo=1, routed)           0.000    20.526    calculator/stack_num_reg_0_31_18_18_i_44_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.076 r  calculator/stack_num_reg_0_31_18_18_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.076    calculator/stack_num_reg_0_31_18_18_i_37_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.190 r  calculator/stack_num_reg_0_31_19_19_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.190    calculator/stack_num_reg_0_31_19_19_i_32_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.304 r  calculator/stack_num_reg_0_31_20_20_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.304    calculator/stack_num_reg_0_31_20_20_i_37_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.418 r  calculator/stack_num_reg_0_31_21_21_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.418    calculator/stack_num_reg_0_31_21_21_i_22_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.532 r  calculator/stack_num_reg_0_31_22_22_i_17/CO[3]
                         net (fo=1, routed)           0.000    21.532    calculator/stack_num_reg_0_31_22_22_i_17_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.646 r  calculator/stack_num_reg_0_31_23_23_i_12/CO[3]
                         net (fo=1, routed)           0.000    21.646    calculator/stack_num_reg_0_31_23_23_i_12_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.760 r  calculator/stack_num_reg_0_31_24_24_i_17/CO[3]
                         net (fo=1, routed)           0.000    21.760    calculator/stack_num_reg_0_31_24_24_i_17_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.874 r  calculator/stack_num_reg_0_31_25_25_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.874    calculator/stack_num_reg_0_31_25_25_i_4_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.031 r  calculator/stack_num_reg_0_31_26_26_i_3/CO[1]
                         net (fo=36, routed)          0.996    23.027    calculator/stack_num_reg_0_31_26_26_i_3_n_2
    SLICE_X50Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    23.827 r  calculator/stack_num_reg_0_31_17_17_i_37/CO[3]
                         net (fo=1, routed)           0.000    23.827    calculator/stack_num_reg_0_31_17_17_i_37_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.944 r  calculator/stack_num_reg_0_31_18_18_i_32/CO[3]
                         net (fo=1, routed)           0.000    23.944    calculator/stack_num_reg_0_31_18_18_i_32_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.061 r  calculator/stack_num_reg_0_31_19_19_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.061    calculator/stack_num_reg_0_31_19_19_i_27_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.178 r  calculator/stack_num_reg_0_31_20_20_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.178    calculator/stack_num_reg_0_31_20_20_i_32_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.295 r  calculator/stack_num_reg_0_31_21_21_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.295    calculator/stack_num_reg_0_31_21_21_i_17_n_0
    SLICE_X50Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.412 r  calculator/stack_num_reg_0_31_22_22_i_12/CO[3]
                         net (fo=1, routed)           0.000    24.412    calculator/stack_num_reg_0_31_22_22_i_12_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.529 r  calculator/stack_num_reg_0_31_23_23_i_7/CO[3]
                         net (fo=1, routed)           0.000    24.529    calculator/stack_num_reg_0_31_23_23_i_7_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.646 r  calculator/stack_num_reg_0_31_24_24_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.646    calculator/stack_num_reg_0_31_24_24_i_10_n_0
    SLICE_X50Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.803 r  calculator/stack_num_reg_0_31_25_25_i_3/CO[1]
                         net (fo=36, routed)          1.016    25.820    calculator/stack_num_reg_0_31_25_25_i_3_n_2
    SLICE_X47Y64         LUT3 (Prop_lut3_I0_O)        0.332    26.152 r  calculator/stack_num_reg_0_31_16_16_i_53/O
                         net (fo=1, routed)           0.000    26.152    calculator/stack_num_reg_0_31_16_16_i_53_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.702 r  calculator/stack_num_reg_0_31_16_16_i_46/CO[3]
                         net (fo=1, routed)           0.000    26.702    calculator/stack_num_reg_0_31_16_16_i_46_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.816 r  calculator/stack_num_reg_0_31_17_17_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.816    calculator/stack_num_reg_0_31_17_17_i_32_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.930 r  calculator/stack_num_reg_0_31_18_18_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.930    calculator/stack_num_reg_0_31_18_18_i_27_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.044 r  calculator/stack_num_reg_0_31_19_19_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.044    calculator/stack_num_reg_0_31_19_19_i_22_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.158 r  calculator/stack_num_reg_0_31_20_20_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.158    calculator/stack_num_reg_0_31_20_20_i_27_n_0
    SLICE_X47Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.272 r  calculator/stack_num_reg_0_31_21_21_i_12/CO[3]
                         net (fo=1, routed)           0.000    27.272    calculator/stack_num_reg_0_31_21_21_i_12_n_0
    SLICE_X47Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.386 r  calculator/stack_num_reg_0_31_22_22_i_7/CO[3]
                         net (fo=1, routed)           0.000    27.386    calculator/stack_num_reg_0_31_22_22_i_7_n_0
    SLICE_X47Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.500 r  calculator/stack_num_reg_0_31_23_23_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.500    calculator/stack_num_reg_0_31_23_23_i_4_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.657 r  calculator/stack_num_reg_0_31_24_24_i_4/CO[1]
                         net (fo=36, routed)          0.962    28.619    calculator/stack_num_reg_0_31_24_24_i_4_n_2
    SLICE_X41Y63         LUT3 (Prop_lut3_I0_O)        0.329    28.948 r  calculator/stack_num_reg_0_31_15_15_i_44/O
                         net (fo=1, routed)           0.000    28.948    calculator/stack_num_reg_0_31_15_15_i_44_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.498 r  calculator/stack_num_reg_0_31_15_15_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.498    calculator/stack_num_reg_0_31_15_15_i_37_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.612 r  calculator/stack_num_reg_0_31_16_16_i_41/CO[3]
                         net (fo=1, routed)           0.000    29.612    calculator/stack_num_reg_0_31_16_16_i_41_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.726 r  calculator/stack_num_reg_0_31_17_17_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.726    calculator/stack_num_reg_0_31_17_17_i_27_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.840 r  calculator/stack_num_reg_0_31_18_18_i_22/CO[3]
                         net (fo=1, routed)           0.000    29.840    calculator/stack_num_reg_0_31_18_18_i_22_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.954 r  calculator/stack_num_reg_0_31_19_19_i_17/CO[3]
                         net (fo=1, routed)           0.000    29.954    calculator/stack_num_reg_0_31_19_19_i_17_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.068 r  calculator/stack_num_reg_0_31_20_20_i_22/CO[3]
                         net (fo=1, routed)           0.000    30.068    calculator/stack_num_reg_0_31_20_20_i_22_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.182 r  calculator/stack_num_reg_0_31_21_21_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.182    calculator/stack_num_reg_0_31_21_21_i_7_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.296 r  calculator/stack_num_reg_0_31_22_22_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.296    calculator/stack_num_reg_0_31_22_22_i_4_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.453 r  calculator/stack_num_reg_0_31_23_23_i_3/CO[1]
                         net (fo=36, routed)          0.913    31.365    calculator/stack_num_reg_0_31_23_23_i_3_n_2
    SLICE_X40Y63         LUT3 (Prop_lut3_I0_O)        0.329    31.694 r  calculator/stack_num_reg_0_31_14_14_i_44/O
                         net (fo=1, routed)           0.000    31.694    calculator/stack_num_reg_0_31_14_14_i_44_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.244 r  calculator/stack_num_reg_0_31_14_14_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.244    calculator/stack_num_reg_0_31_14_14_i_37_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.358 r  calculator/stack_num_reg_0_31_15_15_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.358    calculator/stack_num_reg_0_31_15_15_i_32_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.472 r  calculator/stack_num_reg_0_31_16_16_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.472    calculator/stack_num_reg_0_31_16_16_i_36_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.586 r  calculator/stack_num_reg_0_31_17_17_i_22/CO[3]
                         net (fo=1, routed)           0.000    32.586    calculator/stack_num_reg_0_31_17_17_i_22_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.700 r  calculator/stack_num_reg_0_31_18_18_i_17/CO[3]
                         net (fo=1, routed)           0.000    32.700    calculator/stack_num_reg_0_31_18_18_i_17_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.814 r  calculator/stack_num_reg_0_31_19_19_i_12/CO[3]
                         net (fo=1, routed)           0.000    32.814    calculator/stack_num_reg_0_31_19_19_i_12_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.928 r  calculator/stack_num_reg_0_31_20_20_i_17/CO[3]
                         net (fo=1, routed)           0.000    32.928    calculator/stack_num_reg_0_31_20_20_i_17_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.042 r  calculator/stack_num_reg_0_31_21_21_i_4/CO[3]
                         net (fo=1, routed)           0.000    33.042    calculator/stack_num_reg_0_31_21_21_i_4_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.199 r  calculator/stack_num_reg_0_31_22_22_i_3/CO[1]
                         net (fo=36, routed)          1.011    34.210    calculator/stack_num_reg_0_31_22_22_i_3_n_2
    SLICE_X38Y63         LUT3 (Prop_lut3_I0_O)        0.329    34.539 r  calculator/stack_num_reg_0_31_13_13_i_44/O
                         net (fo=1, routed)           0.000    34.539    calculator/stack_num_reg_0_31_13_13_i_44_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.072 r  calculator/stack_num_reg_0_31_13_13_i_37/CO[3]
                         net (fo=1, routed)           0.000    35.072    calculator/stack_num_reg_0_31_13_13_i_37_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.189 r  calculator/stack_num_reg_0_31_14_14_i_32/CO[3]
                         net (fo=1, routed)           0.000    35.189    calculator/stack_num_reg_0_31_14_14_i_32_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.306 r  calculator/stack_num_reg_0_31_15_15_i_27/CO[3]
                         net (fo=1, routed)           0.000    35.306    calculator/stack_num_reg_0_31_15_15_i_27_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.423 r  calculator/stack_num_reg_0_31_16_16_i_31/CO[3]
                         net (fo=1, routed)           0.000    35.423    calculator/stack_num_reg_0_31_16_16_i_31_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.540 r  calculator/stack_num_reg_0_31_17_17_i_17/CO[3]
                         net (fo=1, routed)           0.000    35.540    calculator/stack_num_reg_0_31_17_17_i_17_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.657 r  calculator/stack_num_reg_0_31_18_18_i_12/CO[3]
                         net (fo=1, routed)           0.000    35.657    calculator/stack_num_reg_0_31_18_18_i_12_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.774 r  calculator/stack_num_reg_0_31_19_19_i_7/CO[3]
                         net (fo=1, routed)           0.000    35.774    calculator/stack_num_reg_0_31_19_19_i_7_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.891 r  calculator/stack_num_reg_0_31_20_20_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.891    calculator/stack_num_reg_0_31_20_20_i_10_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.048 r  calculator/stack_num_reg_0_31_21_21_i_3/CO[1]
                         net (fo=36, routed)          0.849    36.897    calculator/stack_num_reg_0_31_21_21_i_3_n_2
    SLICE_X45Y72         LUT3 (Prop_lut3_I0_O)        0.332    37.229 r  calculator/stack_num_reg_0_31_13_13_i_41/O
                         net (fo=1, routed)           0.000    37.229    calculator/stack_num_reg_0_31_13_13_i_41_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.761 r  calculator/stack_num_reg_0_31_13_13_i_32/CO[3]
                         net (fo=1, routed)           0.000    37.761    calculator/stack_num_reg_0_31_13_13_i_32_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.875 r  calculator/stack_num_reg_0_31_14_14_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.875    calculator/stack_num_reg_0_31_14_14_i_27_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.989 r  calculator/stack_num_reg_0_31_15_15_i_22/CO[3]
                         net (fo=1, routed)           0.009    37.998    calculator/stack_num_reg_0_31_15_15_i_22_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.112 r  calculator/stack_num_reg_0_31_16_16_i_26/CO[3]
                         net (fo=1, routed)           0.000    38.112    calculator/stack_num_reg_0_31_16_16_i_26_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.226 r  calculator/stack_num_reg_0_31_17_17_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.226    calculator/stack_num_reg_0_31_17_17_i_12_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.340 r  calculator/stack_num_reg_0_31_18_18_i_7/CO[3]
                         net (fo=1, routed)           0.000    38.340    calculator/stack_num_reg_0_31_18_18_i_7_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.454 r  calculator/stack_num_reg_0_31_19_19_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.454    calculator/stack_num_reg_0_31_19_19_i_4_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.611 r  calculator/stack_num_reg_0_31_20_20_i_4/CO[1]
                         net (fo=36, routed)          0.817    39.428    calculator/stack_num_reg_0_31_20_20_i_4_n_2
    SLICE_X46Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    40.228 r  calculator/stack_num_reg_0_31_11_11_i_37/CO[3]
                         net (fo=1, routed)           0.000    40.228    calculator/stack_num_reg_0_31_11_11_i_37_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.345 r  calculator/stack_num_reg_0_31_12_12_i_37/CO[3]
                         net (fo=1, routed)           0.000    40.345    calculator/stack_num_reg_0_31_12_12_i_37_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.462 r  calculator/stack_num_reg_0_31_13_13_i_27/CO[3]
                         net (fo=1, routed)           0.000    40.462    calculator/stack_num_reg_0_31_13_13_i_27_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.579 r  calculator/stack_num_reg_0_31_14_14_i_22/CO[3]
                         net (fo=1, routed)           0.000    40.579    calculator/stack_num_reg_0_31_14_14_i_22_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.696 r  calculator/stack_num_reg_0_31_15_15_i_17/CO[3]
                         net (fo=1, routed)           0.000    40.696    calculator/stack_num_reg_0_31_15_15_i_17_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.813 r  calculator/stack_num_reg_0_31_16_16_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.813    calculator/stack_num_reg_0_31_16_16_i_21_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.930 r  calculator/stack_num_reg_0_31_17_17_i_7/CO[3]
                         net (fo=1, routed)           0.000    40.930    calculator/stack_num_reg_0_31_17_17_i_7_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.047 r  calculator/stack_num_reg_0_31_18_18_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.047    calculator/stack_num_reg_0_31_18_18_i_4_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.204 r  calculator/stack_num_reg_0_31_19_19_i_3/CO[1]
                         net (fo=36, routed)          0.853    42.057    calculator/stack_num_reg_0_31_19_19_i_3_n_2
    SLICE_X49Y83         LUT3 (Prop_lut3_I0_O)        0.332    42.389 r  calculator/stack_num_reg_0_31_10_10_i_44/O
                         net (fo=1, routed)           0.000    42.389    calculator/stack_num_reg_0_31_10_10_i_44_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.939 r  calculator/stack_num_reg_0_31_10_10_i_37/CO[3]
                         net (fo=1, routed)           0.000    42.939    calculator/stack_num_reg_0_31_10_10_i_37_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.053 r  calculator/stack_num_reg_0_31_11_11_i_32/CO[3]
                         net (fo=1, routed)           0.000    43.053    calculator/stack_num_reg_0_31_11_11_i_32_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.167 r  calculator/stack_num_reg_0_31_12_12_i_32/CO[3]
                         net (fo=1, routed)           0.000    43.167    calculator/stack_num_reg_0_31_12_12_i_32_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.281 r  calculator/stack_num_reg_0_31_13_13_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.281    calculator/stack_num_reg_0_31_13_13_i_22_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.395 r  calculator/stack_num_reg_0_31_14_14_i_17/CO[3]
                         net (fo=1, routed)           0.000    43.395    calculator/stack_num_reg_0_31_14_14_i_17_n_0
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.509 r  calculator/stack_num_reg_0_31_15_15_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.509    calculator/stack_num_reg_0_31_15_15_i_12_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.623 r  calculator/stack_num_reg_0_31_16_16_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.623    calculator/stack_num_reg_0_31_16_16_i_16_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.737 r  calculator/stack_num_reg_0_31_17_17_i_4/CO[3]
                         net (fo=1, routed)           0.000    43.737    calculator/stack_num_reg_0_31_17_17_i_4_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.894 r  calculator/stack_num_reg_0_31_18_18_i_3/CO[1]
                         net (fo=36, routed)          0.864    44.758    calculator/stack_num_reg_0_31_18_18_i_3_n_2
    SLICE_X46Y89         LUT3 (Prop_lut3_I0_O)        0.329    45.087 r  calculator/stack_num_reg_0_31_9_9_i_44/O
                         net (fo=1, routed)           0.000    45.087    calculator/stack_num_reg_0_31_9_9_i_44_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.620 r  calculator/stack_num_reg_0_31_9_9_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.620    calculator/stack_num_reg_0_31_9_9_i_37_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.737 r  calculator/stack_num_reg_0_31_10_10_i_32/CO[3]
                         net (fo=1, routed)           0.000    45.737    calculator/stack_num_reg_0_31_10_10_i_32_n_0
    SLICE_X46Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.854 r  calculator/stack_num_reg_0_31_11_11_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.854    calculator/stack_num_reg_0_31_11_11_i_27_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.971 r  calculator/stack_num_reg_0_31_12_12_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.971    calculator/stack_num_reg_0_31_12_12_i_27_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.088 r  calculator/stack_num_reg_0_31_13_13_i_17/CO[3]
                         net (fo=1, routed)           0.000    46.088    calculator/stack_num_reg_0_31_13_13_i_17_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.205 r  calculator/stack_num_reg_0_31_14_14_i_12/CO[3]
                         net (fo=1, routed)           0.000    46.205    calculator/stack_num_reg_0_31_14_14_i_12_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.322 r  calculator/stack_num_reg_0_31_15_15_i_7/CO[3]
                         net (fo=1, routed)           0.000    46.322    calculator/stack_num_reg_0_31_15_15_i_7_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.439 r  calculator/stack_num_reg_0_31_16_16_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.439    calculator/stack_num_reg_0_31_16_16_i_10_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.596 r  calculator/stack_num_reg_0_31_17_17_i_3/CO[1]
                         net (fo=36, routed)          0.890    47.485    calculator/stack_num_reg_0_31_17_17_i_3_n_2
    SLICE_X45Y95         LUT3 (Prop_lut3_I0_O)        0.332    47.817 r  calculator/stack_num_reg_0_31_8_8_i_49/O
                         net (fo=1, routed)           0.000    47.817    calculator/stack_num_reg_0_31_8_8_i_49_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.367 r  calculator/stack_num_reg_0_31_8_8_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.367    calculator/stack_num_reg_0_31_8_8_i_42_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.481 r  calculator/stack_num_reg_0_31_9_9_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.481    calculator/stack_num_reg_0_31_9_9_i_32_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.595 r  calculator/stack_num_reg_0_31_10_10_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.595    calculator/stack_num_reg_0_31_10_10_i_27_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.709 r  calculator/stack_num_reg_0_31_11_11_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.709    calculator/stack_num_reg_0_31_11_11_i_22_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.823 r  calculator/stack_num_reg_0_31_12_12_i_22/CO[3]
                         net (fo=1, routed)           0.001    48.824    calculator/stack_num_reg_0_31_12_12_i_22_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.938 r  calculator/stack_num_reg_0_31_13_13_i_12/CO[3]
                         net (fo=1, routed)           0.000    48.938    calculator/stack_num_reg_0_31_13_13_i_12_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.052 r  calculator/stack_num_reg_0_31_14_14_i_7/CO[3]
                         net (fo=1, routed)           0.000    49.052    calculator/stack_num_reg_0_31_14_14_i_7_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.166 r  calculator/stack_num_reg_0_31_15_15_i_4/CO[3]
                         net (fo=1, routed)           0.000    49.166    calculator/stack_num_reg_0_31_15_15_i_4_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.323 r  calculator/stack_num_reg_0_31_16_16_i_4/CO[1]
                         net (fo=36, routed)          0.882    50.205    calculator/stack_num_reg_0_31_16_16_i_4_n_2
    SLICE_X43Y102        LUT3 (Prop_lut3_I0_O)        0.329    50.534 r  calculator/stack_num_reg_0_31_8_8_i_46/O
                         net (fo=1, routed)           0.000    50.534    calculator/stack_num_reg_0_31_8_8_i_46_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    51.066 r  calculator/stack_num_reg_0_31_8_8_i_37/CO[3]
                         net (fo=1, routed)           0.000    51.066    calculator/stack_num_reg_0_31_8_8_i_37_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.180 r  calculator/stack_num_reg_0_31_9_9_i_27/CO[3]
                         net (fo=1, routed)           0.000    51.180    calculator/stack_num_reg_0_31_9_9_i_27_n_0
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.294 r  calculator/stack_num_reg_0_31_10_10_i_22/CO[3]
                         net (fo=1, routed)           0.000    51.294    calculator/stack_num_reg_0_31_10_10_i_22_n_0
    SLICE_X43Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.408 r  calculator/stack_num_reg_0_31_11_11_i_17/CO[3]
                         net (fo=1, routed)           0.000    51.408    calculator/stack_num_reg_0_31_11_11_i_17_n_0
    SLICE_X43Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.522 r  calculator/stack_num_reg_0_31_12_12_i_17/CO[3]
                         net (fo=1, routed)           0.000    51.522    calculator/stack_num_reg_0_31_12_12_i_17_n_0
    SLICE_X43Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.636 r  calculator/stack_num_reg_0_31_13_13_i_7/CO[3]
                         net (fo=1, routed)           0.000    51.636    calculator/stack_num_reg_0_31_13_13_i_7_n_0
    SLICE_X43Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.750 r  calculator/stack_num_reg_0_31_14_14_i_4/CO[3]
                         net (fo=1, routed)           0.000    51.750    calculator/stack_num_reg_0_31_14_14_i_4_n_0
    SLICE_X43Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.907 r  calculator/stack_num_reg_0_31_15_15_i_3/CO[1]
                         net (fo=36, routed)          0.845    52.752    calculator/stack_num_reg_0_31_15_15_i_3_n_2
    SLICE_X44Y107        LUT3 (Prop_lut3_I0_O)        0.329    53.081 r  calculator/stack_num_reg_0_31_6_6_i_44/O
                         net (fo=1, routed)           0.000    53.081    calculator/stack_num_reg_0_31_6_6_i_44_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.631 r  calculator/stack_num_reg_0_31_6_6_i_37/CO[3]
                         net (fo=1, routed)           0.000    53.631    calculator/stack_num_reg_0_31_6_6_i_37_n_0
    SLICE_X44Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.745 r  calculator/stack_num_reg_0_31_7_7_i_32/CO[3]
                         net (fo=1, routed)           0.000    53.745    calculator/stack_num_reg_0_31_7_7_i_32_n_0
    SLICE_X44Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.859 r  calculator/stack_num_reg_0_31_8_8_i_32/CO[3]
                         net (fo=1, routed)           0.000    53.859    calculator/stack_num_reg_0_31_8_8_i_32_n_0
    SLICE_X44Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.973 r  calculator/stack_num_reg_0_31_9_9_i_22/CO[3]
                         net (fo=1, routed)           0.000    53.973    calculator/stack_num_reg_0_31_9_9_i_22_n_0
    SLICE_X44Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.087 r  calculator/stack_num_reg_0_31_10_10_i_17/CO[3]
                         net (fo=1, routed)           0.000    54.087    calculator/stack_num_reg_0_31_10_10_i_17_n_0
    SLICE_X44Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.201 r  calculator/stack_num_reg_0_31_11_11_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.201    calculator/stack_num_reg_0_31_11_11_i_12_n_0
    SLICE_X44Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.315 r  calculator/stack_num_reg_0_31_12_12_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.315    calculator/stack_num_reg_0_31_12_12_i_12_n_0
    SLICE_X44Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.429 r  calculator/stack_num_reg_0_31_13_13_i_4/CO[3]
                         net (fo=1, routed)           0.000    54.429    calculator/stack_num_reg_0_31_13_13_i_4_n_0
    SLICE_X44Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.586 r  calculator/stack_num_reg_0_31_14_14_i_3/CO[1]
                         net (fo=36, routed)          0.842    55.428    calculator/stack_num_reg_0_31_14_14_i_3_n_2
    SLICE_X47Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    56.213 r  calculator/stack_num_reg_0_31_5_5_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.213    calculator/stack_num_reg_0_31_5_5_i_37_n_0
    SLICE_X47Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.327 r  calculator/stack_num_reg_0_31_6_6_i_32/CO[3]
                         net (fo=1, routed)           0.000    56.327    calculator/stack_num_reg_0_31_6_6_i_32_n_0
    SLICE_X47Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.441 r  calculator/stack_num_reg_0_31_7_7_i_27/CO[3]
                         net (fo=1, routed)           0.000    56.441    calculator/stack_num_reg_0_31_7_7_i_27_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.555 r  calculator/stack_num_reg_0_31_8_8_i_27/CO[3]
                         net (fo=1, routed)           0.000    56.555    calculator/stack_num_reg_0_31_8_8_i_27_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.669 r  calculator/stack_num_reg_0_31_9_9_i_17/CO[3]
                         net (fo=1, routed)           0.000    56.669    calculator/stack_num_reg_0_31_9_9_i_17_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.783 r  calculator/stack_num_reg_0_31_10_10_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.783    calculator/stack_num_reg_0_31_10_10_i_12_n_0
    SLICE_X47Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.897 r  calculator/stack_num_reg_0_31_11_11_i_7/CO[3]
                         net (fo=1, routed)           0.000    56.897    calculator/stack_num_reg_0_31_11_11_i_7_n_0
    SLICE_X47Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.011 r  calculator/stack_num_reg_0_31_12_12_i_9/CO[3]
                         net (fo=1, routed)           0.000    57.011    calculator/stack_num_reg_0_31_12_12_i_9_n_0
    SLICE_X47Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.168 r  calculator/stack_num_reg_0_31_13_13_i_3/CO[1]
                         net (fo=36, routed)          0.599    57.767    calculator/stack_num_reg_0_31_13_13_i_3_n_2
    SLICE_X48Y120        LUT3 (Prop_lut3_I0_O)        0.329    58.096 r  calculator/stack_num_reg_0_31_4_4_i_49/O
                         net (fo=1, routed)           0.000    58.096    calculator/stack_num_reg_0_31_4_4_i_49_n_0
    SLICE_X48Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.646 r  calculator/stack_num_reg_0_31_4_4_i_42/CO[3]
                         net (fo=1, routed)           0.000    58.646    calculator/stack_num_reg_0_31_4_4_i_42_n_0
    SLICE_X48Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.760 r  calculator/stack_num_reg_0_31_5_5_i_32/CO[3]
                         net (fo=1, routed)           0.000    58.760    calculator/stack_num_reg_0_31_5_5_i_32_n_0
    SLICE_X48Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.874 r  calculator/stack_num_reg_0_31_6_6_i_27/CO[3]
                         net (fo=1, routed)           0.000    58.874    calculator/stack_num_reg_0_31_6_6_i_27_n_0
    SLICE_X48Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.988 r  calculator/stack_num_reg_0_31_7_7_i_22/CO[3]
                         net (fo=1, routed)           0.000    58.988    calculator/stack_num_reg_0_31_7_7_i_22_n_0
    SLICE_X48Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.102 r  calculator/stack_num_reg_0_31_8_8_i_22/CO[3]
                         net (fo=1, routed)           0.009    59.111    calculator/stack_num_reg_0_31_8_8_i_22_n_0
    SLICE_X48Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.225 r  calculator/stack_num_reg_0_31_9_9_i_12/CO[3]
                         net (fo=1, routed)           0.000    59.225    calculator/stack_num_reg_0_31_9_9_i_12_n_0
    SLICE_X48Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.339 r  calculator/stack_num_reg_0_31_10_10_i_7/CO[3]
                         net (fo=1, routed)           0.000    59.339    calculator/stack_num_reg_0_31_10_10_i_7_n_0
    SLICE_X48Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.453 r  calculator/stack_num_reg_0_31_11_11_i_4/CO[3]
                         net (fo=1, routed)           0.000    59.453    calculator/stack_num_reg_0_31_11_11_i_4_n_0
    SLICE_X48Y128        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.610 r  calculator/stack_num_reg_0_31_12_12_i_4/CO[1]
                         net (fo=36, routed)          0.818    60.429    calculator/stack_num_reg_0_31_12_12_i_4_n_2
    SLICE_X47Y125        LUT3 (Prop_lut3_I0_O)        0.329    60.758 r  calculator/stack_num_reg_0_31_3_3_i_44/O
                         net (fo=1, routed)           0.000    60.758    calculator/stack_num_reg_0_31_3_3_i_44_n_0
    SLICE_X47Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.308 r  calculator/stack_num_reg_0_31_3_3_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.308    calculator/stack_num_reg_0_31_3_3_i_37_n_0
    SLICE_X47Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.422 r  calculator/stack_num_reg_0_31_4_4_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.422    calculator/stack_num_reg_0_31_4_4_i_37_n_0
    SLICE_X47Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.536 r  calculator/stack_num_reg_0_31_5_5_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.536    calculator/stack_num_reg_0_31_5_5_i_27_n_0
    SLICE_X47Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.650 r  calculator/stack_num_reg_0_31_6_6_i_22/CO[3]
                         net (fo=1, routed)           0.000    61.650    calculator/stack_num_reg_0_31_6_6_i_22_n_0
    SLICE_X47Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.764 r  calculator/stack_num_reg_0_31_7_7_i_17/CO[3]
                         net (fo=1, routed)           0.000    61.764    calculator/stack_num_reg_0_31_7_7_i_17_n_0
    SLICE_X47Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.878 r  calculator/stack_num_reg_0_31_8_8_i_17/CO[3]
                         net (fo=1, routed)           0.000    61.878    calculator/stack_num_reg_0_31_8_8_i_17_n_0
    SLICE_X47Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.992 r  calculator/stack_num_reg_0_31_9_9_i_7/CO[3]
                         net (fo=1, routed)           0.000    61.992    calculator/stack_num_reg_0_31_9_9_i_7_n_0
    SLICE_X47Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.106 r  calculator/stack_num_reg_0_31_10_10_i_4/CO[3]
                         net (fo=1, routed)           0.000    62.106    calculator/stack_num_reg_0_31_10_10_i_4_n_0
    SLICE_X47Y133        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.263 r  calculator/stack_num_reg_0_31_11_11_i_3/CO[1]
                         net (fo=36, routed)          0.858    63.120    calculator/stack_num_reg_0_31_11_11_i_3_n_2
    SLICE_X48Y131        LUT3 (Prop_lut3_I0_O)        0.329    63.449 r  calculator/stack_num_reg_0_31_2_2_i_44/O
                         net (fo=1, routed)           0.000    63.449    calculator/stack_num_reg_0_31_2_2_i_44_n_0
    SLICE_X48Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.999 r  calculator/stack_num_reg_0_31_2_2_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.999    calculator/stack_num_reg_0_31_2_2_i_37_n_0
    SLICE_X48Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.113 r  calculator/stack_num_reg_0_31_3_3_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.113    calculator/stack_num_reg_0_31_3_3_i_32_n_0
    SLICE_X48Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.227 r  calculator/stack_num_reg_0_31_4_4_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.227    calculator/stack_num_reg_0_31_4_4_i_32_n_0
    SLICE_X48Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.341 r  calculator/stack_num_reg_0_31_5_5_i_22/CO[3]
                         net (fo=1, routed)           0.000    64.341    calculator/stack_num_reg_0_31_5_5_i_22_n_0
    SLICE_X48Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.455 r  calculator/stack_num_reg_0_31_6_6_i_17/CO[3]
                         net (fo=1, routed)           0.000    64.455    calculator/stack_num_reg_0_31_6_6_i_17_n_0
    SLICE_X48Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.569 r  calculator/stack_num_reg_0_31_7_7_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.569    calculator/stack_num_reg_0_31_7_7_i_12_n_0
    SLICE_X48Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.683 r  calculator/stack_num_reg_0_31_8_8_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.683    calculator/stack_num_reg_0_31_8_8_i_12_n_0
    SLICE_X48Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.797 r  calculator/stack_num_reg_0_31_9_9_i_4/CO[3]
                         net (fo=1, routed)           0.000    64.797    calculator/stack_num_reg_0_31_9_9_i_4_n_0
    SLICE_X48Y139        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.954 r  calculator/stack_num_reg_0_31_10_10_i_3/CO[1]
                         net (fo=36, routed)          0.711    65.666    calculator/stack_num_reg_0_31_10_10_i_3_n_2
    SLICE_X49Y136        LUT3 (Prop_lut3_I0_O)        0.329    65.995 r  calculator/stack_num_reg_0_31_1_1_i_44/O
                         net (fo=1, routed)           0.000    65.995    calculator/stack_num_reg_0_31_1_1_i_44_n_0
    SLICE_X49Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.545 r  calculator/stack_num_reg_0_31_1_1_i_37/CO[3]
                         net (fo=1, routed)           0.000    66.545    calculator/stack_num_reg_0_31_1_1_i_37_n_0
    SLICE_X49Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.659 r  calculator/stack_num_reg_0_31_2_2_i_32/CO[3]
                         net (fo=1, routed)           0.000    66.659    calculator/stack_num_reg_0_31_2_2_i_32_n_0
    SLICE_X49Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.773 r  calculator/stack_num_reg_0_31_3_3_i_27/CO[3]
                         net (fo=1, routed)           0.000    66.773    calculator/stack_num_reg_0_31_3_3_i_27_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.887 r  calculator/stack_num_reg_0_31_4_4_i_27/CO[3]
                         net (fo=1, routed)           0.000    66.887    calculator/stack_num_reg_0_31_4_4_i_27_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.001 r  calculator/stack_num_reg_0_31_5_5_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.001    calculator/stack_num_reg_0_31_5_5_i_17_n_0
    SLICE_X49Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.115 r  calculator/stack_num_reg_0_31_6_6_i_12/CO[3]
                         net (fo=1, routed)           0.000    67.115    calculator/stack_num_reg_0_31_6_6_i_12_n_0
    SLICE_X49Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.229 r  calculator/stack_num_reg_0_31_7_7_i_7/CO[3]
                         net (fo=1, routed)           0.000    67.229    calculator/stack_num_reg_0_31_7_7_i_7_n_0
    SLICE_X49Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.343 r  calculator/stack_num_reg_0_31_8_8_i_9/CO[3]
                         net (fo=1, routed)           0.000    67.343    calculator/stack_num_reg_0_31_8_8_i_9_n_0
    SLICE_X49Y144        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.500 r  calculator/stack_num_reg_0_31_9_9_i_3/CO[1]
                         net (fo=36, routed)          0.783    68.282    calculator/stack_num_reg_0_31_9_9_i_3_n_2
    SLICE_X47Y142        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    69.067 r  calculator/stack_num_reg_0_31_0_0_i_196/CO[3]
                         net (fo=1, routed)           0.000    69.067    calculator/stack_num_reg_0_31_0_0_i_196_n_0
    SLICE_X47Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.181 r  calculator/stack_num_reg_0_31_1_1_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.181    calculator/stack_num_reg_0_31_1_1_i_32_n_0
    SLICE_X47Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.295 r  calculator/stack_num_reg_0_31_2_2_i_27/CO[3]
                         net (fo=1, routed)           0.000    69.295    calculator/stack_num_reg_0_31_2_2_i_27_n_0
    SLICE_X47Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.409 r  calculator/stack_num_reg_0_31_3_3_i_22/CO[3]
                         net (fo=1, routed)           0.000    69.409    calculator/stack_num_reg_0_31_3_3_i_22_n_0
    SLICE_X47Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.523 r  calculator/stack_num_reg_0_31_4_4_i_22/CO[3]
                         net (fo=1, routed)           0.000    69.523    calculator/stack_num_reg_0_31_4_4_i_22_n_0
    SLICE_X47Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.637 r  calculator/stack_num_reg_0_31_5_5_i_12/CO[3]
                         net (fo=1, routed)           0.000    69.637    calculator/stack_num_reg_0_31_5_5_i_12_n_0
    SLICE_X47Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.751 r  calculator/stack_num_reg_0_31_6_6_i_7/CO[3]
                         net (fo=1, routed)           0.000    69.751    calculator/stack_num_reg_0_31_6_6_i_7_n_0
    SLICE_X47Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.865 r  calculator/stack_num_reg_0_31_7_7_i_4/CO[3]
                         net (fo=1, routed)           0.001    69.866    calculator/stack_num_reg_0_31_7_7_i_4_n_0
    SLICE_X47Y150        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.023 r  calculator/stack_num_reg_0_31_8_8_i_4/CO[1]
                         net (fo=36, routed)          0.737    70.760    calculator/stack_num_reg_0_31_8_8_i_4_n_2
    SLICE_X48Y148        LUT3 (Prop_lut3_I0_O)        0.329    71.089 r  calculator/stack_num_reg_0_31_0_0_i_224/O
                         net (fo=1, routed)           0.000    71.089    calculator/stack_num_reg_0_31_0_0_i_224_n_0
    SLICE_X48Y148        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.639 r  calculator/stack_num_reg_0_31_0_0_i_191/CO[3]
                         net (fo=1, routed)           0.000    71.639    calculator/stack_num_reg_0_31_0_0_i_191_n_0
    SLICE_X48Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.753 r  calculator/stack_num_reg_0_31_0_0_i_155/CO[3]
                         net (fo=1, routed)           0.001    71.754    calculator/stack_num_reg_0_31_0_0_i_155_n_0
    SLICE_X48Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.868 r  calculator/stack_num_reg_0_31_1_1_i_27/CO[3]
                         net (fo=1, routed)           0.000    71.868    calculator/stack_num_reg_0_31_1_1_i_27_n_0
    SLICE_X48Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.982 r  calculator/stack_num_reg_0_31_2_2_i_22/CO[3]
                         net (fo=1, routed)           0.000    71.982    calculator/stack_num_reg_0_31_2_2_i_22_n_0
    SLICE_X48Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.096 r  calculator/stack_num_reg_0_31_3_3_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.096    calculator/stack_num_reg_0_31_3_3_i_17_n_0
    SLICE_X48Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.210 r  calculator/stack_num_reg_0_31_4_4_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.210    calculator/stack_num_reg_0_31_4_4_i_17_n_0
    SLICE_X48Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.324 r  calculator/stack_num_reg_0_31_5_5_i_7/CO[3]
                         net (fo=1, routed)           0.000    72.324    calculator/stack_num_reg_0_31_5_5_i_7_n_0
    SLICE_X48Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.438 r  calculator/stack_num_reg_0_31_6_6_i_4/CO[3]
                         net (fo=1, routed)           0.000    72.438    calculator/stack_num_reg_0_31_6_6_i_4_n_0
    SLICE_X48Y156        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.595 r  calculator/stack_num_reg_0_31_7_7_i_3/CO[1]
                         net (fo=36, routed)          0.592    73.186    calculator/stack_num_reg_0_31_7_7_i_3_n_2
    SLICE_X49Y154        LUT3 (Prop_lut3_I0_O)        0.329    73.515 r  calculator/stack_num_reg_0_31_0_0_i_221/O
                         net (fo=1, routed)           0.000    73.515    calculator/stack_num_reg_0_31_0_0_i_221_n_0
    SLICE_X49Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.065 r  calculator/stack_num_reg_0_31_0_0_i_186/CO[3]
                         net (fo=1, routed)           0.000    74.065    calculator/stack_num_reg_0_31_0_0_i_186_n_0
    SLICE_X49Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.179 r  calculator/stack_num_reg_0_31_0_0_i_150/CO[3]
                         net (fo=1, routed)           0.000    74.179    calculator/stack_num_reg_0_31_0_0_i_150_n_0
    SLICE_X49Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.293 r  calculator/stack_num_reg_0_31_0_0_i_119/CO[3]
                         net (fo=1, routed)           0.000    74.293    calculator/stack_num_reg_0_31_0_0_i_119_n_0
    SLICE_X49Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.407 r  calculator/stack_num_reg_0_31_1_1_i_22/CO[3]
                         net (fo=1, routed)           0.000    74.407    calculator/stack_num_reg_0_31_1_1_i_22_n_0
    SLICE_X49Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.521 r  calculator/stack_num_reg_0_31_2_2_i_17/CO[3]
                         net (fo=1, routed)           0.000    74.521    calculator/stack_num_reg_0_31_2_2_i_17_n_0
    SLICE_X49Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.635 r  calculator/stack_num_reg_0_31_3_3_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.635    calculator/stack_num_reg_0_31_3_3_i_12_n_0
    SLICE_X49Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.749 r  calculator/stack_num_reg_0_31_4_4_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.749    calculator/stack_num_reg_0_31_4_4_i_12_n_0
    SLICE_X49Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.863 r  calculator/stack_num_reg_0_31_5_5_i_4/CO[3]
                         net (fo=1, routed)           0.000    74.863    calculator/stack_num_reg_0_31_5_5_i_4_n_0
    SLICE_X49Y162        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.020 r  calculator/stack_num_reg_0_31_6_6_i_3/CO[1]
                         net (fo=36, routed)          1.000    76.020    calculator/stack_num_reg_0_31_6_6_i_3_n_2
    SLICE_X48Y157        LUT3 (Prop_lut3_I0_O)        0.329    76.349 r  calculator/stack_num_reg_0_31_0_0_i_218/O
                         net (fo=1, routed)           0.000    76.349    calculator/stack_num_reg_0_31_0_0_i_218_n_0
    SLICE_X48Y157        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.899 r  calculator/stack_num_reg_0_31_0_0_i_181/CO[3]
                         net (fo=1, routed)           0.000    76.899    calculator/stack_num_reg_0_31_0_0_i_181_n_0
    SLICE_X48Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.013 r  calculator/stack_num_reg_0_31_0_0_i_145/CO[3]
                         net (fo=1, routed)           0.000    77.013    calculator/stack_num_reg_0_31_0_0_i_145_n_0
    SLICE_X48Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.127 r  calculator/stack_num_reg_0_31_0_0_i_114/CO[3]
                         net (fo=1, routed)           0.000    77.127    calculator/stack_num_reg_0_31_0_0_i_114_n_0
    SLICE_X48Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.241 r  calculator/stack_num_reg_0_31_0_0_i_88/CO[3]
                         net (fo=1, routed)           0.000    77.241    calculator/stack_num_reg_0_31_0_0_i_88_n_0
    SLICE_X48Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.355 r  calculator/stack_num_reg_0_31_1_1_i_17/CO[3]
                         net (fo=1, routed)           0.000    77.355    calculator/stack_num_reg_0_31_1_1_i_17_n_0
    SLICE_X48Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.469 r  calculator/stack_num_reg_0_31_2_2_i_12/CO[3]
                         net (fo=1, routed)           0.000    77.469    calculator/stack_num_reg_0_31_2_2_i_12_n_0
    SLICE_X48Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.583 r  calculator/stack_num_reg_0_31_3_3_i_7/CO[3]
                         net (fo=1, routed)           0.000    77.583    calculator/stack_num_reg_0_31_3_3_i_7_n_0
    SLICE_X48Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.697 r  calculator/stack_num_reg_0_31_4_4_i_9/CO[3]
                         net (fo=1, routed)           0.000    77.697    calculator/stack_num_reg_0_31_4_4_i_9_n_0
    SLICE_X48Y165        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.854 r  calculator/stack_num_reg_0_31_5_5_i_3/CO[1]
                         net (fo=36, routed)          0.835    78.689    calculator/stack_num_reg_0_31_5_5_i_3_n_2
    SLICE_X50Y162        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    79.489 r  calculator/stack_num_reg_0_31_0_0_i_176/CO[3]
                         net (fo=1, routed)           0.000    79.489    calculator/stack_num_reg_0_31_0_0_i_176_n_0
    SLICE_X50Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.606 r  calculator/stack_num_reg_0_31_0_0_i_140/CO[3]
                         net (fo=1, routed)           0.000    79.606    calculator/stack_num_reg_0_31_0_0_i_140_n_0
    SLICE_X50Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.723 r  calculator/stack_num_reg_0_31_0_0_i_109/CO[3]
                         net (fo=1, routed)           0.000    79.723    calculator/stack_num_reg_0_31_0_0_i_109_n_0
    SLICE_X50Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.840 r  calculator/stack_num_reg_0_31_0_0_i_83/CO[3]
                         net (fo=1, routed)           0.000    79.840    calculator/stack_num_reg_0_31_0_0_i_83_n_0
    SLICE_X50Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.957 r  calculator/stack_num_reg_0_31_0_0_i_62/CO[3]
                         net (fo=1, routed)           0.000    79.957    calculator/stack_num_reg_0_31_0_0_i_62_n_0
    SLICE_X50Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.074 r  calculator/stack_num_reg_0_31_1_1_i_12/CO[3]
                         net (fo=1, routed)           0.000    80.074    calculator/stack_num_reg_0_31_1_1_i_12_n_0
    SLICE_X50Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.191 r  calculator/stack_num_reg_0_31_2_2_i_7/CO[3]
                         net (fo=1, routed)           0.000    80.191    calculator/stack_num_reg_0_31_2_2_i_7_n_0
    SLICE_X50Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.308 r  calculator/stack_num_reg_0_31_3_3_i_4/CO[3]
                         net (fo=1, routed)           0.000    80.308    calculator/stack_num_reg_0_31_3_3_i_4_n_0
    SLICE_X50Y170        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.465 r  calculator/stack_num_reg_0_31_4_4_i_4/CO[1]
                         net (fo=36, routed)          0.760    81.225    calculator/stack_num_reg_0_31_4_4_i_4_n_2
    SLICE_X47Y167        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    82.013 r  calculator/stack_num_reg_0_31_0_0_i_171/CO[3]
                         net (fo=1, routed)           0.000    82.013    calculator/stack_num_reg_0_31_0_0_i_171_n_0
    SLICE_X47Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.127 r  calculator/stack_num_reg_0_31_0_0_i_135/CO[3]
                         net (fo=1, routed)           0.000    82.127    calculator/stack_num_reg_0_31_0_0_i_135_n_0
    SLICE_X47Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.241 r  calculator/stack_num_reg_0_31_0_0_i_104/CO[3]
                         net (fo=1, routed)           0.000    82.241    calculator/stack_num_reg_0_31_0_0_i_104_n_0
    SLICE_X47Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.355 r  calculator/stack_num_reg_0_31_0_0_i_78/CO[3]
                         net (fo=1, routed)           0.000    82.355    calculator/stack_num_reg_0_31_0_0_i_78_n_0
    SLICE_X47Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.469 r  calculator/stack_num_reg_0_31_0_0_i_57/CO[3]
                         net (fo=1, routed)           0.000    82.469    calculator/stack_num_reg_0_31_0_0_i_57_n_0
    SLICE_X47Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.583 r  calculator/stack_num_reg_0_31_0_0_i_41/CO[3]
                         net (fo=1, routed)           0.000    82.583    calculator/stack_num_reg_0_31_0_0_i_41_n_0
    SLICE_X47Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.697 r  calculator/stack_num_reg_0_31_1_1_i_7/CO[3]
                         net (fo=1, routed)           0.000    82.697    calculator/stack_num_reg_0_31_1_1_i_7_n_0
    SLICE_X47Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.811 r  calculator/stack_num_reg_0_31_2_2_i_4/CO[3]
                         net (fo=1, routed)           0.009    82.820    calculator/stack_num_reg_0_31_2_2_i_4_n_0
    SLICE_X47Y175        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.977 r  calculator/stack_num_reg_0_31_3_3_i_3/CO[1]
                         net (fo=36, routed)          1.907    84.884    calculator/stack_num_reg_0_31_3_3_i_3_n_2
    SLICE_X46Y114        LUT5 (Prop_lut5_I4_O)        0.329    85.213 r  calculator/stack_num_reg_0_31_3_3_i_1/O
                         net (fo=2, routed)           0.379    85.592    calculator/stack_num_reg_0_31_3_3/D
    SLICE_X46Y113        RAMD32                                       r  calculator/stack_num_reg_0_31_3_3/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    B8                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464    11.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.492    15.244    calculator/stack_num_reg_0_31_3_3/WCLK
    SLICE_X46Y113        RAMD32                                       r  calculator/stack_num_reg_0_31_3_3/SP/CLK
                         clock pessimism              0.195    15.440    
                         clock uncertainty           -0.035    15.404    
    SLICE_X46Y113        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.011    15.393    calculator/stack_num_reg_0_31_3_3/SP
  -------------------------------------------------------------------
                         required time                         15.393    
                         arrival time                         -85.592    
  -------------------------------------------------------------------
                         slack                                -70.199    

Slack (VIOLATED) :        -68.093ns  (required time - arrival time)
  Source:                 calculator/a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calculator/stack_num_reg_0_31_4_4/DP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        77.512ns  (logic 51.088ns (65.910%)  route 26.424ns (34.090%))
  Logic Levels:           272  (CARRY4=249 LUT2=1 LUT3=21 LUT5=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.244ns = ( 15.244 - 10.000 ) 
    Source Clock Delay      (SCD):    5.578ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.630     5.578    calculator/clk_IBUF_BUFG
    SLICE_X47Y62         FDRE                                         r  calculator/a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDRE (Prop_fdre_C_Q)         0.456     6.034 r  calculator/a_reg[0]/Q
                         net (fo=13, routed)          0.503     6.537    calculator/a[0]
    SLICE_X46Y62         LUT2 (Prop_lut2_I0_O)        0.124     6.661 r  calculator/stack_num_reg_0_31_23_23_i_45/O
                         net (fo=1, routed)           0.000     6.661    calculator/stack_num_reg_0_31_23_23_i_45_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.174 r  calculator/stack_num_reg_0_31_23_23_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.174    calculator/stack_num_reg_0_31_23_23_i_37_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.291 r  calculator/stack_num_reg_0_31_24_24_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.291    calculator/stack_num_reg_0_31_24_24_i_42_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.408 r  calculator/stack_num_reg_0_31_25_25_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.408    calculator/stack_num_reg_0_31_25_25_i_27_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.525 r  calculator/stack_num_reg_0_31_26_26_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.525    calculator/stack_num_reg_0_31_26_26_i_22_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.642 r  calculator/stack_num_reg_0_31_27_27_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.642    calculator/stack_num_reg_0_31_27_27_i_17_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.759 r  calculator/stack_num_reg_0_31_28_28_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.759    calculator/stack_num_reg_0_31_28_28_i_22_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.876 r  calculator/stack_num_reg_0_31_29_29_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.876    calculator/stack_num_reg_0_31_29_29_i_7_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.993 r  calculator/stack_num_reg_0_31_30_30_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.993    calculator/stack_num_reg_0_31_30_30_i_4_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.247 r  calculator/stack_num_reg_0_31_31_31_i_3/CO[0]
                         net (fo=36, routed)          0.973     9.220    calculator/stack_num_reg_0_31_31_31_i_3_n_3
    SLICE_X45Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    10.043 r  calculator/stack_num_reg_0_31_22_22_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.043    calculator/stack_num_reg_0_31_22_22_i_37_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.157 r  calculator/stack_num_reg_0_31_23_23_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.157    calculator/stack_num_reg_0_31_23_23_i_32_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.271 r  calculator/stack_num_reg_0_31_24_24_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.271    calculator/stack_num_reg_0_31_24_24_i_37_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.385 r  calculator/stack_num_reg_0_31_25_25_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.385    calculator/stack_num_reg_0_31_25_25_i_22_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.499 r  calculator/stack_num_reg_0_31_26_26_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.499    calculator/stack_num_reg_0_31_26_26_i_17_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.613 r  calculator/stack_num_reg_0_31_27_27_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.613    calculator/stack_num_reg_0_31_27_27_i_12_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.727 r  calculator/stack_num_reg_0_31_28_28_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.727    calculator/stack_num_reg_0_31_28_28_i_17_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.841 r  calculator/stack_num_reg_0_31_29_29_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.841    calculator/stack_num_reg_0_31_29_29_i_4_n_0
    SLICE_X45Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.998 r  calculator/stack_num_reg_0_31_30_30_i_3/CO[1]
                         net (fo=36, routed)          0.933    11.932    calculator/stack_num_reg_0_31_30_30_i_3_n_2
    SLICE_X44Y61         LUT3 (Prop_lut3_I0_O)        0.329    12.261 r  calculator/stack_num_reg_0_31_21_21_i_44/O
                         net (fo=1, routed)           0.000    12.261    calculator/stack_num_reg_0_31_21_21_i_44_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.811 r  calculator/stack_num_reg_0_31_21_21_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.811    calculator/stack_num_reg_0_31_21_21_i_37_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.925 r  calculator/stack_num_reg_0_31_22_22_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.925    calculator/stack_num_reg_0_31_22_22_i_32_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.039 r  calculator/stack_num_reg_0_31_23_23_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.039    calculator/stack_num_reg_0_31_23_23_i_27_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.153 r  calculator/stack_num_reg_0_31_24_24_i_32/CO[3]
                         net (fo=1, routed)           0.000    13.153    calculator/stack_num_reg_0_31_24_24_i_32_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.267 r  calculator/stack_num_reg_0_31_25_25_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.267    calculator/stack_num_reg_0_31_25_25_i_17_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.381 r  calculator/stack_num_reg_0_31_26_26_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.381    calculator/stack_num_reg_0_31_26_26_i_12_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.495 r  calculator/stack_num_reg_0_31_27_27_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.495    calculator/stack_num_reg_0_31_27_27_i_7_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.609 r  calculator/stack_num_reg_0_31_28_28_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.609    calculator/stack_num_reg_0_31_28_28_i_10_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.766 r  calculator/stack_num_reg_0_31_29_29_i_3/CO[1]
                         net (fo=36, routed)          0.932    14.698    calculator/stack_num_reg_0_31_29_29_i_3_n_2
    SLICE_X43Y64         LUT3 (Prop_lut3_I0_O)        0.329    15.027 r  calculator/stack_num_reg_0_31_21_21_i_40/O
                         net (fo=1, routed)           0.000    15.027    calculator/stack_num_reg_0_31_21_21_i_40_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.577 r  calculator/stack_num_reg_0_31_21_21_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.577    calculator/stack_num_reg_0_31_21_21_i_32_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.691 r  calculator/stack_num_reg_0_31_22_22_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.691    calculator/stack_num_reg_0_31_22_22_i_27_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.805 r  calculator/stack_num_reg_0_31_23_23_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.805    calculator/stack_num_reg_0_31_23_23_i_22_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.919 r  calculator/stack_num_reg_0_31_24_24_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.919    calculator/stack_num_reg_0_31_24_24_i_27_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.033 r  calculator/stack_num_reg_0_31_25_25_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.033    calculator/stack_num_reg_0_31_25_25_i_12_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.147 r  calculator/stack_num_reg_0_31_26_26_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.147    calculator/stack_num_reg_0_31_26_26_i_7_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.261 r  calculator/stack_num_reg_0_31_27_27_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.261    calculator/stack_num_reg_0_31_27_27_i_4_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.418 r  calculator/stack_num_reg_0_31_28_28_i_4/CO[1]
                         net (fo=36, routed)          1.173    17.591    calculator/stack_num_reg_0_31_28_28_i_4_n_2
    SLICE_X48Y63         LUT3 (Prop_lut3_I0_O)        0.329    17.920 r  calculator/stack_num_reg_0_31_19_19_i_43/O
                         net (fo=1, routed)           0.000    17.920    calculator/stack_num_reg_0_31_19_19_i_43_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.318 r  calculator/stack_num_reg_0_31_19_19_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.318    calculator/stack_num_reg_0_31_19_19_i_37_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.432 r  calculator/stack_num_reg_0_31_20_20_i_42/CO[3]
                         net (fo=1, routed)           0.000    18.432    calculator/stack_num_reg_0_31_20_20_i_42_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.546 r  calculator/stack_num_reg_0_31_21_21_i_27/CO[3]
                         net (fo=1, routed)           0.000    18.546    calculator/stack_num_reg_0_31_21_21_i_27_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.660 r  calculator/stack_num_reg_0_31_22_22_i_22/CO[3]
                         net (fo=1, routed)           0.000    18.660    calculator/stack_num_reg_0_31_22_22_i_22_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.774 r  calculator/stack_num_reg_0_31_23_23_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.774    calculator/stack_num_reg_0_31_23_23_i_17_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.888 r  calculator/stack_num_reg_0_31_24_24_i_22/CO[3]
                         net (fo=1, routed)           0.000    18.888    calculator/stack_num_reg_0_31_24_24_i_22_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.002 r  calculator/stack_num_reg_0_31_25_25_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.002    calculator/stack_num_reg_0_31_25_25_i_7_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.116 r  calculator/stack_num_reg_0_31_26_26_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.116    calculator/stack_num_reg_0_31_26_26_i_4_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.273 r  calculator/stack_num_reg_0_31_27_27_i_3/CO[1]
                         net (fo=36, routed)          0.924    20.197    calculator/stack_num_reg_0_31_27_27_i_3_n_2
    SLICE_X49Y64         LUT3 (Prop_lut3_I0_O)        0.329    20.526 r  calculator/stack_num_reg_0_31_18_18_i_44/O
                         net (fo=1, routed)           0.000    20.526    calculator/stack_num_reg_0_31_18_18_i_44_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.076 r  calculator/stack_num_reg_0_31_18_18_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.076    calculator/stack_num_reg_0_31_18_18_i_37_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.190 r  calculator/stack_num_reg_0_31_19_19_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.190    calculator/stack_num_reg_0_31_19_19_i_32_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.304 r  calculator/stack_num_reg_0_31_20_20_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.304    calculator/stack_num_reg_0_31_20_20_i_37_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.418 r  calculator/stack_num_reg_0_31_21_21_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.418    calculator/stack_num_reg_0_31_21_21_i_22_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.532 r  calculator/stack_num_reg_0_31_22_22_i_17/CO[3]
                         net (fo=1, routed)           0.000    21.532    calculator/stack_num_reg_0_31_22_22_i_17_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.646 r  calculator/stack_num_reg_0_31_23_23_i_12/CO[3]
                         net (fo=1, routed)           0.000    21.646    calculator/stack_num_reg_0_31_23_23_i_12_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.760 r  calculator/stack_num_reg_0_31_24_24_i_17/CO[3]
                         net (fo=1, routed)           0.000    21.760    calculator/stack_num_reg_0_31_24_24_i_17_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.874 r  calculator/stack_num_reg_0_31_25_25_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.874    calculator/stack_num_reg_0_31_25_25_i_4_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.031 r  calculator/stack_num_reg_0_31_26_26_i_3/CO[1]
                         net (fo=36, routed)          0.996    23.027    calculator/stack_num_reg_0_31_26_26_i_3_n_2
    SLICE_X50Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    23.827 r  calculator/stack_num_reg_0_31_17_17_i_37/CO[3]
                         net (fo=1, routed)           0.000    23.827    calculator/stack_num_reg_0_31_17_17_i_37_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.944 r  calculator/stack_num_reg_0_31_18_18_i_32/CO[3]
                         net (fo=1, routed)           0.000    23.944    calculator/stack_num_reg_0_31_18_18_i_32_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.061 r  calculator/stack_num_reg_0_31_19_19_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.061    calculator/stack_num_reg_0_31_19_19_i_27_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.178 r  calculator/stack_num_reg_0_31_20_20_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.178    calculator/stack_num_reg_0_31_20_20_i_32_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.295 r  calculator/stack_num_reg_0_31_21_21_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.295    calculator/stack_num_reg_0_31_21_21_i_17_n_0
    SLICE_X50Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.412 r  calculator/stack_num_reg_0_31_22_22_i_12/CO[3]
                         net (fo=1, routed)           0.000    24.412    calculator/stack_num_reg_0_31_22_22_i_12_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.529 r  calculator/stack_num_reg_0_31_23_23_i_7/CO[3]
                         net (fo=1, routed)           0.000    24.529    calculator/stack_num_reg_0_31_23_23_i_7_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.646 r  calculator/stack_num_reg_0_31_24_24_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.646    calculator/stack_num_reg_0_31_24_24_i_10_n_0
    SLICE_X50Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.803 r  calculator/stack_num_reg_0_31_25_25_i_3/CO[1]
                         net (fo=36, routed)          1.016    25.820    calculator/stack_num_reg_0_31_25_25_i_3_n_2
    SLICE_X47Y64         LUT3 (Prop_lut3_I0_O)        0.332    26.152 r  calculator/stack_num_reg_0_31_16_16_i_53/O
                         net (fo=1, routed)           0.000    26.152    calculator/stack_num_reg_0_31_16_16_i_53_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.702 r  calculator/stack_num_reg_0_31_16_16_i_46/CO[3]
                         net (fo=1, routed)           0.000    26.702    calculator/stack_num_reg_0_31_16_16_i_46_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.816 r  calculator/stack_num_reg_0_31_17_17_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.816    calculator/stack_num_reg_0_31_17_17_i_32_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.930 r  calculator/stack_num_reg_0_31_18_18_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.930    calculator/stack_num_reg_0_31_18_18_i_27_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.044 r  calculator/stack_num_reg_0_31_19_19_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.044    calculator/stack_num_reg_0_31_19_19_i_22_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.158 r  calculator/stack_num_reg_0_31_20_20_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.158    calculator/stack_num_reg_0_31_20_20_i_27_n_0
    SLICE_X47Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.272 r  calculator/stack_num_reg_0_31_21_21_i_12/CO[3]
                         net (fo=1, routed)           0.000    27.272    calculator/stack_num_reg_0_31_21_21_i_12_n_0
    SLICE_X47Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.386 r  calculator/stack_num_reg_0_31_22_22_i_7/CO[3]
                         net (fo=1, routed)           0.000    27.386    calculator/stack_num_reg_0_31_22_22_i_7_n_0
    SLICE_X47Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.500 r  calculator/stack_num_reg_0_31_23_23_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.500    calculator/stack_num_reg_0_31_23_23_i_4_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.657 r  calculator/stack_num_reg_0_31_24_24_i_4/CO[1]
                         net (fo=36, routed)          0.962    28.619    calculator/stack_num_reg_0_31_24_24_i_4_n_2
    SLICE_X41Y63         LUT3 (Prop_lut3_I0_O)        0.329    28.948 r  calculator/stack_num_reg_0_31_15_15_i_44/O
                         net (fo=1, routed)           0.000    28.948    calculator/stack_num_reg_0_31_15_15_i_44_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.498 r  calculator/stack_num_reg_0_31_15_15_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.498    calculator/stack_num_reg_0_31_15_15_i_37_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.612 r  calculator/stack_num_reg_0_31_16_16_i_41/CO[3]
                         net (fo=1, routed)           0.000    29.612    calculator/stack_num_reg_0_31_16_16_i_41_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.726 r  calculator/stack_num_reg_0_31_17_17_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.726    calculator/stack_num_reg_0_31_17_17_i_27_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.840 r  calculator/stack_num_reg_0_31_18_18_i_22/CO[3]
                         net (fo=1, routed)           0.000    29.840    calculator/stack_num_reg_0_31_18_18_i_22_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.954 r  calculator/stack_num_reg_0_31_19_19_i_17/CO[3]
                         net (fo=1, routed)           0.000    29.954    calculator/stack_num_reg_0_31_19_19_i_17_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.068 r  calculator/stack_num_reg_0_31_20_20_i_22/CO[3]
                         net (fo=1, routed)           0.000    30.068    calculator/stack_num_reg_0_31_20_20_i_22_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.182 r  calculator/stack_num_reg_0_31_21_21_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.182    calculator/stack_num_reg_0_31_21_21_i_7_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.296 r  calculator/stack_num_reg_0_31_22_22_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.296    calculator/stack_num_reg_0_31_22_22_i_4_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.453 r  calculator/stack_num_reg_0_31_23_23_i_3/CO[1]
                         net (fo=36, routed)          0.913    31.365    calculator/stack_num_reg_0_31_23_23_i_3_n_2
    SLICE_X40Y63         LUT3 (Prop_lut3_I0_O)        0.329    31.694 r  calculator/stack_num_reg_0_31_14_14_i_44/O
                         net (fo=1, routed)           0.000    31.694    calculator/stack_num_reg_0_31_14_14_i_44_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.244 r  calculator/stack_num_reg_0_31_14_14_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.244    calculator/stack_num_reg_0_31_14_14_i_37_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.358 r  calculator/stack_num_reg_0_31_15_15_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.358    calculator/stack_num_reg_0_31_15_15_i_32_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.472 r  calculator/stack_num_reg_0_31_16_16_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.472    calculator/stack_num_reg_0_31_16_16_i_36_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.586 r  calculator/stack_num_reg_0_31_17_17_i_22/CO[3]
                         net (fo=1, routed)           0.000    32.586    calculator/stack_num_reg_0_31_17_17_i_22_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.700 r  calculator/stack_num_reg_0_31_18_18_i_17/CO[3]
                         net (fo=1, routed)           0.000    32.700    calculator/stack_num_reg_0_31_18_18_i_17_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.814 r  calculator/stack_num_reg_0_31_19_19_i_12/CO[3]
                         net (fo=1, routed)           0.000    32.814    calculator/stack_num_reg_0_31_19_19_i_12_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.928 r  calculator/stack_num_reg_0_31_20_20_i_17/CO[3]
                         net (fo=1, routed)           0.000    32.928    calculator/stack_num_reg_0_31_20_20_i_17_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.042 r  calculator/stack_num_reg_0_31_21_21_i_4/CO[3]
                         net (fo=1, routed)           0.000    33.042    calculator/stack_num_reg_0_31_21_21_i_4_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.199 r  calculator/stack_num_reg_0_31_22_22_i_3/CO[1]
                         net (fo=36, routed)          1.011    34.210    calculator/stack_num_reg_0_31_22_22_i_3_n_2
    SLICE_X38Y63         LUT3 (Prop_lut3_I0_O)        0.329    34.539 r  calculator/stack_num_reg_0_31_13_13_i_44/O
                         net (fo=1, routed)           0.000    34.539    calculator/stack_num_reg_0_31_13_13_i_44_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.072 r  calculator/stack_num_reg_0_31_13_13_i_37/CO[3]
                         net (fo=1, routed)           0.000    35.072    calculator/stack_num_reg_0_31_13_13_i_37_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.189 r  calculator/stack_num_reg_0_31_14_14_i_32/CO[3]
                         net (fo=1, routed)           0.000    35.189    calculator/stack_num_reg_0_31_14_14_i_32_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.306 r  calculator/stack_num_reg_0_31_15_15_i_27/CO[3]
                         net (fo=1, routed)           0.000    35.306    calculator/stack_num_reg_0_31_15_15_i_27_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.423 r  calculator/stack_num_reg_0_31_16_16_i_31/CO[3]
                         net (fo=1, routed)           0.000    35.423    calculator/stack_num_reg_0_31_16_16_i_31_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.540 r  calculator/stack_num_reg_0_31_17_17_i_17/CO[3]
                         net (fo=1, routed)           0.000    35.540    calculator/stack_num_reg_0_31_17_17_i_17_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.657 r  calculator/stack_num_reg_0_31_18_18_i_12/CO[3]
                         net (fo=1, routed)           0.000    35.657    calculator/stack_num_reg_0_31_18_18_i_12_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.774 r  calculator/stack_num_reg_0_31_19_19_i_7/CO[3]
                         net (fo=1, routed)           0.000    35.774    calculator/stack_num_reg_0_31_19_19_i_7_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.891 r  calculator/stack_num_reg_0_31_20_20_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.891    calculator/stack_num_reg_0_31_20_20_i_10_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.048 r  calculator/stack_num_reg_0_31_21_21_i_3/CO[1]
                         net (fo=36, routed)          0.849    36.897    calculator/stack_num_reg_0_31_21_21_i_3_n_2
    SLICE_X45Y72         LUT3 (Prop_lut3_I0_O)        0.332    37.229 r  calculator/stack_num_reg_0_31_13_13_i_41/O
                         net (fo=1, routed)           0.000    37.229    calculator/stack_num_reg_0_31_13_13_i_41_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.761 r  calculator/stack_num_reg_0_31_13_13_i_32/CO[3]
                         net (fo=1, routed)           0.000    37.761    calculator/stack_num_reg_0_31_13_13_i_32_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.875 r  calculator/stack_num_reg_0_31_14_14_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.875    calculator/stack_num_reg_0_31_14_14_i_27_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.989 r  calculator/stack_num_reg_0_31_15_15_i_22/CO[3]
                         net (fo=1, routed)           0.009    37.998    calculator/stack_num_reg_0_31_15_15_i_22_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.112 r  calculator/stack_num_reg_0_31_16_16_i_26/CO[3]
                         net (fo=1, routed)           0.000    38.112    calculator/stack_num_reg_0_31_16_16_i_26_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.226 r  calculator/stack_num_reg_0_31_17_17_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.226    calculator/stack_num_reg_0_31_17_17_i_12_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.340 r  calculator/stack_num_reg_0_31_18_18_i_7/CO[3]
                         net (fo=1, routed)           0.000    38.340    calculator/stack_num_reg_0_31_18_18_i_7_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.454 r  calculator/stack_num_reg_0_31_19_19_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.454    calculator/stack_num_reg_0_31_19_19_i_4_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.611 r  calculator/stack_num_reg_0_31_20_20_i_4/CO[1]
                         net (fo=36, routed)          0.817    39.428    calculator/stack_num_reg_0_31_20_20_i_4_n_2
    SLICE_X46Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    40.228 r  calculator/stack_num_reg_0_31_11_11_i_37/CO[3]
                         net (fo=1, routed)           0.000    40.228    calculator/stack_num_reg_0_31_11_11_i_37_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.345 r  calculator/stack_num_reg_0_31_12_12_i_37/CO[3]
                         net (fo=1, routed)           0.000    40.345    calculator/stack_num_reg_0_31_12_12_i_37_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.462 r  calculator/stack_num_reg_0_31_13_13_i_27/CO[3]
                         net (fo=1, routed)           0.000    40.462    calculator/stack_num_reg_0_31_13_13_i_27_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.579 r  calculator/stack_num_reg_0_31_14_14_i_22/CO[3]
                         net (fo=1, routed)           0.000    40.579    calculator/stack_num_reg_0_31_14_14_i_22_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.696 r  calculator/stack_num_reg_0_31_15_15_i_17/CO[3]
                         net (fo=1, routed)           0.000    40.696    calculator/stack_num_reg_0_31_15_15_i_17_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.813 r  calculator/stack_num_reg_0_31_16_16_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.813    calculator/stack_num_reg_0_31_16_16_i_21_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.930 r  calculator/stack_num_reg_0_31_17_17_i_7/CO[3]
                         net (fo=1, routed)           0.000    40.930    calculator/stack_num_reg_0_31_17_17_i_7_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.047 r  calculator/stack_num_reg_0_31_18_18_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.047    calculator/stack_num_reg_0_31_18_18_i_4_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.204 r  calculator/stack_num_reg_0_31_19_19_i_3/CO[1]
                         net (fo=36, routed)          0.853    42.057    calculator/stack_num_reg_0_31_19_19_i_3_n_2
    SLICE_X49Y83         LUT3 (Prop_lut3_I0_O)        0.332    42.389 r  calculator/stack_num_reg_0_31_10_10_i_44/O
                         net (fo=1, routed)           0.000    42.389    calculator/stack_num_reg_0_31_10_10_i_44_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.939 r  calculator/stack_num_reg_0_31_10_10_i_37/CO[3]
                         net (fo=1, routed)           0.000    42.939    calculator/stack_num_reg_0_31_10_10_i_37_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.053 r  calculator/stack_num_reg_0_31_11_11_i_32/CO[3]
                         net (fo=1, routed)           0.000    43.053    calculator/stack_num_reg_0_31_11_11_i_32_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.167 r  calculator/stack_num_reg_0_31_12_12_i_32/CO[3]
                         net (fo=1, routed)           0.000    43.167    calculator/stack_num_reg_0_31_12_12_i_32_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.281 r  calculator/stack_num_reg_0_31_13_13_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.281    calculator/stack_num_reg_0_31_13_13_i_22_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.395 r  calculator/stack_num_reg_0_31_14_14_i_17/CO[3]
                         net (fo=1, routed)           0.000    43.395    calculator/stack_num_reg_0_31_14_14_i_17_n_0
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.509 r  calculator/stack_num_reg_0_31_15_15_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.509    calculator/stack_num_reg_0_31_15_15_i_12_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.623 r  calculator/stack_num_reg_0_31_16_16_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.623    calculator/stack_num_reg_0_31_16_16_i_16_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.737 r  calculator/stack_num_reg_0_31_17_17_i_4/CO[3]
                         net (fo=1, routed)           0.000    43.737    calculator/stack_num_reg_0_31_17_17_i_4_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.894 r  calculator/stack_num_reg_0_31_18_18_i_3/CO[1]
                         net (fo=36, routed)          0.864    44.758    calculator/stack_num_reg_0_31_18_18_i_3_n_2
    SLICE_X46Y89         LUT3 (Prop_lut3_I0_O)        0.329    45.087 r  calculator/stack_num_reg_0_31_9_9_i_44/O
                         net (fo=1, routed)           0.000    45.087    calculator/stack_num_reg_0_31_9_9_i_44_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.620 r  calculator/stack_num_reg_0_31_9_9_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.620    calculator/stack_num_reg_0_31_9_9_i_37_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.737 r  calculator/stack_num_reg_0_31_10_10_i_32/CO[3]
                         net (fo=1, routed)           0.000    45.737    calculator/stack_num_reg_0_31_10_10_i_32_n_0
    SLICE_X46Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.854 r  calculator/stack_num_reg_0_31_11_11_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.854    calculator/stack_num_reg_0_31_11_11_i_27_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.971 r  calculator/stack_num_reg_0_31_12_12_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.971    calculator/stack_num_reg_0_31_12_12_i_27_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.088 r  calculator/stack_num_reg_0_31_13_13_i_17/CO[3]
                         net (fo=1, routed)           0.000    46.088    calculator/stack_num_reg_0_31_13_13_i_17_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.205 r  calculator/stack_num_reg_0_31_14_14_i_12/CO[3]
                         net (fo=1, routed)           0.000    46.205    calculator/stack_num_reg_0_31_14_14_i_12_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.322 r  calculator/stack_num_reg_0_31_15_15_i_7/CO[3]
                         net (fo=1, routed)           0.000    46.322    calculator/stack_num_reg_0_31_15_15_i_7_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.439 r  calculator/stack_num_reg_0_31_16_16_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.439    calculator/stack_num_reg_0_31_16_16_i_10_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.596 r  calculator/stack_num_reg_0_31_17_17_i_3/CO[1]
                         net (fo=36, routed)          0.890    47.485    calculator/stack_num_reg_0_31_17_17_i_3_n_2
    SLICE_X45Y95         LUT3 (Prop_lut3_I0_O)        0.332    47.817 r  calculator/stack_num_reg_0_31_8_8_i_49/O
                         net (fo=1, routed)           0.000    47.817    calculator/stack_num_reg_0_31_8_8_i_49_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.367 r  calculator/stack_num_reg_0_31_8_8_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.367    calculator/stack_num_reg_0_31_8_8_i_42_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.481 r  calculator/stack_num_reg_0_31_9_9_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.481    calculator/stack_num_reg_0_31_9_9_i_32_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.595 r  calculator/stack_num_reg_0_31_10_10_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.595    calculator/stack_num_reg_0_31_10_10_i_27_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.709 r  calculator/stack_num_reg_0_31_11_11_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.709    calculator/stack_num_reg_0_31_11_11_i_22_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.823 r  calculator/stack_num_reg_0_31_12_12_i_22/CO[3]
                         net (fo=1, routed)           0.001    48.824    calculator/stack_num_reg_0_31_12_12_i_22_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.938 r  calculator/stack_num_reg_0_31_13_13_i_12/CO[3]
                         net (fo=1, routed)           0.000    48.938    calculator/stack_num_reg_0_31_13_13_i_12_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.052 r  calculator/stack_num_reg_0_31_14_14_i_7/CO[3]
                         net (fo=1, routed)           0.000    49.052    calculator/stack_num_reg_0_31_14_14_i_7_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.166 r  calculator/stack_num_reg_0_31_15_15_i_4/CO[3]
                         net (fo=1, routed)           0.000    49.166    calculator/stack_num_reg_0_31_15_15_i_4_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.323 r  calculator/stack_num_reg_0_31_16_16_i_4/CO[1]
                         net (fo=36, routed)          0.882    50.205    calculator/stack_num_reg_0_31_16_16_i_4_n_2
    SLICE_X43Y102        LUT3 (Prop_lut3_I0_O)        0.329    50.534 r  calculator/stack_num_reg_0_31_8_8_i_46/O
                         net (fo=1, routed)           0.000    50.534    calculator/stack_num_reg_0_31_8_8_i_46_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    51.066 r  calculator/stack_num_reg_0_31_8_8_i_37/CO[3]
                         net (fo=1, routed)           0.000    51.066    calculator/stack_num_reg_0_31_8_8_i_37_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.180 r  calculator/stack_num_reg_0_31_9_9_i_27/CO[3]
                         net (fo=1, routed)           0.000    51.180    calculator/stack_num_reg_0_31_9_9_i_27_n_0
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.294 r  calculator/stack_num_reg_0_31_10_10_i_22/CO[3]
                         net (fo=1, routed)           0.000    51.294    calculator/stack_num_reg_0_31_10_10_i_22_n_0
    SLICE_X43Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.408 r  calculator/stack_num_reg_0_31_11_11_i_17/CO[3]
                         net (fo=1, routed)           0.000    51.408    calculator/stack_num_reg_0_31_11_11_i_17_n_0
    SLICE_X43Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.522 r  calculator/stack_num_reg_0_31_12_12_i_17/CO[3]
                         net (fo=1, routed)           0.000    51.522    calculator/stack_num_reg_0_31_12_12_i_17_n_0
    SLICE_X43Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.636 r  calculator/stack_num_reg_0_31_13_13_i_7/CO[3]
                         net (fo=1, routed)           0.000    51.636    calculator/stack_num_reg_0_31_13_13_i_7_n_0
    SLICE_X43Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.750 r  calculator/stack_num_reg_0_31_14_14_i_4/CO[3]
                         net (fo=1, routed)           0.000    51.750    calculator/stack_num_reg_0_31_14_14_i_4_n_0
    SLICE_X43Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.907 r  calculator/stack_num_reg_0_31_15_15_i_3/CO[1]
                         net (fo=36, routed)          0.845    52.752    calculator/stack_num_reg_0_31_15_15_i_3_n_2
    SLICE_X44Y107        LUT3 (Prop_lut3_I0_O)        0.329    53.081 r  calculator/stack_num_reg_0_31_6_6_i_44/O
                         net (fo=1, routed)           0.000    53.081    calculator/stack_num_reg_0_31_6_6_i_44_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.631 r  calculator/stack_num_reg_0_31_6_6_i_37/CO[3]
                         net (fo=1, routed)           0.000    53.631    calculator/stack_num_reg_0_31_6_6_i_37_n_0
    SLICE_X44Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.745 r  calculator/stack_num_reg_0_31_7_7_i_32/CO[3]
                         net (fo=1, routed)           0.000    53.745    calculator/stack_num_reg_0_31_7_7_i_32_n_0
    SLICE_X44Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.859 r  calculator/stack_num_reg_0_31_8_8_i_32/CO[3]
                         net (fo=1, routed)           0.000    53.859    calculator/stack_num_reg_0_31_8_8_i_32_n_0
    SLICE_X44Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.973 r  calculator/stack_num_reg_0_31_9_9_i_22/CO[3]
                         net (fo=1, routed)           0.000    53.973    calculator/stack_num_reg_0_31_9_9_i_22_n_0
    SLICE_X44Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.087 r  calculator/stack_num_reg_0_31_10_10_i_17/CO[3]
                         net (fo=1, routed)           0.000    54.087    calculator/stack_num_reg_0_31_10_10_i_17_n_0
    SLICE_X44Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.201 r  calculator/stack_num_reg_0_31_11_11_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.201    calculator/stack_num_reg_0_31_11_11_i_12_n_0
    SLICE_X44Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.315 r  calculator/stack_num_reg_0_31_12_12_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.315    calculator/stack_num_reg_0_31_12_12_i_12_n_0
    SLICE_X44Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.429 r  calculator/stack_num_reg_0_31_13_13_i_4/CO[3]
                         net (fo=1, routed)           0.000    54.429    calculator/stack_num_reg_0_31_13_13_i_4_n_0
    SLICE_X44Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.586 r  calculator/stack_num_reg_0_31_14_14_i_3/CO[1]
                         net (fo=36, routed)          0.842    55.428    calculator/stack_num_reg_0_31_14_14_i_3_n_2
    SLICE_X47Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    56.213 r  calculator/stack_num_reg_0_31_5_5_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.213    calculator/stack_num_reg_0_31_5_5_i_37_n_0
    SLICE_X47Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.327 r  calculator/stack_num_reg_0_31_6_6_i_32/CO[3]
                         net (fo=1, routed)           0.000    56.327    calculator/stack_num_reg_0_31_6_6_i_32_n_0
    SLICE_X47Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.441 r  calculator/stack_num_reg_0_31_7_7_i_27/CO[3]
                         net (fo=1, routed)           0.000    56.441    calculator/stack_num_reg_0_31_7_7_i_27_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.555 r  calculator/stack_num_reg_0_31_8_8_i_27/CO[3]
                         net (fo=1, routed)           0.000    56.555    calculator/stack_num_reg_0_31_8_8_i_27_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.669 r  calculator/stack_num_reg_0_31_9_9_i_17/CO[3]
                         net (fo=1, routed)           0.000    56.669    calculator/stack_num_reg_0_31_9_9_i_17_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.783 r  calculator/stack_num_reg_0_31_10_10_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.783    calculator/stack_num_reg_0_31_10_10_i_12_n_0
    SLICE_X47Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.897 r  calculator/stack_num_reg_0_31_11_11_i_7/CO[3]
                         net (fo=1, routed)           0.000    56.897    calculator/stack_num_reg_0_31_11_11_i_7_n_0
    SLICE_X47Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.011 r  calculator/stack_num_reg_0_31_12_12_i_9/CO[3]
                         net (fo=1, routed)           0.000    57.011    calculator/stack_num_reg_0_31_12_12_i_9_n_0
    SLICE_X47Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.168 r  calculator/stack_num_reg_0_31_13_13_i_3/CO[1]
                         net (fo=36, routed)          0.599    57.767    calculator/stack_num_reg_0_31_13_13_i_3_n_2
    SLICE_X48Y120        LUT3 (Prop_lut3_I0_O)        0.329    58.096 r  calculator/stack_num_reg_0_31_4_4_i_49/O
                         net (fo=1, routed)           0.000    58.096    calculator/stack_num_reg_0_31_4_4_i_49_n_0
    SLICE_X48Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.646 r  calculator/stack_num_reg_0_31_4_4_i_42/CO[3]
                         net (fo=1, routed)           0.000    58.646    calculator/stack_num_reg_0_31_4_4_i_42_n_0
    SLICE_X48Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.760 r  calculator/stack_num_reg_0_31_5_5_i_32/CO[3]
                         net (fo=1, routed)           0.000    58.760    calculator/stack_num_reg_0_31_5_5_i_32_n_0
    SLICE_X48Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.874 r  calculator/stack_num_reg_0_31_6_6_i_27/CO[3]
                         net (fo=1, routed)           0.000    58.874    calculator/stack_num_reg_0_31_6_6_i_27_n_0
    SLICE_X48Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.988 r  calculator/stack_num_reg_0_31_7_7_i_22/CO[3]
                         net (fo=1, routed)           0.000    58.988    calculator/stack_num_reg_0_31_7_7_i_22_n_0
    SLICE_X48Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.102 r  calculator/stack_num_reg_0_31_8_8_i_22/CO[3]
                         net (fo=1, routed)           0.009    59.111    calculator/stack_num_reg_0_31_8_8_i_22_n_0
    SLICE_X48Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.225 r  calculator/stack_num_reg_0_31_9_9_i_12/CO[3]
                         net (fo=1, routed)           0.000    59.225    calculator/stack_num_reg_0_31_9_9_i_12_n_0
    SLICE_X48Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.339 r  calculator/stack_num_reg_0_31_10_10_i_7/CO[3]
                         net (fo=1, routed)           0.000    59.339    calculator/stack_num_reg_0_31_10_10_i_7_n_0
    SLICE_X48Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.453 r  calculator/stack_num_reg_0_31_11_11_i_4/CO[3]
                         net (fo=1, routed)           0.000    59.453    calculator/stack_num_reg_0_31_11_11_i_4_n_0
    SLICE_X48Y128        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.610 r  calculator/stack_num_reg_0_31_12_12_i_4/CO[1]
                         net (fo=36, routed)          0.818    60.429    calculator/stack_num_reg_0_31_12_12_i_4_n_2
    SLICE_X47Y125        LUT3 (Prop_lut3_I0_O)        0.329    60.758 r  calculator/stack_num_reg_0_31_3_3_i_44/O
                         net (fo=1, routed)           0.000    60.758    calculator/stack_num_reg_0_31_3_3_i_44_n_0
    SLICE_X47Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.308 r  calculator/stack_num_reg_0_31_3_3_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.308    calculator/stack_num_reg_0_31_3_3_i_37_n_0
    SLICE_X47Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.422 r  calculator/stack_num_reg_0_31_4_4_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.422    calculator/stack_num_reg_0_31_4_4_i_37_n_0
    SLICE_X47Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.536 r  calculator/stack_num_reg_0_31_5_5_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.536    calculator/stack_num_reg_0_31_5_5_i_27_n_0
    SLICE_X47Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.650 r  calculator/stack_num_reg_0_31_6_6_i_22/CO[3]
                         net (fo=1, routed)           0.000    61.650    calculator/stack_num_reg_0_31_6_6_i_22_n_0
    SLICE_X47Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.764 r  calculator/stack_num_reg_0_31_7_7_i_17/CO[3]
                         net (fo=1, routed)           0.000    61.764    calculator/stack_num_reg_0_31_7_7_i_17_n_0
    SLICE_X47Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.878 r  calculator/stack_num_reg_0_31_8_8_i_17/CO[3]
                         net (fo=1, routed)           0.000    61.878    calculator/stack_num_reg_0_31_8_8_i_17_n_0
    SLICE_X47Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.992 r  calculator/stack_num_reg_0_31_9_9_i_7/CO[3]
                         net (fo=1, routed)           0.000    61.992    calculator/stack_num_reg_0_31_9_9_i_7_n_0
    SLICE_X47Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.106 r  calculator/stack_num_reg_0_31_10_10_i_4/CO[3]
                         net (fo=1, routed)           0.000    62.106    calculator/stack_num_reg_0_31_10_10_i_4_n_0
    SLICE_X47Y133        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.263 r  calculator/stack_num_reg_0_31_11_11_i_3/CO[1]
                         net (fo=36, routed)          0.858    63.120    calculator/stack_num_reg_0_31_11_11_i_3_n_2
    SLICE_X48Y131        LUT3 (Prop_lut3_I0_O)        0.329    63.449 r  calculator/stack_num_reg_0_31_2_2_i_44/O
                         net (fo=1, routed)           0.000    63.449    calculator/stack_num_reg_0_31_2_2_i_44_n_0
    SLICE_X48Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.999 r  calculator/stack_num_reg_0_31_2_2_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.999    calculator/stack_num_reg_0_31_2_2_i_37_n_0
    SLICE_X48Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.113 r  calculator/stack_num_reg_0_31_3_3_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.113    calculator/stack_num_reg_0_31_3_3_i_32_n_0
    SLICE_X48Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.227 r  calculator/stack_num_reg_0_31_4_4_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.227    calculator/stack_num_reg_0_31_4_4_i_32_n_0
    SLICE_X48Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.341 r  calculator/stack_num_reg_0_31_5_5_i_22/CO[3]
                         net (fo=1, routed)           0.000    64.341    calculator/stack_num_reg_0_31_5_5_i_22_n_0
    SLICE_X48Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.455 r  calculator/stack_num_reg_0_31_6_6_i_17/CO[3]
                         net (fo=1, routed)           0.000    64.455    calculator/stack_num_reg_0_31_6_6_i_17_n_0
    SLICE_X48Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.569 r  calculator/stack_num_reg_0_31_7_7_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.569    calculator/stack_num_reg_0_31_7_7_i_12_n_0
    SLICE_X48Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.683 r  calculator/stack_num_reg_0_31_8_8_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.683    calculator/stack_num_reg_0_31_8_8_i_12_n_0
    SLICE_X48Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.797 r  calculator/stack_num_reg_0_31_9_9_i_4/CO[3]
                         net (fo=1, routed)           0.000    64.797    calculator/stack_num_reg_0_31_9_9_i_4_n_0
    SLICE_X48Y139        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.954 r  calculator/stack_num_reg_0_31_10_10_i_3/CO[1]
                         net (fo=36, routed)          0.711    65.666    calculator/stack_num_reg_0_31_10_10_i_3_n_2
    SLICE_X49Y136        LUT3 (Prop_lut3_I0_O)        0.329    65.995 r  calculator/stack_num_reg_0_31_1_1_i_44/O
                         net (fo=1, routed)           0.000    65.995    calculator/stack_num_reg_0_31_1_1_i_44_n_0
    SLICE_X49Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.545 r  calculator/stack_num_reg_0_31_1_1_i_37/CO[3]
                         net (fo=1, routed)           0.000    66.545    calculator/stack_num_reg_0_31_1_1_i_37_n_0
    SLICE_X49Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.659 r  calculator/stack_num_reg_0_31_2_2_i_32/CO[3]
                         net (fo=1, routed)           0.000    66.659    calculator/stack_num_reg_0_31_2_2_i_32_n_0
    SLICE_X49Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.773 r  calculator/stack_num_reg_0_31_3_3_i_27/CO[3]
                         net (fo=1, routed)           0.000    66.773    calculator/stack_num_reg_0_31_3_3_i_27_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.887 r  calculator/stack_num_reg_0_31_4_4_i_27/CO[3]
                         net (fo=1, routed)           0.000    66.887    calculator/stack_num_reg_0_31_4_4_i_27_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.001 r  calculator/stack_num_reg_0_31_5_5_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.001    calculator/stack_num_reg_0_31_5_5_i_17_n_0
    SLICE_X49Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.115 r  calculator/stack_num_reg_0_31_6_6_i_12/CO[3]
                         net (fo=1, routed)           0.000    67.115    calculator/stack_num_reg_0_31_6_6_i_12_n_0
    SLICE_X49Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.229 r  calculator/stack_num_reg_0_31_7_7_i_7/CO[3]
                         net (fo=1, routed)           0.000    67.229    calculator/stack_num_reg_0_31_7_7_i_7_n_0
    SLICE_X49Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.343 r  calculator/stack_num_reg_0_31_8_8_i_9/CO[3]
                         net (fo=1, routed)           0.000    67.343    calculator/stack_num_reg_0_31_8_8_i_9_n_0
    SLICE_X49Y144        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.500 r  calculator/stack_num_reg_0_31_9_9_i_3/CO[1]
                         net (fo=36, routed)          0.783    68.282    calculator/stack_num_reg_0_31_9_9_i_3_n_2
    SLICE_X47Y142        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    69.067 r  calculator/stack_num_reg_0_31_0_0_i_196/CO[3]
                         net (fo=1, routed)           0.000    69.067    calculator/stack_num_reg_0_31_0_0_i_196_n_0
    SLICE_X47Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.181 r  calculator/stack_num_reg_0_31_1_1_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.181    calculator/stack_num_reg_0_31_1_1_i_32_n_0
    SLICE_X47Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.295 r  calculator/stack_num_reg_0_31_2_2_i_27/CO[3]
                         net (fo=1, routed)           0.000    69.295    calculator/stack_num_reg_0_31_2_2_i_27_n_0
    SLICE_X47Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.409 r  calculator/stack_num_reg_0_31_3_3_i_22/CO[3]
                         net (fo=1, routed)           0.000    69.409    calculator/stack_num_reg_0_31_3_3_i_22_n_0
    SLICE_X47Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.523 r  calculator/stack_num_reg_0_31_4_4_i_22/CO[3]
                         net (fo=1, routed)           0.000    69.523    calculator/stack_num_reg_0_31_4_4_i_22_n_0
    SLICE_X47Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.637 r  calculator/stack_num_reg_0_31_5_5_i_12/CO[3]
                         net (fo=1, routed)           0.000    69.637    calculator/stack_num_reg_0_31_5_5_i_12_n_0
    SLICE_X47Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.751 r  calculator/stack_num_reg_0_31_6_6_i_7/CO[3]
                         net (fo=1, routed)           0.000    69.751    calculator/stack_num_reg_0_31_6_6_i_7_n_0
    SLICE_X47Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.865 r  calculator/stack_num_reg_0_31_7_7_i_4/CO[3]
                         net (fo=1, routed)           0.001    69.866    calculator/stack_num_reg_0_31_7_7_i_4_n_0
    SLICE_X47Y150        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.023 r  calculator/stack_num_reg_0_31_8_8_i_4/CO[1]
                         net (fo=36, routed)          0.737    70.760    calculator/stack_num_reg_0_31_8_8_i_4_n_2
    SLICE_X48Y148        LUT3 (Prop_lut3_I0_O)        0.329    71.089 r  calculator/stack_num_reg_0_31_0_0_i_224/O
                         net (fo=1, routed)           0.000    71.089    calculator/stack_num_reg_0_31_0_0_i_224_n_0
    SLICE_X48Y148        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.639 r  calculator/stack_num_reg_0_31_0_0_i_191/CO[3]
                         net (fo=1, routed)           0.000    71.639    calculator/stack_num_reg_0_31_0_0_i_191_n_0
    SLICE_X48Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.753 r  calculator/stack_num_reg_0_31_0_0_i_155/CO[3]
                         net (fo=1, routed)           0.001    71.754    calculator/stack_num_reg_0_31_0_0_i_155_n_0
    SLICE_X48Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.868 r  calculator/stack_num_reg_0_31_1_1_i_27/CO[3]
                         net (fo=1, routed)           0.000    71.868    calculator/stack_num_reg_0_31_1_1_i_27_n_0
    SLICE_X48Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.982 r  calculator/stack_num_reg_0_31_2_2_i_22/CO[3]
                         net (fo=1, routed)           0.000    71.982    calculator/stack_num_reg_0_31_2_2_i_22_n_0
    SLICE_X48Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.096 r  calculator/stack_num_reg_0_31_3_3_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.096    calculator/stack_num_reg_0_31_3_3_i_17_n_0
    SLICE_X48Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.210 r  calculator/stack_num_reg_0_31_4_4_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.210    calculator/stack_num_reg_0_31_4_4_i_17_n_0
    SLICE_X48Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.324 r  calculator/stack_num_reg_0_31_5_5_i_7/CO[3]
                         net (fo=1, routed)           0.000    72.324    calculator/stack_num_reg_0_31_5_5_i_7_n_0
    SLICE_X48Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.438 r  calculator/stack_num_reg_0_31_6_6_i_4/CO[3]
                         net (fo=1, routed)           0.000    72.438    calculator/stack_num_reg_0_31_6_6_i_4_n_0
    SLICE_X48Y156        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.595 r  calculator/stack_num_reg_0_31_7_7_i_3/CO[1]
                         net (fo=36, routed)          0.592    73.186    calculator/stack_num_reg_0_31_7_7_i_3_n_2
    SLICE_X49Y154        LUT3 (Prop_lut3_I0_O)        0.329    73.515 r  calculator/stack_num_reg_0_31_0_0_i_221/O
                         net (fo=1, routed)           0.000    73.515    calculator/stack_num_reg_0_31_0_0_i_221_n_0
    SLICE_X49Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.065 r  calculator/stack_num_reg_0_31_0_0_i_186/CO[3]
                         net (fo=1, routed)           0.000    74.065    calculator/stack_num_reg_0_31_0_0_i_186_n_0
    SLICE_X49Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.179 r  calculator/stack_num_reg_0_31_0_0_i_150/CO[3]
                         net (fo=1, routed)           0.000    74.179    calculator/stack_num_reg_0_31_0_0_i_150_n_0
    SLICE_X49Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.293 r  calculator/stack_num_reg_0_31_0_0_i_119/CO[3]
                         net (fo=1, routed)           0.000    74.293    calculator/stack_num_reg_0_31_0_0_i_119_n_0
    SLICE_X49Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.407 r  calculator/stack_num_reg_0_31_1_1_i_22/CO[3]
                         net (fo=1, routed)           0.000    74.407    calculator/stack_num_reg_0_31_1_1_i_22_n_0
    SLICE_X49Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.521 r  calculator/stack_num_reg_0_31_2_2_i_17/CO[3]
                         net (fo=1, routed)           0.000    74.521    calculator/stack_num_reg_0_31_2_2_i_17_n_0
    SLICE_X49Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.635 r  calculator/stack_num_reg_0_31_3_3_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.635    calculator/stack_num_reg_0_31_3_3_i_12_n_0
    SLICE_X49Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.749 r  calculator/stack_num_reg_0_31_4_4_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.749    calculator/stack_num_reg_0_31_4_4_i_12_n_0
    SLICE_X49Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.863 r  calculator/stack_num_reg_0_31_5_5_i_4/CO[3]
                         net (fo=1, routed)           0.000    74.863    calculator/stack_num_reg_0_31_5_5_i_4_n_0
    SLICE_X49Y162        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.020 r  calculator/stack_num_reg_0_31_6_6_i_3/CO[1]
                         net (fo=36, routed)          1.000    76.020    calculator/stack_num_reg_0_31_6_6_i_3_n_2
    SLICE_X48Y157        LUT3 (Prop_lut3_I0_O)        0.329    76.349 r  calculator/stack_num_reg_0_31_0_0_i_218/O
                         net (fo=1, routed)           0.000    76.349    calculator/stack_num_reg_0_31_0_0_i_218_n_0
    SLICE_X48Y157        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.899 r  calculator/stack_num_reg_0_31_0_0_i_181/CO[3]
                         net (fo=1, routed)           0.000    76.899    calculator/stack_num_reg_0_31_0_0_i_181_n_0
    SLICE_X48Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.013 r  calculator/stack_num_reg_0_31_0_0_i_145/CO[3]
                         net (fo=1, routed)           0.000    77.013    calculator/stack_num_reg_0_31_0_0_i_145_n_0
    SLICE_X48Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.127 r  calculator/stack_num_reg_0_31_0_0_i_114/CO[3]
                         net (fo=1, routed)           0.000    77.127    calculator/stack_num_reg_0_31_0_0_i_114_n_0
    SLICE_X48Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.241 r  calculator/stack_num_reg_0_31_0_0_i_88/CO[3]
                         net (fo=1, routed)           0.000    77.241    calculator/stack_num_reg_0_31_0_0_i_88_n_0
    SLICE_X48Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.355 r  calculator/stack_num_reg_0_31_1_1_i_17/CO[3]
                         net (fo=1, routed)           0.000    77.355    calculator/stack_num_reg_0_31_1_1_i_17_n_0
    SLICE_X48Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.469 r  calculator/stack_num_reg_0_31_2_2_i_12/CO[3]
                         net (fo=1, routed)           0.000    77.469    calculator/stack_num_reg_0_31_2_2_i_12_n_0
    SLICE_X48Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.583 r  calculator/stack_num_reg_0_31_3_3_i_7/CO[3]
                         net (fo=1, routed)           0.000    77.583    calculator/stack_num_reg_0_31_3_3_i_7_n_0
    SLICE_X48Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.697 r  calculator/stack_num_reg_0_31_4_4_i_9/CO[3]
                         net (fo=1, routed)           0.000    77.697    calculator/stack_num_reg_0_31_4_4_i_9_n_0
    SLICE_X48Y165        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.854 r  calculator/stack_num_reg_0_31_5_5_i_3/CO[1]
                         net (fo=36, routed)          0.835    78.689    calculator/stack_num_reg_0_31_5_5_i_3_n_2
    SLICE_X50Y162        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    79.489 r  calculator/stack_num_reg_0_31_0_0_i_176/CO[3]
                         net (fo=1, routed)           0.000    79.489    calculator/stack_num_reg_0_31_0_0_i_176_n_0
    SLICE_X50Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.606 r  calculator/stack_num_reg_0_31_0_0_i_140/CO[3]
                         net (fo=1, routed)           0.000    79.606    calculator/stack_num_reg_0_31_0_0_i_140_n_0
    SLICE_X50Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.723 r  calculator/stack_num_reg_0_31_0_0_i_109/CO[3]
                         net (fo=1, routed)           0.000    79.723    calculator/stack_num_reg_0_31_0_0_i_109_n_0
    SLICE_X50Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.840 r  calculator/stack_num_reg_0_31_0_0_i_83/CO[3]
                         net (fo=1, routed)           0.000    79.840    calculator/stack_num_reg_0_31_0_0_i_83_n_0
    SLICE_X50Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.957 r  calculator/stack_num_reg_0_31_0_0_i_62/CO[3]
                         net (fo=1, routed)           0.000    79.957    calculator/stack_num_reg_0_31_0_0_i_62_n_0
    SLICE_X50Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.074 r  calculator/stack_num_reg_0_31_1_1_i_12/CO[3]
                         net (fo=1, routed)           0.000    80.074    calculator/stack_num_reg_0_31_1_1_i_12_n_0
    SLICE_X50Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.191 r  calculator/stack_num_reg_0_31_2_2_i_7/CO[3]
                         net (fo=1, routed)           0.000    80.191    calculator/stack_num_reg_0_31_2_2_i_7_n_0
    SLICE_X50Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.308 r  calculator/stack_num_reg_0_31_3_3_i_4/CO[3]
                         net (fo=1, routed)           0.000    80.308    calculator/stack_num_reg_0_31_3_3_i_4_n_0
    SLICE_X50Y170        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.465 r  calculator/stack_num_reg_0_31_4_4_i_4/CO[1]
                         net (fo=36, routed)          1.949    82.414    calculator/stack_num_reg_0_31_4_4_i_4_n_2
    SLICE_X51Y113        LUT5 (Prop_lut5_I4_O)        0.332    82.746 r  calculator/stack_num_reg_0_31_4_4_i_1/O
                         net (fo=2, routed)           0.344    83.090    calculator/stack_num_reg_0_31_4_4/D
    SLICE_X46Y113        RAMD32                                       r  calculator/stack_num_reg_0_31_4_4/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    B8                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464    11.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.492    15.244    calculator/stack_num_reg_0_31_4_4/WCLK
    SLICE_X46Y113        RAMD32                                       r  calculator/stack_num_reg_0_31_4_4/DP/CLK
                         clock pessimism              0.195    15.440    
                         clock uncertainty           -0.035    15.404    
    SLICE_X46Y113        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.407    14.997    calculator/stack_num_reg_0_31_4_4/DP
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                         -83.090    
  -------------------------------------------------------------------
                         slack                                -68.093    

Slack (VIOLATED) :        -67.871ns  (required time - arrival time)
  Source:                 calculator/a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calculator/stack_num_reg_0_31_4_4/SP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        77.512ns  (logic 51.088ns (65.910%)  route 26.424ns (34.090%))
  Logic Levels:           272  (CARRY4=249 LUT2=1 LUT3=21 LUT5=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.244ns = ( 15.244 - 10.000 ) 
    Source Clock Delay      (SCD):    5.578ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.630     5.578    calculator/clk_IBUF_BUFG
    SLICE_X47Y62         FDRE                                         r  calculator/a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDRE (Prop_fdre_C_Q)         0.456     6.034 r  calculator/a_reg[0]/Q
                         net (fo=13, routed)          0.503     6.537    calculator/a[0]
    SLICE_X46Y62         LUT2 (Prop_lut2_I0_O)        0.124     6.661 r  calculator/stack_num_reg_0_31_23_23_i_45/O
                         net (fo=1, routed)           0.000     6.661    calculator/stack_num_reg_0_31_23_23_i_45_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.174 r  calculator/stack_num_reg_0_31_23_23_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.174    calculator/stack_num_reg_0_31_23_23_i_37_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.291 r  calculator/stack_num_reg_0_31_24_24_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.291    calculator/stack_num_reg_0_31_24_24_i_42_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.408 r  calculator/stack_num_reg_0_31_25_25_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.408    calculator/stack_num_reg_0_31_25_25_i_27_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.525 r  calculator/stack_num_reg_0_31_26_26_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.525    calculator/stack_num_reg_0_31_26_26_i_22_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.642 r  calculator/stack_num_reg_0_31_27_27_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.642    calculator/stack_num_reg_0_31_27_27_i_17_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.759 r  calculator/stack_num_reg_0_31_28_28_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.759    calculator/stack_num_reg_0_31_28_28_i_22_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.876 r  calculator/stack_num_reg_0_31_29_29_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.876    calculator/stack_num_reg_0_31_29_29_i_7_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.993 r  calculator/stack_num_reg_0_31_30_30_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.993    calculator/stack_num_reg_0_31_30_30_i_4_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.247 r  calculator/stack_num_reg_0_31_31_31_i_3/CO[0]
                         net (fo=36, routed)          0.973     9.220    calculator/stack_num_reg_0_31_31_31_i_3_n_3
    SLICE_X45Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    10.043 r  calculator/stack_num_reg_0_31_22_22_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.043    calculator/stack_num_reg_0_31_22_22_i_37_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.157 r  calculator/stack_num_reg_0_31_23_23_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.157    calculator/stack_num_reg_0_31_23_23_i_32_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.271 r  calculator/stack_num_reg_0_31_24_24_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.271    calculator/stack_num_reg_0_31_24_24_i_37_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.385 r  calculator/stack_num_reg_0_31_25_25_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.385    calculator/stack_num_reg_0_31_25_25_i_22_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.499 r  calculator/stack_num_reg_0_31_26_26_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.499    calculator/stack_num_reg_0_31_26_26_i_17_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.613 r  calculator/stack_num_reg_0_31_27_27_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.613    calculator/stack_num_reg_0_31_27_27_i_12_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.727 r  calculator/stack_num_reg_0_31_28_28_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.727    calculator/stack_num_reg_0_31_28_28_i_17_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.841 r  calculator/stack_num_reg_0_31_29_29_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.841    calculator/stack_num_reg_0_31_29_29_i_4_n_0
    SLICE_X45Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.998 r  calculator/stack_num_reg_0_31_30_30_i_3/CO[1]
                         net (fo=36, routed)          0.933    11.932    calculator/stack_num_reg_0_31_30_30_i_3_n_2
    SLICE_X44Y61         LUT3 (Prop_lut3_I0_O)        0.329    12.261 r  calculator/stack_num_reg_0_31_21_21_i_44/O
                         net (fo=1, routed)           0.000    12.261    calculator/stack_num_reg_0_31_21_21_i_44_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.811 r  calculator/stack_num_reg_0_31_21_21_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.811    calculator/stack_num_reg_0_31_21_21_i_37_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.925 r  calculator/stack_num_reg_0_31_22_22_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.925    calculator/stack_num_reg_0_31_22_22_i_32_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.039 r  calculator/stack_num_reg_0_31_23_23_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.039    calculator/stack_num_reg_0_31_23_23_i_27_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.153 r  calculator/stack_num_reg_0_31_24_24_i_32/CO[3]
                         net (fo=1, routed)           0.000    13.153    calculator/stack_num_reg_0_31_24_24_i_32_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.267 r  calculator/stack_num_reg_0_31_25_25_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.267    calculator/stack_num_reg_0_31_25_25_i_17_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.381 r  calculator/stack_num_reg_0_31_26_26_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.381    calculator/stack_num_reg_0_31_26_26_i_12_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.495 r  calculator/stack_num_reg_0_31_27_27_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.495    calculator/stack_num_reg_0_31_27_27_i_7_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.609 r  calculator/stack_num_reg_0_31_28_28_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.609    calculator/stack_num_reg_0_31_28_28_i_10_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.766 r  calculator/stack_num_reg_0_31_29_29_i_3/CO[1]
                         net (fo=36, routed)          0.932    14.698    calculator/stack_num_reg_0_31_29_29_i_3_n_2
    SLICE_X43Y64         LUT3 (Prop_lut3_I0_O)        0.329    15.027 r  calculator/stack_num_reg_0_31_21_21_i_40/O
                         net (fo=1, routed)           0.000    15.027    calculator/stack_num_reg_0_31_21_21_i_40_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.577 r  calculator/stack_num_reg_0_31_21_21_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.577    calculator/stack_num_reg_0_31_21_21_i_32_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.691 r  calculator/stack_num_reg_0_31_22_22_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.691    calculator/stack_num_reg_0_31_22_22_i_27_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.805 r  calculator/stack_num_reg_0_31_23_23_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.805    calculator/stack_num_reg_0_31_23_23_i_22_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.919 r  calculator/stack_num_reg_0_31_24_24_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.919    calculator/stack_num_reg_0_31_24_24_i_27_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.033 r  calculator/stack_num_reg_0_31_25_25_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.033    calculator/stack_num_reg_0_31_25_25_i_12_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.147 r  calculator/stack_num_reg_0_31_26_26_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.147    calculator/stack_num_reg_0_31_26_26_i_7_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.261 r  calculator/stack_num_reg_0_31_27_27_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.261    calculator/stack_num_reg_0_31_27_27_i_4_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.418 r  calculator/stack_num_reg_0_31_28_28_i_4/CO[1]
                         net (fo=36, routed)          1.173    17.591    calculator/stack_num_reg_0_31_28_28_i_4_n_2
    SLICE_X48Y63         LUT3 (Prop_lut3_I0_O)        0.329    17.920 r  calculator/stack_num_reg_0_31_19_19_i_43/O
                         net (fo=1, routed)           0.000    17.920    calculator/stack_num_reg_0_31_19_19_i_43_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.318 r  calculator/stack_num_reg_0_31_19_19_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.318    calculator/stack_num_reg_0_31_19_19_i_37_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.432 r  calculator/stack_num_reg_0_31_20_20_i_42/CO[3]
                         net (fo=1, routed)           0.000    18.432    calculator/stack_num_reg_0_31_20_20_i_42_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.546 r  calculator/stack_num_reg_0_31_21_21_i_27/CO[3]
                         net (fo=1, routed)           0.000    18.546    calculator/stack_num_reg_0_31_21_21_i_27_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.660 r  calculator/stack_num_reg_0_31_22_22_i_22/CO[3]
                         net (fo=1, routed)           0.000    18.660    calculator/stack_num_reg_0_31_22_22_i_22_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.774 r  calculator/stack_num_reg_0_31_23_23_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.774    calculator/stack_num_reg_0_31_23_23_i_17_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.888 r  calculator/stack_num_reg_0_31_24_24_i_22/CO[3]
                         net (fo=1, routed)           0.000    18.888    calculator/stack_num_reg_0_31_24_24_i_22_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.002 r  calculator/stack_num_reg_0_31_25_25_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.002    calculator/stack_num_reg_0_31_25_25_i_7_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.116 r  calculator/stack_num_reg_0_31_26_26_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.116    calculator/stack_num_reg_0_31_26_26_i_4_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.273 r  calculator/stack_num_reg_0_31_27_27_i_3/CO[1]
                         net (fo=36, routed)          0.924    20.197    calculator/stack_num_reg_0_31_27_27_i_3_n_2
    SLICE_X49Y64         LUT3 (Prop_lut3_I0_O)        0.329    20.526 r  calculator/stack_num_reg_0_31_18_18_i_44/O
                         net (fo=1, routed)           0.000    20.526    calculator/stack_num_reg_0_31_18_18_i_44_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.076 r  calculator/stack_num_reg_0_31_18_18_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.076    calculator/stack_num_reg_0_31_18_18_i_37_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.190 r  calculator/stack_num_reg_0_31_19_19_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.190    calculator/stack_num_reg_0_31_19_19_i_32_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.304 r  calculator/stack_num_reg_0_31_20_20_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.304    calculator/stack_num_reg_0_31_20_20_i_37_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.418 r  calculator/stack_num_reg_0_31_21_21_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.418    calculator/stack_num_reg_0_31_21_21_i_22_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.532 r  calculator/stack_num_reg_0_31_22_22_i_17/CO[3]
                         net (fo=1, routed)           0.000    21.532    calculator/stack_num_reg_0_31_22_22_i_17_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.646 r  calculator/stack_num_reg_0_31_23_23_i_12/CO[3]
                         net (fo=1, routed)           0.000    21.646    calculator/stack_num_reg_0_31_23_23_i_12_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.760 r  calculator/stack_num_reg_0_31_24_24_i_17/CO[3]
                         net (fo=1, routed)           0.000    21.760    calculator/stack_num_reg_0_31_24_24_i_17_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.874 r  calculator/stack_num_reg_0_31_25_25_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.874    calculator/stack_num_reg_0_31_25_25_i_4_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.031 r  calculator/stack_num_reg_0_31_26_26_i_3/CO[1]
                         net (fo=36, routed)          0.996    23.027    calculator/stack_num_reg_0_31_26_26_i_3_n_2
    SLICE_X50Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    23.827 r  calculator/stack_num_reg_0_31_17_17_i_37/CO[3]
                         net (fo=1, routed)           0.000    23.827    calculator/stack_num_reg_0_31_17_17_i_37_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.944 r  calculator/stack_num_reg_0_31_18_18_i_32/CO[3]
                         net (fo=1, routed)           0.000    23.944    calculator/stack_num_reg_0_31_18_18_i_32_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.061 r  calculator/stack_num_reg_0_31_19_19_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.061    calculator/stack_num_reg_0_31_19_19_i_27_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.178 r  calculator/stack_num_reg_0_31_20_20_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.178    calculator/stack_num_reg_0_31_20_20_i_32_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.295 r  calculator/stack_num_reg_0_31_21_21_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.295    calculator/stack_num_reg_0_31_21_21_i_17_n_0
    SLICE_X50Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.412 r  calculator/stack_num_reg_0_31_22_22_i_12/CO[3]
                         net (fo=1, routed)           0.000    24.412    calculator/stack_num_reg_0_31_22_22_i_12_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.529 r  calculator/stack_num_reg_0_31_23_23_i_7/CO[3]
                         net (fo=1, routed)           0.000    24.529    calculator/stack_num_reg_0_31_23_23_i_7_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.646 r  calculator/stack_num_reg_0_31_24_24_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.646    calculator/stack_num_reg_0_31_24_24_i_10_n_0
    SLICE_X50Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.803 r  calculator/stack_num_reg_0_31_25_25_i_3/CO[1]
                         net (fo=36, routed)          1.016    25.820    calculator/stack_num_reg_0_31_25_25_i_3_n_2
    SLICE_X47Y64         LUT3 (Prop_lut3_I0_O)        0.332    26.152 r  calculator/stack_num_reg_0_31_16_16_i_53/O
                         net (fo=1, routed)           0.000    26.152    calculator/stack_num_reg_0_31_16_16_i_53_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.702 r  calculator/stack_num_reg_0_31_16_16_i_46/CO[3]
                         net (fo=1, routed)           0.000    26.702    calculator/stack_num_reg_0_31_16_16_i_46_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.816 r  calculator/stack_num_reg_0_31_17_17_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.816    calculator/stack_num_reg_0_31_17_17_i_32_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.930 r  calculator/stack_num_reg_0_31_18_18_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.930    calculator/stack_num_reg_0_31_18_18_i_27_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.044 r  calculator/stack_num_reg_0_31_19_19_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.044    calculator/stack_num_reg_0_31_19_19_i_22_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.158 r  calculator/stack_num_reg_0_31_20_20_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.158    calculator/stack_num_reg_0_31_20_20_i_27_n_0
    SLICE_X47Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.272 r  calculator/stack_num_reg_0_31_21_21_i_12/CO[3]
                         net (fo=1, routed)           0.000    27.272    calculator/stack_num_reg_0_31_21_21_i_12_n_0
    SLICE_X47Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.386 r  calculator/stack_num_reg_0_31_22_22_i_7/CO[3]
                         net (fo=1, routed)           0.000    27.386    calculator/stack_num_reg_0_31_22_22_i_7_n_0
    SLICE_X47Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.500 r  calculator/stack_num_reg_0_31_23_23_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.500    calculator/stack_num_reg_0_31_23_23_i_4_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.657 r  calculator/stack_num_reg_0_31_24_24_i_4/CO[1]
                         net (fo=36, routed)          0.962    28.619    calculator/stack_num_reg_0_31_24_24_i_4_n_2
    SLICE_X41Y63         LUT3 (Prop_lut3_I0_O)        0.329    28.948 r  calculator/stack_num_reg_0_31_15_15_i_44/O
                         net (fo=1, routed)           0.000    28.948    calculator/stack_num_reg_0_31_15_15_i_44_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.498 r  calculator/stack_num_reg_0_31_15_15_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.498    calculator/stack_num_reg_0_31_15_15_i_37_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.612 r  calculator/stack_num_reg_0_31_16_16_i_41/CO[3]
                         net (fo=1, routed)           0.000    29.612    calculator/stack_num_reg_0_31_16_16_i_41_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.726 r  calculator/stack_num_reg_0_31_17_17_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.726    calculator/stack_num_reg_0_31_17_17_i_27_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.840 r  calculator/stack_num_reg_0_31_18_18_i_22/CO[3]
                         net (fo=1, routed)           0.000    29.840    calculator/stack_num_reg_0_31_18_18_i_22_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.954 r  calculator/stack_num_reg_0_31_19_19_i_17/CO[3]
                         net (fo=1, routed)           0.000    29.954    calculator/stack_num_reg_0_31_19_19_i_17_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.068 r  calculator/stack_num_reg_0_31_20_20_i_22/CO[3]
                         net (fo=1, routed)           0.000    30.068    calculator/stack_num_reg_0_31_20_20_i_22_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.182 r  calculator/stack_num_reg_0_31_21_21_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.182    calculator/stack_num_reg_0_31_21_21_i_7_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.296 r  calculator/stack_num_reg_0_31_22_22_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.296    calculator/stack_num_reg_0_31_22_22_i_4_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.453 r  calculator/stack_num_reg_0_31_23_23_i_3/CO[1]
                         net (fo=36, routed)          0.913    31.365    calculator/stack_num_reg_0_31_23_23_i_3_n_2
    SLICE_X40Y63         LUT3 (Prop_lut3_I0_O)        0.329    31.694 r  calculator/stack_num_reg_0_31_14_14_i_44/O
                         net (fo=1, routed)           0.000    31.694    calculator/stack_num_reg_0_31_14_14_i_44_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.244 r  calculator/stack_num_reg_0_31_14_14_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.244    calculator/stack_num_reg_0_31_14_14_i_37_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.358 r  calculator/stack_num_reg_0_31_15_15_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.358    calculator/stack_num_reg_0_31_15_15_i_32_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.472 r  calculator/stack_num_reg_0_31_16_16_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.472    calculator/stack_num_reg_0_31_16_16_i_36_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.586 r  calculator/stack_num_reg_0_31_17_17_i_22/CO[3]
                         net (fo=1, routed)           0.000    32.586    calculator/stack_num_reg_0_31_17_17_i_22_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.700 r  calculator/stack_num_reg_0_31_18_18_i_17/CO[3]
                         net (fo=1, routed)           0.000    32.700    calculator/stack_num_reg_0_31_18_18_i_17_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.814 r  calculator/stack_num_reg_0_31_19_19_i_12/CO[3]
                         net (fo=1, routed)           0.000    32.814    calculator/stack_num_reg_0_31_19_19_i_12_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.928 r  calculator/stack_num_reg_0_31_20_20_i_17/CO[3]
                         net (fo=1, routed)           0.000    32.928    calculator/stack_num_reg_0_31_20_20_i_17_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.042 r  calculator/stack_num_reg_0_31_21_21_i_4/CO[3]
                         net (fo=1, routed)           0.000    33.042    calculator/stack_num_reg_0_31_21_21_i_4_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.199 r  calculator/stack_num_reg_0_31_22_22_i_3/CO[1]
                         net (fo=36, routed)          1.011    34.210    calculator/stack_num_reg_0_31_22_22_i_3_n_2
    SLICE_X38Y63         LUT3 (Prop_lut3_I0_O)        0.329    34.539 r  calculator/stack_num_reg_0_31_13_13_i_44/O
                         net (fo=1, routed)           0.000    34.539    calculator/stack_num_reg_0_31_13_13_i_44_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.072 r  calculator/stack_num_reg_0_31_13_13_i_37/CO[3]
                         net (fo=1, routed)           0.000    35.072    calculator/stack_num_reg_0_31_13_13_i_37_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.189 r  calculator/stack_num_reg_0_31_14_14_i_32/CO[3]
                         net (fo=1, routed)           0.000    35.189    calculator/stack_num_reg_0_31_14_14_i_32_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.306 r  calculator/stack_num_reg_0_31_15_15_i_27/CO[3]
                         net (fo=1, routed)           0.000    35.306    calculator/stack_num_reg_0_31_15_15_i_27_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.423 r  calculator/stack_num_reg_0_31_16_16_i_31/CO[3]
                         net (fo=1, routed)           0.000    35.423    calculator/stack_num_reg_0_31_16_16_i_31_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.540 r  calculator/stack_num_reg_0_31_17_17_i_17/CO[3]
                         net (fo=1, routed)           0.000    35.540    calculator/stack_num_reg_0_31_17_17_i_17_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.657 r  calculator/stack_num_reg_0_31_18_18_i_12/CO[3]
                         net (fo=1, routed)           0.000    35.657    calculator/stack_num_reg_0_31_18_18_i_12_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.774 r  calculator/stack_num_reg_0_31_19_19_i_7/CO[3]
                         net (fo=1, routed)           0.000    35.774    calculator/stack_num_reg_0_31_19_19_i_7_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.891 r  calculator/stack_num_reg_0_31_20_20_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.891    calculator/stack_num_reg_0_31_20_20_i_10_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.048 r  calculator/stack_num_reg_0_31_21_21_i_3/CO[1]
                         net (fo=36, routed)          0.849    36.897    calculator/stack_num_reg_0_31_21_21_i_3_n_2
    SLICE_X45Y72         LUT3 (Prop_lut3_I0_O)        0.332    37.229 r  calculator/stack_num_reg_0_31_13_13_i_41/O
                         net (fo=1, routed)           0.000    37.229    calculator/stack_num_reg_0_31_13_13_i_41_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.761 r  calculator/stack_num_reg_0_31_13_13_i_32/CO[3]
                         net (fo=1, routed)           0.000    37.761    calculator/stack_num_reg_0_31_13_13_i_32_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.875 r  calculator/stack_num_reg_0_31_14_14_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.875    calculator/stack_num_reg_0_31_14_14_i_27_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.989 r  calculator/stack_num_reg_0_31_15_15_i_22/CO[3]
                         net (fo=1, routed)           0.009    37.998    calculator/stack_num_reg_0_31_15_15_i_22_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.112 r  calculator/stack_num_reg_0_31_16_16_i_26/CO[3]
                         net (fo=1, routed)           0.000    38.112    calculator/stack_num_reg_0_31_16_16_i_26_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.226 r  calculator/stack_num_reg_0_31_17_17_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.226    calculator/stack_num_reg_0_31_17_17_i_12_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.340 r  calculator/stack_num_reg_0_31_18_18_i_7/CO[3]
                         net (fo=1, routed)           0.000    38.340    calculator/stack_num_reg_0_31_18_18_i_7_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.454 r  calculator/stack_num_reg_0_31_19_19_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.454    calculator/stack_num_reg_0_31_19_19_i_4_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.611 r  calculator/stack_num_reg_0_31_20_20_i_4/CO[1]
                         net (fo=36, routed)          0.817    39.428    calculator/stack_num_reg_0_31_20_20_i_4_n_2
    SLICE_X46Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    40.228 r  calculator/stack_num_reg_0_31_11_11_i_37/CO[3]
                         net (fo=1, routed)           0.000    40.228    calculator/stack_num_reg_0_31_11_11_i_37_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.345 r  calculator/stack_num_reg_0_31_12_12_i_37/CO[3]
                         net (fo=1, routed)           0.000    40.345    calculator/stack_num_reg_0_31_12_12_i_37_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.462 r  calculator/stack_num_reg_0_31_13_13_i_27/CO[3]
                         net (fo=1, routed)           0.000    40.462    calculator/stack_num_reg_0_31_13_13_i_27_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.579 r  calculator/stack_num_reg_0_31_14_14_i_22/CO[3]
                         net (fo=1, routed)           0.000    40.579    calculator/stack_num_reg_0_31_14_14_i_22_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.696 r  calculator/stack_num_reg_0_31_15_15_i_17/CO[3]
                         net (fo=1, routed)           0.000    40.696    calculator/stack_num_reg_0_31_15_15_i_17_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.813 r  calculator/stack_num_reg_0_31_16_16_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.813    calculator/stack_num_reg_0_31_16_16_i_21_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.930 r  calculator/stack_num_reg_0_31_17_17_i_7/CO[3]
                         net (fo=1, routed)           0.000    40.930    calculator/stack_num_reg_0_31_17_17_i_7_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.047 r  calculator/stack_num_reg_0_31_18_18_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.047    calculator/stack_num_reg_0_31_18_18_i_4_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.204 r  calculator/stack_num_reg_0_31_19_19_i_3/CO[1]
                         net (fo=36, routed)          0.853    42.057    calculator/stack_num_reg_0_31_19_19_i_3_n_2
    SLICE_X49Y83         LUT3 (Prop_lut3_I0_O)        0.332    42.389 r  calculator/stack_num_reg_0_31_10_10_i_44/O
                         net (fo=1, routed)           0.000    42.389    calculator/stack_num_reg_0_31_10_10_i_44_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.939 r  calculator/stack_num_reg_0_31_10_10_i_37/CO[3]
                         net (fo=1, routed)           0.000    42.939    calculator/stack_num_reg_0_31_10_10_i_37_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.053 r  calculator/stack_num_reg_0_31_11_11_i_32/CO[3]
                         net (fo=1, routed)           0.000    43.053    calculator/stack_num_reg_0_31_11_11_i_32_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.167 r  calculator/stack_num_reg_0_31_12_12_i_32/CO[3]
                         net (fo=1, routed)           0.000    43.167    calculator/stack_num_reg_0_31_12_12_i_32_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.281 r  calculator/stack_num_reg_0_31_13_13_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.281    calculator/stack_num_reg_0_31_13_13_i_22_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.395 r  calculator/stack_num_reg_0_31_14_14_i_17/CO[3]
                         net (fo=1, routed)           0.000    43.395    calculator/stack_num_reg_0_31_14_14_i_17_n_0
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.509 r  calculator/stack_num_reg_0_31_15_15_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.509    calculator/stack_num_reg_0_31_15_15_i_12_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.623 r  calculator/stack_num_reg_0_31_16_16_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.623    calculator/stack_num_reg_0_31_16_16_i_16_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.737 r  calculator/stack_num_reg_0_31_17_17_i_4/CO[3]
                         net (fo=1, routed)           0.000    43.737    calculator/stack_num_reg_0_31_17_17_i_4_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.894 r  calculator/stack_num_reg_0_31_18_18_i_3/CO[1]
                         net (fo=36, routed)          0.864    44.758    calculator/stack_num_reg_0_31_18_18_i_3_n_2
    SLICE_X46Y89         LUT3 (Prop_lut3_I0_O)        0.329    45.087 r  calculator/stack_num_reg_0_31_9_9_i_44/O
                         net (fo=1, routed)           0.000    45.087    calculator/stack_num_reg_0_31_9_9_i_44_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.620 r  calculator/stack_num_reg_0_31_9_9_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.620    calculator/stack_num_reg_0_31_9_9_i_37_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.737 r  calculator/stack_num_reg_0_31_10_10_i_32/CO[3]
                         net (fo=1, routed)           0.000    45.737    calculator/stack_num_reg_0_31_10_10_i_32_n_0
    SLICE_X46Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.854 r  calculator/stack_num_reg_0_31_11_11_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.854    calculator/stack_num_reg_0_31_11_11_i_27_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.971 r  calculator/stack_num_reg_0_31_12_12_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.971    calculator/stack_num_reg_0_31_12_12_i_27_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.088 r  calculator/stack_num_reg_0_31_13_13_i_17/CO[3]
                         net (fo=1, routed)           0.000    46.088    calculator/stack_num_reg_0_31_13_13_i_17_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.205 r  calculator/stack_num_reg_0_31_14_14_i_12/CO[3]
                         net (fo=1, routed)           0.000    46.205    calculator/stack_num_reg_0_31_14_14_i_12_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.322 r  calculator/stack_num_reg_0_31_15_15_i_7/CO[3]
                         net (fo=1, routed)           0.000    46.322    calculator/stack_num_reg_0_31_15_15_i_7_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.439 r  calculator/stack_num_reg_0_31_16_16_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.439    calculator/stack_num_reg_0_31_16_16_i_10_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.596 r  calculator/stack_num_reg_0_31_17_17_i_3/CO[1]
                         net (fo=36, routed)          0.890    47.485    calculator/stack_num_reg_0_31_17_17_i_3_n_2
    SLICE_X45Y95         LUT3 (Prop_lut3_I0_O)        0.332    47.817 r  calculator/stack_num_reg_0_31_8_8_i_49/O
                         net (fo=1, routed)           0.000    47.817    calculator/stack_num_reg_0_31_8_8_i_49_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.367 r  calculator/stack_num_reg_0_31_8_8_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.367    calculator/stack_num_reg_0_31_8_8_i_42_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.481 r  calculator/stack_num_reg_0_31_9_9_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.481    calculator/stack_num_reg_0_31_9_9_i_32_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.595 r  calculator/stack_num_reg_0_31_10_10_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.595    calculator/stack_num_reg_0_31_10_10_i_27_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.709 r  calculator/stack_num_reg_0_31_11_11_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.709    calculator/stack_num_reg_0_31_11_11_i_22_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.823 r  calculator/stack_num_reg_0_31_12_12_i_22/CO[3]
                         net (fo=1, routed)           0.001    48.824    calculator/stack_num_reg_0_31_12_12_i_22_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.938 r  calculator/stack_num_reg_0_31_13_13_i_12/CO[3]
                         net (fo=1, routed)           0.000    48.938    calculator/stack_num_reg_0_31_13_13_i_12_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.052 r  calculator/stack_num_reg_0_31_14_14_i_7/CO[3]
                         net (fo=1, routed)           0.000    49.052    calculator/stack_num_reg_0_31_14_14_i_7_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.166 r  calculator/stack_num_reg_0_31_15_15_i_4/CO[3]
                         net (fo=1, routed)           0.000    49.166    calculator/stack_num_reg_0_31_15_15_i_4_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.323 r  calculator/stack_num_reg_0_31_16_16_i_4/CO[1]
                         net (fo=36, routed)          0.882    50.205    calculator/stack_num_reg_0_31_16_16_i_4_n_2
    SLICE_X43Y102        LUT3 (Prop_lut3_I0_O)        0.329    50.534 r  calculator/stack_num_reg_0_31_8_8_i_46/O
                         net (fo=1, routed)           0.000    50.534    calculator/stack_num_reg_0_31_8_8_i_46_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    51.066 r  calculator/stack_num_reg_0_31_8_8_i_37/CO[3]
                         net (fo=1, routed)           0.000    51.066    calculator/stack_num_reg_0_31_8_8_i_37_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.180 r  calculator/stack_num_reg_0_31_9_9_i_27/CO[3]
                         net (fo=1, routed)           0.000    51.180    calculator/stack_num_reg_0_31_9_9_i_27_n_0
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.294 r  calculator/stack_num_reg_0_31_10_10_i_22/CO[3]
                         net (fo=1, routed)           0.000    51.294    calculator/stack_num_reg_0_31_10_10_i_22_n_0
    SLICE_X43Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.408 r  calculator/stack_num_reg_0_31_11_11_i_17/CO[3]
                         net (fo=1, routed)           0.000    51.408    calculator/stack_num_reg_0_31_11_11_i_17_n_0
    SLICE_X43Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.522 r  calculator/stack_num_reg_0_31_12_12_i_17/CO[3]
                         net (fo=1, routed)           0.000    51.522    calculator/stack_num_reg_0_31_12_12_i_17_n_0
    SLICE_X43Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.636 r  calculator/stack_num_reg_0_31_13_13_i_7/CO[3]
                         net (fo=1, routed)           0.000    51.636    calculator/stack_num_reg_0_31_13_13_i_7_n_0
    SLICE_X43Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.750 r  calculator/stack_num_reg_0_31_14_14_i_4/CO[3]
                         net (fo=1, routed)           0.000    51.750    calculator/stack_num_reg_0_31_14_14_i_4_n_0
    SLICE_X43Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.907 r  calculator/stack_num_reg_0_31_15_15_i_3/CO[1]
                         net (fo=36, routed)          0.845    52.752    calculator/stack_num_reg_0_31_15_15_i_3_n_2
    SLICE_X44Y107        LUT3 (Prop_lut3_I0_O)        0.329    53.081 r  calculator/stack_num_reg_0_31_6_6_i_44/O
                         net (fo=1, routed)           0.000    53.081    calculator/stack_num_reg_0_31_6_6_i_44_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.631 r  calculator/stack_num_reg_0_31_6_6_i_37/CO[3]
                         net (fo=1, routed)           0.000    53.631    calculator/stack_num_reg_0_31_6_6_i_37_n_0
    SLICE_X44Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.745 r  calculator/stack_num_reg_0_31_7_7_i_32/CO[3]
                         net (fo=1, routed)           0.000    53.745    calculator/stack_num_reg_0_31_7_7_i_32_n_0
    SLICE_X44Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.859 r  calculator/stack_num_reg_0_31_8_8_i_32/CO[3]
                         net (fo=1, routed)           0.000    53.859    calculator/stack_num_reg_0_31_8_8_i_32_n_0
    SLICE_X44Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.973 r  calculator/stack_num_reg_0_31_9_9_i_22/CO[3]
                         net (fo=1, routed)           0.000    53.973    calculator/stack_num_reg_0_31_9_9_i_22_n_0
    SLICE_X44Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.087 r  calculator/stack_num_reg_0_31_10_10_i_17/CO[3]
                         net (fo=1, routed)           0.000    54.087    calculator/stack_num_reg_0_31_10_10_i_17_n_0
    SLICE_X44Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.201 r  calculator/stack_num_reg_0_31_11_11_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.201    calculator/stack_num_reg_0_31_11_11_i_12_n_0
    SLICE_X44Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.315 r  calculator/stack_num_reg_0_31_12_12_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.315    calculator/stack_num_reg_0_31_12_12_i_12_n_0
    SLICE_X44Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.429 r  calculator/stack_num_reg_0_31_13_13_i_4/CO[3]
                         net (fo=1, routed)           0.000    54.429    calculator/stack_num_reg_0_31_13_13_i_4_n_0
    SLICE_X44Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.586 r  calculator/stack_num_reg_0_31_14_14_i_3/CO[1]
                         net (fo=36, routed)          0.842    55.428    calculator/stack_num_reg_0_31_14_14_i_3_n_2
    SLICE_X47Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    56.213 r  calculator/stack_num_reg_0_31_5_5_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.213    calculator/stack_num_reg_0_31_5_5_i_37_n_0
    SLICE_X47Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.327 r  calculator/stack_num_reg_0_31_6_6_i_32/CO[3]
                         net (fo=1, routed)           0.000    56.327    calculator/stack_num_reg_0_31_6_6_i_32_n_0
    SLICE_X47Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.441 r  calculator/stack_num_reg_0_31_7_7_i_27/CO[3]
                         net (fo=1, routed)           0.000    56.441    calculator/stack_num_reg_0_31_7_7_i_27_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.555 r  calculator/stack_num_reg_0_31_8_8_i_27/CO[3]
                         net (fo=1, routed)           0.000    56.555    calculator/stack_num_reg_0_31_8_8_i_27_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.669 r  calculator/stack_num_reg_0_31_9_9_i_17/CO[3]
                         net (fo=1, routed)           0.000    56.669    calculator/stack_num_reg_0_31_9_9_i_17_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.783 r  calculator/stack_num_reg_0_31_10_10_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.783    calculator/stack_num_reg_0_31_10_10_i_12_n_0
    SLICE_X47Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.897 r  calculator/stack_num_reg_0_31_11_11_i_7/CO[3]
                         net (fo=1, routed)           0.000    56.897    calculator/stack_num_reg_0_31_11_11_i_7_n_0
    SLICE_X47Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.011 r  calculator/stack_num_reg_0_31_12_12_i_9/CO[3]
                         net (fo=1, routed)           0.000    57.011    calculator/stack_num_reg_0_31_12_12_i_9_n_0
    SLICE_X47Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.168 r  calculator/stack_num_reg_0_31_13_13_i_3/CO[1]
                         net (fo=36, routed)          0.599    57.767    calculator/stack_num_reg_0_31_13_13_i_3_n_2
    SLICE_X48Y120        LUT3 (Prop_lut3_I0_O)        0.329    58.096 r  calculator/stack_num_reg_0_31_4_4_i_49/O
                         net (fo=1, routed)           0.000    58.096    calculator/stack_num_reg_0_31_4_4_i_49_n_0
    SLICE_X48Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.646 r  calculator/stack_num_reg_0_31_4_4_i_42/CO[3]
                         net (fo=1, routed)           0.000    58.646    calculator/stack_num_reg_0_31_4_4_i_42_n_0
    SLICE_X48Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.760 r  calculator/stack_num_reg_0_31_5_5_i_32/CO[3]
                         net (fo=1, routed)           0.000    58.760    calculator/stack_num_reg_0_31_5_5_i_32_n_0
    SLICE_X48Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.874 r  calculator/stack_num_reg_0_31_6_6_i_27/CO[3]
                         net (fo=1, routed)           0.000    58.874    calculator/stack_num_reg_0_31_6_6_i_27_n_0
    SLICE_X48Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.988 r  calculator/stack_num_reg_0_31_7_7_i_22/CO[3]
                         net (fo=1, routed)           0.000    58.988    calculator/stack_num_reg_0_31_7_7_i_22_n_0
    SLICE_X48Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.102 r  calculator/stack_num_reg_0_31_8_8_i_22/CO[3]
                         net (fo=1, routed)           0.009    59.111    calculator/stack_num_reg_0_31_8_8_i_22_n_0
    SLICE_X48Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.225 r  calculator/stack_num_reg_0_31_9_9_i_12/CO[3]
                         net (fo=1, routed)           0.000    59.225    calculator/stack_num_reg_0_31_9_9_i_12_n_0
    SLICE_X48Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.339 r  calculator/stack_num_reg_0_31_10_10_i_7/CO[3]
                         net (fo=1, routed)           0.000    59.339    calculator/stack_num_reg_0_31_10_10_i_7_n_0
    SLICE_X48Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.453 r  calculator/stack_num_reg_0_31_11_11_i_4/CO[3]
                         net (fo=1, routed)           0.000    59.453    calculator/stack_num_reg_0_31_11_11_i_4_n_0
    SLICE_X48Y128        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.610 r  calculator/stack_num_reg_0_31_12_12_i_4/CO[1]
                         net (fo=36, routed)          0.818    60.429    calculator/stack_num_reg_0_31_12_12_i_4_n_2
    SLICE_X47Y125        LUT3 (Prop_lut3_I0_O)        0.329    60.758 r  calculator/stack_num_reg_0_31_3_3_i_44/O
                         net (fo=1, routed)           0.000    60.758    calculator/stack_num_reg_0_31_3_3_i_44_n_0
    SLICE_X47Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.308 r  calculator/stack_num_reg_0_31_3_3_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.308    calculator/stack_num_reg_0_31_3_3_i_37_n_0
    SLICE_X47Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.422 r  calculator/stack_num_reg_0_31_4_4_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.422    calculator/stack_num_reg_0_31_4_4_i_37_n_0
    SLICE_X47Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.536 r  calculator/stack_num_reg_0_31_5_5_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.536    calculator/stack_num_reg_0_31_5_5_i_27_n_0
    SLICE_X47Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.650 r  calculator/stack_num_reg_0_31_6_6_i_22/CO[3]
                         net (fo=1, routed)           0.000    61.650    calculator/stack_num_reg_0_31_6_6_i_22_n_0
    SLICE_X47Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.764 r  calculator/stack_num_reg_0_31_7_7_i_17/CO[3]
                         net (fo=1, routed)           0.000    61.764    calculator/stack_num_reg_0_31_7_7_i_17_n_0
    SLICE_X47Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.878 r  calculator/stack_num_reg_0_31_8_8_i_17/CO[3]
                         net (fo=1, routed)           0.000    61.878    calculator/stack_num_reg_0_31_8_8_i_17_n_0
    SLICE_X47Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.992 r  calculator/stack_num_reg_0_31_9_9_i_7/CO[3]
                         net (fo=1, routed)           0.000    61.992    calculator/stack_num_reg_0_31_9_9_i_7_n_0
    SLICE_X47Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.106 r  calculator/stack_num_reg_0_31_10_10_i_4/CO[3]
                         net (fo=1, routed)           0.000    62.106    calculator/stack_num_reg_0_31_10_10_i_4_n_0
    SLICE_X47Y133        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.263 r  calculator/stack_num_reg_0_31_11_11_i_3/CO[1]
                         net (fo=36, routed)          0.858    63.120    calculator/stack_num_reg_0_31_11_11_i_3_n_2
    SLICE_X48Y131        LUT3 (Prop_lut3_I0_O)        0.329    63.449 r  calculator/stack_num_reg_0_31_2_2_i_44/O
                         net (fo=1, routed)           0.000    63.449    calculator/stack_num_reg_0_31_2_2_i_44_n_0
    SLICE_X48Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.999 r  calculator/stack_num_reg_0_31_2_2_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.999    calculator/stack_num_reg_0_31_2_2_i_37_n_0
    SLICE_X48Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.113 r  calculator/stack_num_reg_0_31_3_3_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.113    calculator/stack_num_reg_0_31_3_3_i_32_n_0
    SLICE_X48Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.227 r  calculator/stack_num_reg_0_31_4_4_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.227    calculator/stack_num_reg_0_31_4_4_i_32_n_0
    SLICE_X48Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.341 r  calculator/stack_num_reg_0_31_5_5_i_22/CO[3]
                         net (fo=1, routed)           0.000    64.341    calculator/stack_num_reg_0_31_5_5_i_22_n_0
    SLICE_X48Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.455 r  calculator/stack_num_reg_0_31_6_6_i_17/CO[3]
                         net (fo=1, routed)           0.000    64.455    calculator/stack_num_reg_0_31_6_6_i_17_n_0
    SLICE_X48Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.569 r  calculator/stack_num_reg_0_31_7_7_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.569    calculator/stack_num_reg_0_31_7_7_i_12_n_0
    SLICE_X48Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.683 r  calculator/stack_num_reg_0_31_8_8_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.683    calculator/stack_num_reg_0_31_8_8_i_12_n_0
    SLICE_X48Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.797 r  calculator/stack_num_reg_0_31_9_9_i_4/CO[3]
                         net (fo=1, routed)           0.000    64.797    calculator/stack_num_reg_0_31_9_9_i_4_n_0
    SLICE_X48Y139        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.954 r  calculator/stack_num_reg_0_31_10_10_i_3/CO[1]
                         net (fo=36, routed)          0.711    65.666    calculator/stack_num_reg_0_31_10_10_i_3_n_2
    SLICE_X49Y136        LUT3 (Prop_lut3_I0_O)        0.329    65.995 r  calculator/stack_num_reg_0_31_1_1_i_44/O
                         net (fo=1, routed)           0.000    65.995    calculator/stack_num_reg_0_31_1_1_i_44_n_0
    SLICE_X49Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.545 r  calculator/stack_num_reg_0_31_1_1_i_37/CO[3]
                         net (fo=1, routed)           0.000    66.545    calculator/stack_num_reg_0_31_1_1_i_37_n_0
    SLICE_X49Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.659 r  calculator/stack_num_reg_0_31_2_2_i_32/CO[3]
                         net (fo=1, routed)           0.000    66.659    calculator/stack_num_reg_0_31_2_2_i_32_n_0
    SLICE_X49Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.773 r  calculator/stack_num_reg_0_31_3_3_i_27/CO[3]
                         net (fo=1, routed)           0.000    66.773    calculator/stack_num_reg_0_31_3_3_i_27_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.887 r  calculator/stack_num_reg_0_31_4_4_i_27/CO[3]
                         net (fo=1, routed)           0.000    66.887    calculator/stack_num_reg_0_31_4_4_i_27_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.001 r  calculator/stack_num_reg_0_31_5_5_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.001    calculator/stack_num_reg_0_31_5_5_i_17_n_0
    SLICE_X49Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.115 r  calculator/stack_num_reg_0_31_6_6_i_12/CO[3]
                         net (fo=1, routed)           0.000    67.115    calculator/stack_num_reg_0_31_6_6_i_12_n_0
    SLICE_X49Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.229 r  calculator/stack_num_reg_0_31_7_7_i_7/CO[3]
                         net (fo=1, routed)           0.000    67.229    calculator/stack_num_reg_0_31_7_7_i_7_n_0
    SLICE_X49Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.343 r  calculator/stack_num_reg_0_31_8_8_i_9/CO[3]
                         net (fo=1, routed)           0.000    67.343    calculator/stack_num_reg_0_31_8_8_i_9_n_0
    SLICE_X49Y144        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.500 r  calculator/stack_num_reg_0_31_9_9_i_3/CO[1]
                         net (fo=36, routed)          0.783    68.282    calculator/stack_num_reg_0_31_9_9_i_3_n_2
    SLICE_X47Y142        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    69.067 r  calculator/stack_num_reg_0_31_0_0_i_196/CO[3]
                         net (fo=1, routed)           0.000    69.067    calculator/stack_num_reg_0_31_0_0_i_196_n_0
    SLICE_X47Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.181 r  calculator/stack_num_reg_0_31_1_1_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.181    calculator/stack_num_reg_0_31_1_1_i_32_n_0
    SLICE_X47Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.295 r  calculator/stack_num_reg_0_31_2_2_i_27/CO[3]
                         net (fo=1, routed)           0.000    69.295    calculator/stack_num_reg_0_31_2_2_i_27_n_0
    SLICE_X47Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.409 r  calculator/stack_num_reg_0_31_3_3_i_22/CO[3]
                         net (fo=1, routed)           0.000    69.409    calculator/stack_num_reg_0_31_3_3_i_22_n_0
    SLICE_X47Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.523 r  calculator/stack_num_reg_0_31_4_4_i_22/CO[3]
                         net (fo=1, routed)           0.000    69.523    calculator/stack_num_reg_0_31_4_4_i_22_n_0
    SLICE_X47Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.637 r  calculator/stack_num_reg_0_31_5_5_i_12/CO[3]
                         net (fo=1, routed)           0.000    69.637    calculator/stack_num_reg_0_31_5_5_i_12_n_0
    SLICE_X47Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.751 r  calculator/stack_num_reg_0_31_6_6_i_7/CO[3]
                         net (fo=1, routed)           0.000    69.751    calculator/stack_num_reg_0_31_6_6_i_7_n_0
    SLICE_X47Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.865 r  calculator/stack_num_reg_0_31_7_7_i_4/CO[3]
                         net (fo=1, routed)           0.001    69.866    calculator/stack_num_reg_0_31_7_7_i_4_n_0
    SLICE_X47Y150        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.023 r  calculator/stack_num_reg_0_31_8_8_i_4/CO[1]
                         net (fo=36, routed)          0.737    70.760    calculator/stack_num_reg_0_31_8_8_i_4_n_2
    SLICE_X48Y148        LUT3 (Prop_lut3_I0_O)        0.329    71.089 r  calculator/stack_num_reg_0_31_0_0_i_224/O
                         net (fo=1, routed)           0.000    71.089    calculator/stack_num_reg_0_31_0_0_i_224_n_0
    SLICE_X48Y148        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.639 r  calculator/stack_num_reg_0_31_0_0_i_191/CO[3]
                         net (fo=1, routed)           0.000    71.639    calculator/stack_num_reg_0_31_0_0_i_191_n_0
    SLICE_X48Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.753 r  calculator/stack_num_reg_0_31_0_0_i_155/CO[3]
                         net (fo=1, routed)           0.001    71.754    calculator/stack_num_reg_0_31_0_0_i_155_n_0
    SLICE_X48Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.868 r  calculator/stack_num_reg_0_31_1_1_i_27/CO[3]
                         net (fo=1, routed)           0.000    71.868    calculator/stack_num_reg_0_31_1_1_i_27_n_0
    SLICE_X48Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.982 r  calculator/stack_num_reg_0_31_2_2_i_22/CO[3]
                         net (fo=1, routed)           0.000    71.982    calculator/stack_num_reg_0_31_2_2_i_22_n_0
    SLICE_X48Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.096 r  calculator/stack_num_reg_0_31_3_3_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.096    calculator/stack_num_reg_0_31_3_3_i_17_n_0
    SLICE_X48Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.210 r  calculator/stack_num_reg_0_31_4_4_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.210    calculator/stack_num_reg_0_31_4_4_i_17_n_0
    SLICE_X48Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.324 r  calculator/stack_num_reg_0_31_5_5_i_7/CO[3]
                         net (fo=1, routed)           0.000    72.324    calculator/stack_num_reg_0_31_5_5_i_7_n_0
    SLICE_X48Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.438 r  calculator/stack_num_reg_0_31_6_6_i_4/CO[3]
                         net (fo=1, routed)           0.000    72.438    calculator/stack_num_reg_0_31_6_6_i_4_n_0
    SLICE_X48Y156        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.595 r  calculator/stack_num_reg_0_31_7_7_i_3/CO[1]
                         net (fo=36, routed)          0.592    73.186    calculator/stack_num_reg_0_31_7_7_i_3_n_2
    SLICE_X49Y154        LUT3 (Prop_lut3_I0_O)        0.329    73.515 r  calculator/stack_num_reg_0_31_0_0_i_221/O
                         net (fo=1, routed)           0.000    73.515    calculator/stack_num_reg_0_31_0_0_i_221_n_0
    SLICE_X49Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.065 r  calculator/stack_num_reg_0_31_0_0_i_186/CO[3]
                         net (fo=1, routed)           0.000    74.065    calculator/stack_num_reg_0_31_0_0_i_186_n_0
    SLICE_X49Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.179 r  calculator/stack_num_reg_0_31_0_0_i_150/CO[3]
                         net (fo=1, routed)           0.000    74.179    calculator/stack_num_reg_0_31_0_0_i_150_n_0
    SLICE_X49Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.293 r  calculator/stack_num_reg_0_31_0_0_i_119/CO[3]
                         net (fo=1, routed)           0.000    74.293    calculator/stack_num_reg_0_31_0_0_i_119_n_0
    SLICE_X49Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.407 r  calculator/stack_num_reg_0_31_1_1_i_22/CO[3]
                         net (fo=1, routed)           0.000    74.407    calculator/stack_num_reg_0_31_1_1_i_22_n_0
    SLICE_X49Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.521 r  calculator/stack_num_reg_0_31_2_2_i_17/CO[3]
                         net (fo=1, routed)           0.000    74.521    calculator/stack_num_reg_0_31_2_2_i_17_n_0
    SLICE_X49Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.635 r  calculator/stack_num_reg_0_31_3_3_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.635    calculator/stack_num_reg_0_31_3_3_i_12_n_0
    SLICE_X49Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.749 r  calculator/stack_num_reg_0_31_4_4_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.749    calculator/stack_num_reg_0_31_4_4_i_12_n_0
    SLICE_X49Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.863 r  calculator/stack_num_reg_0_31_5_5_i_4/CO[3]
                         net (fo=1, routed)           0.000    74.863    calculator/stack_num_reg_0_31_5_5_i_4_n_0
    SLICE_X49Y162        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.020 r  calculator/stack_num_reg_0_31_6_6_i_3/CO[1]
                         net (fo=36, routed)          1.000    76.020    calculator/stack_num_reg_0_31_6_6_i_3_n_2
    SLICE_X48Y157        LUT3 (Prop_lut3_I0_O)        0.329    76.349 r  calculator/stack_num_reg_0_31_0_0_i_218/O
                         net (fo=1, routed)           0.000    76.349    calculator/stack_num_reg_0_31_0_0_i_218_n_0
    SLICE_X48Y157        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.899 r  calculator/stack_num_reg_0_31_0_0_i_181/CO[3]
                         net (fo=1, routed)           0.000    76.899    calculator/stack_num_reg_0_31_0_0_i_181_n_0
    SLICE_X48Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.013 r  calculator/stack_num_reg_0_31_0_0_i_145/CO[3]
                         net (fo=1, routed)           0.000    77.013    calculator/stack_num_reg_0_31_0_0_i_145_n_0
    SLICE_X48Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.127 r  calculator/stack_num_reg_0_31_0_0_i_114/CO[3]
                         net (fo=1, routed)           0.000    77.127    calculator/stack_num_reg_0_31_0_0_i_114_n_0
    SLICE_X48Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.241 r  calculator/stack_num_reg_0_31_0_0_i_88/CO[3]
                         net (fo=1, routed)           0.000    77.241    calculator/stack_num_reg_0_31_0_0_i_88_n_0
    SLICE_X48Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.355 r  calculator/stack_num_reg_0_31_1_1_i_17/CO[3]
                         net (fo=1, routed)           0.000    77.355    calculator/stack_num_reg_0_31_1_1_i_17_n_0
    SLICE_X48Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.469 r  calculator/stack_num_reg_0_31_2_2_i_12/CO[3]
                         net (fo=1, routed)           0.000    77.469    calculator/stack_num_reg_0_31_2_2_i_12_n_0
    SLICE_X48Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.583 r  calculator/stack_num_reg_0_31_3_3_i_7/CO[3]
                         net (fo=1, routed)           0.000    77.583    calculator/stack_num_reg_0_31_3_3_i_7_n_0
    SLICE_X48Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.697 r  calculator/stack_num_reg_0_31_4_4_i_9/CO[3]
                         net (fo=1, routed)           0.000    77.697    calculator/stack_num_reg_0_31_4_4_i_9_n_0
    SLICE_X48Y165        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.854 r  calculator/stack_num_reg_0_31_5_5_i_3/CO[1]
                         net (fo=36, routed)          0.835    78.689    calculator/stack_num_reg_0_31_5_5_i_3_n_2
    SLICE_X50Y162        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    79.489 r  calculator/stack_num_reg_0_31_0_0_i_176/CO[3]
                         net (fo=1, routed)           0.000    79.489    calculator/stack_num_reg_0_31_0_0_i_176_n_0
    SLICE_X50Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.606 r  calculator/stack_num_reg_0_31_0_0_i_140/CO[3]
                         net (fo=1, routed)           0.000    79.606    calculator/stack_num_reg_0_31_0_0_i_140_n_0
    SLICE_X50Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.723 r  calculator/stack_num_reg_0_31_0_0_i_109/CO[3]
                         net (fo=1, routed)           0.000    79.723    calculator/stack_num_reg_0_31_0_0_i_109_n_0
    SLICE_X50Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.840 r  calculator/stack_num_reg_0_31_0_0_i_83/CO[3]
                         net (fo=1, routed)           0.000    79.840    calculator/stack_num_reg_0_31_0_0_i_83_n_0
    SLICE_X50Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.957 r  calculator/stack_num_reg_0_31_0_0_i_62/CO[3]
                         net (fo=1, routed)           0.000    79.957    calculator/stack_num_reg_0_31_0_0_i_62_n_0
    SLICE_X50Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.074 r  calculator/stack_num_reg_0_31_1_1_i_12/CO[3]
                         net (fo=1, routed)           0.000    80.074    calculator/stack_num_reg_0_31_1_1_i_12_n_0
    SLICE_X50Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.191 r  calculator/stack_num_reg_0_31_2_2_i_7/CO[3]
                         net (fo=1, routed)           0.000    80.191    calculator/stack_num_reg_0_31_2_2_i_7_n_0
    SLICE_X50Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.308 r  calculator/stack_num_reg_0_31_3_3_i_4/CO[3]
                         net (fo=1, routed)           0.000    80.308    calculator/stack_num_reg_0_31_3_3_i_4_n_0
    SLICE_X50Y170        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.465 r  calculator/stack_num_reg_0_31_4_4_i_4/CO[1]
                         net (fo=36, routed)          1.949    82.414    calculator/stack_num_reg_0_31_4_4_i_4_n_2
    SLICE_X51Y113        LUT5 (Prop_lut5_I4_O)        0.332    82.746 r  calculator/stack_num_reg_0_31_4_4_i_1/O
                         net (fo=2, routed)           0.344    83.090    calculator/stack_num_reg_0_31_4_4/D
    SLICE_X46Y113        RAMD32                                       r  calculator/stack_num_reg_0_31_4_4/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    B8                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464    11.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.492    15.244    calculator/stack_num_reg_0_31_4_4/WCLK
    SLICE_X46Y113        RAMD32                                       r  calculator/stack_num_reg_0_31_4_4/SP/CLK
                         clock pessimism              0.195    15.440    
                         clock uncertainty           -0.035    15.404    
    SLICE_X46Y113        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    15.219    calculator/stack_num_reg_0_31_4_4/SP
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -83.090    
  -------------------------------------------------------------------
                         slack                                -67.871    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 calculator/op_top_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calculator/stack_op_reg_0_31_0_5/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.588%)  route 0.149ns (51.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.563     1.698    calculator/clk_IBUF_BUFG
    SLICE_X41Y101        FDRE                                         r  calculator/op_top_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y101        FDRE (Prop_fdre_C_Q)         0.141     1.839 r  calculator/op_top_reg[4]/Q
                         net (fo=20, routed)          0.149     1.989    calculator/stack_op_reg_0_31_0_5/ADDRD4
    SLICE_X42Y100        RAMD32                                       r  calculator/stack_op_reg_0_31_0_5/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.833     2.223    calculator/stack_op_reg_0_31_0_5/WCLK
    SLICE_X42Y100        RAMD32                                       r  calculator/stack_op_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.488     1.734    
    SLICE_X42Y100        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.934    calculator/stack_op_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 calculator/op_top_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calculator/stack_op_reg_0_31_0_5/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.588%)  route 0.149ns (51.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.563     1.698    calculator/clk_IBUF_BUFG
    SLICE_X41Y101        FDRE                                         r  calculator/op_top_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y101        FDRE (Prop_fdre_C_Q)         0.141     1.839 r  calculator/op_top_reg[4]/Q
                         net (fo=20, routed)          0.149     1.989    calculator/stack_op_reg_0_31_0_5/ADDRD4
    SLICE_X42Y100        RAMD32                                       r  calculator/stack_op_reg_0_31_0_5/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.833     2.223    calculator/stack_op_reg_0_31_0_5/WCLK
    SLICE_X42Y100        RAMD32                                       r  calculator/stack_op_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.488     1.734    
    SLICE_X42Y100        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.934    calculator/stack_op_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 calculator/op_top_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calculator/stack_op_reg_0_31_0_5/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.588%)  route 0.149ns (51.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.563     1.698    calculator/clk_IBUF_BUFG
    SLICE_X41Y101        FDRE                                         r  calculator/op_top_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y101        FDRE (Prop_fdre_C_Q)         0.141     1.839 r  calculator/op_top_reg[4]/Q
                         net (fo=20, routed)          0.149     1.989    calculator/stack_op_reg_0_31_0_5/ADDRD4
    SLICE_X42Y100        RAMD32                                       r  calculator/stack_op_reg_0_31_0_5/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.833     2.223    calculator/stack_op_reg_0_31_0_5/WCLK
    SLICE_X42Y100        RAMD32                                       r  calculator/stack_op_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.488     1.734    
    SLICE_X42Y100        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.934    calculator/stack_op_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 calculator/op_top_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calculator/stack_op_reg_0_31_0_5/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.588%)  route 0.149ns (51.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.563     1.698    calculator/clk_IBUF_BUFG
    SLICE_X41Y101        FDRE                                         r  calculator/op_top_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y101        FDRE (Prop_fdre_C_Q)         0.141     1.839 r  calculator/op_top_reg[4]/Q
                         net (fo=20, routed)          0.149     1.989    calculator/stack_op_reg_0_31_0_5/ADDRD4
    SLICE_X42Y100        RAMD32                                       r  calculator/stack_op_reg_0_31_0_5/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.833     2.223    calculator/stack_op_reg_0_31_0_5/WCLK
    SLICE_X42Y100        RAMD32                                       r  calculator/stack_op_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.488     1.734    
    SLICE_X42Y100        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.934    calculator/stack_op_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 calculator/op_top_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calculator/stack_op_reg_0_31_0_5/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.588%)  route 0.149ns (51.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.563     1.698    calculator/clk_IBUF_BUFG
    SLICE_X41Y101        FDRE                                         r  calculator/op_top_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y101        FDRE (Prop_fdre_C_Q)         0.141     1.839 r  calculator/op_top_reg[4]/Q
                         net (fo=20, routed)          0.149     1.989    calculator/stack_op_reg_0_31_0_5/ADDRD4
    SLICE_X42Y100        RAMD32                                       r  calculator/stack_op_reg_0_31_0_5/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.833     2.223    calculator/stack_op_reg_0_31_0_5/WCLK
    SLICE_X42Y100        RAMD32                                       r  calculator/stack_op_reg_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.488     1.734    
    SLICE_X42Y100        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.934    calculator/stack_op_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 calculator/op_top_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calculator/stack_op_reg_0_31_0_5/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.588%)  route 0.149ns (51.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.563     1.698    calculator/clk_IBUF_BUFG
    SLICE_X41Y101        FDRE                                         r  calculator/op_top_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y101        FDRE (Prop_fdre_C_Q)         0.141     1.839 r  calculator/op_top_reg[4]/Q
                         net (fo=20, routed)          0.149     1.989    calculator/stack_op_reg_0_31_0_5/ADDRD4
    SLICE_X42Y100        RAMD32                                       r  calculator/stack_op_reg_0_31_0_5/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.833     2.223    calculator/stack_op_reg_0_31_0_5/WCLK
    SLICE_X42Y100        RAMD32                                       r  calculator/stack_op_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.488     1.734    
    SLICE_X42Y100        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.934    calculator/stack_op_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 calculator/op_top_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calculator/stack_op_reg_0_31_0_5/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.588%)  route 0.149ns (51.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.563     1.698    calculator/clk_IBUF_BUFG
    SLICE_X41Y101        FDRE                                         r  calculator/op_top_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y101        FDRE (Prop_fdre_C_Q)         0.141     1.839 r  calculator/op_top_reg[4]/Q
                         net (fo=20, routed)          0.149     1.989    calculator/stack_op_reg_0_31_0_5/ADDRD4
    SLICE_X42Y100        RAMS32                                       r  calculator/stack_op_reg_0_31_0_5/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.833     2.223    calculator/stack_op_reg_0_31_0_5/WCLK
    SLICE_X42Y100        RAMS32                                       r  calculator/stack_op_reg_0_31_0_5/RAMD/CLK
                         clock pessimism             -0.488     1.734    
    SLICE_X42Y100        RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.934    calculator/stack_op_reg_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 calculator/op_top_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calculator/stack_op_reg_0_31_0_5/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.588%)  route 0.149ns (51.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.563     1.698    calculator/clk_IBUF_BUFG
    SLICE_X41Y101        FDRE                                         r  calculator/op_top_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y101        FDRE (Prop_fdre_C_Q)         0.141     1.839 r  calculator/op_top_reg[4]/Q
                         net (fo=20, routed)          0.149     1.989    calculator/stack_op_reg_0_31_0_5/ADDRD4
    SLICE_X42Y100        RAMS32                                       r  calculator/stack_op_reg_0_31_0_5/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.833     2.223    calculator/stack_op_reg_0_31_0_5/WCLK
    SLICE_X42Y100        RAMS32                                       r  calculator/stack_op_reg_0_31_0_5/RAMD_D1/CLK
                         clock pessimism             -0.488     1.734    
    SLICE_X42Y100        RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.934    calculator/stack_op_reg_0_31_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 input_array_reg[28][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_data_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.554%)  route 0.292ns (67.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.565     1.700    clk_IBUF_BUFG
    SLICE_X36Y100        FDRE                                         r  input_array_reg[28][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.141     1.841 r  input_array_reg[28][3]/Q
                         net (fo=2, routed)           0.292     2.134    p_0_out[27]
    SLICE_X33Y95         FDRE                                         r  input_data_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.842     2.232    clk_IBUF_BUFG
    SLICE_X33Y95         FDRE                                         r  input_data_reg[27]/C
                         clock pessimism             -0.255     1.977    
    SLICE_X33Y95         FDRE (Hold_fdre_C_D)         0.075     2.052    input_data_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.052    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 calculator/op_top_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calculator/stack_op_reg_0_31_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.351%)  route 0.309ns (68.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.563     1.698    calculator/clk_IBUF_BUFG
    SLICE_X39Y100        FDRE                                         r  calculator/op_top_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.141     1.839 r  calculator/op_top_reg[0]/Q
                         net (fo=19, routed)          0.309     2.148    calculator/stack_op_reg_0_31_0_5/ADDRD0
    SLICE_X42Y100        RAMD32                                       r  calculator/stack_op_reg_0_31_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.833     2.223    calculator/stack_op_reg_0_31_0_5/WCLK
    SLICE_X42Y100        RAMD32                                       r  calculator/stack_op_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.488     1.734    
    SLICE_X42Y100        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.044    calculator/stack_op_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X35Y109   FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X35Y109   FSM_onehot_state_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X35Y109   FSM_onehot_state_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X33Y108   FSM_onehot_state_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X34Y106   FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X32Y105   FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X32Y105   FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X33Y107   FSM_onehot_state_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X32Y105   FSM_onehot_state_reg[5]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y169   calculator/stack_num_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y169   calculator/stack_num_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y169   calculator/stack_num_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y169   calculator/stack_num_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y169   calculator/stack_num_reg_0_31_10_10/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y169   calculator/stack_num_reg_0_31_10_10/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y169   calculator/stack_num_reg_0_31_10_10/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y169   calculator/stack_num_reg_0_31_10_10/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y169   calculator/stack_num_reg_0_31_11_11/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y169   calculator/stack_num_reg_0_31_11_11/DP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y169   calculator/stack_num_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y169   calculator/stack_num_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y169   calculator/stack_num_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y169   calculator/stack_num_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y169   calculator/stack_num_reg_0_31_10_10/DP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y169   calculator/stack_num_reg_0_31_10_10/DP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y169   calculator/stack_num_reg_0_31_10_10/SP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y169   calculator/stack_num_reg_0_31_10_10/SP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y169   calculator/stack_num_reg_0_31_11_11/DP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y169   calculator/stack_num_reg_0_31_11_11/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.657ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.762ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.657ns  (required time - arrival time)
  Source:                 translator_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            translator/state_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.679ns  (logic 0.478ns (28.476%)  route 1.201ns (71.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 15.243 - 10.000 ) 
    Source Clock Delay      (SCD):    5.571ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.623     5.571    clk_IBUF_BUFG
    SLICE_X34Y107        FDRE                                         r  translator_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y107        FDRE (Prop_fdre_C_Q)         0.478     6.049 f  translator_reset_reg/Q
                         net (fo=5, routed)           1.201     7.250    translator/AR[0]
    SLICE_X39Y130        FDCE                                         f  translator/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    B8                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464    11.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.491    15.243    translator/CLK
    SLICE_X39Y130        FDCE                                         r  translator/state_reg[0]/C
                         clock pessimism              0.275    15.518    
                         clock uncertainty           -0.035    15.483    
    SLICE_X39Y130        FDCE (Recov_fdce_C_CLR)     -0.576    14.907    translator/state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.907    
                         arrival time                          -7.250    
  -------------------------------------------------------------------
                         slack                                  7.657    

Slack (MET) :             7.657ns  (required time - arrival time)
  Source:                 translator_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            translator/state_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.679ns  (logic 0.478ns (28.476%)  route 1.201ns (71.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 15.243 - 10.000 ) 
    Source Clock Delay      (SCD):    5.571ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.623     5.571    clk_IBUF_BUFG
    SLICE_X34Y107        FDRE                                         r  translator_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y107        FDRE (Prop_fdre_C_Q)         0.478     6.049 f  translator_reset_reg/Q
                         net (fo=5, routed)           1.201     7.250    translator/AR[0]
    SLICE_X39Y130        FDCE                                         f  translator/state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    B8                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464    11.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.491    15.243    translator/CLK
    SLICE_X39Y130        FDCE                                         r  translator/state_reg[2]/C
                         clock pessimism              0.275    15.518    
                         clock uncertainty           -0.035    15.483    
    SLICE_X39Y130        FDCE (Recov_fdce_C_CLR)     -0.576    14.907    translator/state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.907    
                         arrival time                          -7.250    
  -------------------------------------------------------------------
                         slack                                  7.657    

Slack (MET) :             7.657ns  (required time - arrival time)
  Source:                 translator_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            translator/state_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.679ns  (logic 0.478ns (28.476%)  route 1.201ns (71.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 15.243 - 10.000 ) 
    Source Clock Delay      (SCD):    5.571ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.623     5.571    clk_IBUF_BUFG
    SLICE_X34Y107        FDRE                                         r  translator_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y107        FDRE (Prop_fdre_C_Q)         0.478     6.049 f  translator_reset_reg/Q
                         net (fo=5, routed)           1.201     7.250    translator/AR[0]
    SLICE_X39Y130        FDCE                                         f  translator/state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    B8                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464    11.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.491    15.243    translator/CLK
    SLICE_X39Y130        FDCE                                         r  translator/state_reg[3]/C
                         clock pessimism              0.275    15.518    
                         clock uncertainty           -0.035    15.483    
    SLICE_X39Y130        FDCE (Recov_fdce_C_CLR)     -0.576    14.907    translator/state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.907    
                         arrival time                          -7.250    
  -------------------------------------------------------------------
                         slack                                  7.657    

Slack (MET) :             7.698ns  (required time - arrival time)
  Source:                 translator_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            translator/state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.634ns  (logic 0.478ns (29.255%)  route 1.156ns (70.745%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.239ns = ( 15.239 - 10.000 ) 
    Source Clock Delay      (SCD):    5.571ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.623     5.571    clk_IBUF_BUFG
    SLICE_X34Y107        FDRE                                         r  translator_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y107        FDRE (Prop_fdre_C_Q)         0.478     6.049 f  translator_reset_reg/Q
                         net (fo=5, routed)           1.156     7.205    translator/AR[0]
    SLICE_X32Y125        FDCE                                         f  translator/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    B8                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464    11.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.487    15.239    translator/CLK
    SLICE_X32Y125        FDCE                                         r  translator/state_reg[1]/C
                         clock pessimism              0.275    15.514    
                         clock uncertainty           -0.035    15.479    
    SLICE_X32Y125        FDCE (Recov_fdce_C_CLR)     -0.576    14.903    translator/state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.903    
                         arrival time                          -7.205    
  -------------------------------------------------------------------
                         slack                                  7.698    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.762ns  (arrival time - required time)
  Source:                 translator_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            translator/state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.148ns (23.128%)  route 0.492ns (76.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.563     1.698    clk_IBUF_BUFG
    SLICE_X34Y107        FDRE                                         r  translator_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y107        FDRE (Prop_fdre_C_Q)         0.148     1.846 f  translator_reset_reg/Q
                         net (fo=5, routed)           0.492     2.338    translator/AR[0]
    SLICE_X32Y125        FDCE                                         f  translator/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.820     2.210    translator/CLK
    SLICE_X32Y125        FDCE                                         r  translator/state_reg[1]/C
                         clock pessimism             -0.488     1.721    
    SLICE_X32Y125        FDCE (Remov_fdce_C_CLR)     -0.145     1.576    translator/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 translator_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            translator/state_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.148ns (22.302%)  route 0.516ns (77.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.563     1.698    clk_IBUF_BUFG
    SLICE_X34Y107        FDRE                                         r  translator_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y107        FDRE (Prop_fdre_C_Q)         0.148     1.846 f  translator_reset_reg/Q
                         net (fo=5, routed)           0.516     2.362    translator/AR[0]
    SLICE_X39Y130        FDCE                                         f  translator/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.824     2.214    translator/CLK
    SLICE_X39Y130        FDCE                                         r  translator/state_reg[0]/C
                         clock pessimism             -0.488     1.725    
    SLICE_X39Y130        FDCE (Remov_fdce_C_CLR)     -0.145     1.580    translator/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 translator_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            translator/state_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.148ns (22.302%)  route 0.516ns (77.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.563     1.698    clk_IBUF_BUFG
    SLICE_X34Y107        FDRE                                         r  translator_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y107        FDRE (Prop_fdre_C_Q)         0.148     1.846 f  translator_reset_reg/Q
                         net (fo=5, routed)           0.516     2.362    translator/AR[0]
    SLICE_X39Y130        FDCE                                         f  translator/state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.824     2.214    translator/CLK
    SLICE_X39Y130        FDCE                                         r  translator/state_reg[2]/C
                         clock pessimism             -0.488     1.725    
    SLICE_X39Y130        FDCE (Remov_fdce_C_CLR)     -0.145     1.580    translator/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 translator_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            translator/state_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.148ns (22.302%)  route 0.516ns (77.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.563     1.698    clk_IBUF_BUFG
    SLICE_X34Y107        FDRE                                         r  translator_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y107        FDRE (Prop_fdre_C_Q)         0.148     1.846 f  translator_reset_reg/Q
                         net (fo=5, routed)           0.516     2.362    translator/AR[0]
    SLICE_X39Y130        FDCE                                         f  translator/state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.824     2.214    translator/CLK
    SLICE_X39Y130        FDCE                                         r  translator/state_reg[3]/C
                         clock pessimism             -0.488     1.725    
    SLICE_X39Y130        FDCE (Remov_fdce_C_CLR)     -0.145     1.580    translator/state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                  0.782    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input_iterator_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.828ns  (logic 1.455ns (14.805%)  route 8.373ns (85.195%))
  Logic Levels:           6  (LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.625     5.573    clk_IBUF_BUFG
    SLICE_X35Y100        FDRE                                         r  input_iterator_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDRE (Prop_fdre_C_Q)         0.456     6.029 r  input_iterator_reg[1]/Q
                         net (fo=100, routed)         5.097    11.126    input_iterator_reg[1]
    SLICE_X32Y90         LUT6 (Prop_lut6_I2_O)        0.124    11.250 f  FSM_onehot_next_state_reg[5]_i_72/O
                         net (fo=1, routed)           0.000    11.250    FSM_onehot_next_state_reg[5]_i_72_n_0
    SLICE_X32Y90         MUXF7 (Prop_muxf7_I1_O)      0.217    11.467 f  FSM_onehot_next_state_reg[5]_i_30/O
                         net (fo=1, routed)           0.000    11.467    FSM_onehot_next_state_reg[5]_i_30_n_0
    SLICE_X32Y90         MUXF8 (Prop_muxf8_I1_O)      0.094    11.561 f  FSM_onehot_next_state_reg[5]_i_10/O
                         net (fo=1, routed)           0.719    12.279    FSM_onehot_next_state_reg[5]_i_10_n_0
    SLICE_X35Y94         LUT5 (Prop_lut5_I2_O)        0.316    12.595 f  FSM_onehot_next_state_reg[5]_i_3/O
                         net (fo=1, routed)           0.665    13.260    FSM_onehot_next_state_reg[5]_i_3_n_0
    SLICE_X35Y94         LUT6 (Prop_lut6_I0_O)        0.124    13.384 f  FSM_onehot_next_state_reg[5]_i_2/O
                         net (fo=2, routed)           1.399    14.783    reader/FSM_onehot_state_reg[1]
    SLICE_X34Y106        LUT5 (Prop_lut5_I0_O)        0.124    14.907 r  reader/FSM_onehot_next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.493    15.401    reader_n_1
    SLICE_X33Y106        LDCE                                         r  FSM_onehot_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_iterator_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_next_state_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.327ns  (logic 1.455ns (15.599%)  route 7.872ns (84.401%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.625     5.573    clk_IBUF_BUFG
    SLICE_X35Y100        FDRE                                         r  input_iterator_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDRE (Prop_fdre_C_Q)         0.456     6.029 r  input_iterator_reg[1]/Q
                         net (fo=100, routed)         5.097    11.126    input_iterator_reg[1]
    SLICE_X32Y90         LUT6 (Prop_lut6_I2_O)        0.124    11.250 r  FSM_onehot_next_state_reg[5]_i_72/O
                         net (fo=1, routed)           0.000    11.250    FSM_onehot_next_state_reg[5]_i_72_n_0
    SLICE_X32Y90         MUXF7 (Prop_muxf7_I1_O)      0.217    11.467 r  FSM_onehot_next_state_reg[5]_i_30/O
                         net (fo=1, routed)           0.000    11.467    FSM_onehot_next_state_reg[5]_i_30_n_0
    SLICE_X32Y90         MUXF8 (Prop_muxf8_I1_O)      0.094    11.561 r  FSM_onehot_next_state_reg[5]_i_10/O
                         net (fo=1, routed)           0.719    12.279    FSM_onehot_next_state_reg[5]_i_10_n_0
    SLICE_X35Y94         LUT5 (Prop_lut5_I2_O)        0.316    12.595 r  FSM_onehot_next_state_reg[5]_i_3/O
                         net (fo=1, routed)           0.665    13.260    FSM_onehot_next_state_reg[5]_i_3_n_0
    SLICE_X35Y94         LUT6 (Prop_lut6_I0_O)        0.124    13.384 r  FSM_onehot_next_state_reg[5]_i_2/O
                         net (fo=2, routed)           0.990    14.374    FSM_onehot_next_state_reg[5]_i_2_n_0
    SLICE_X33Y106        LUT2 (Prop_lut2_I1_O)        0.124    14.498 r  FSM_onehot_next_state_reg[5]_i_1/O
                         net (fo=1, routed)           0.402    14.900    FSM_onehot_next_state_reg[5]_i_1_n_0
    SLICE_X32Y106        LDCE                                         r  FSM_onehot_next_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 calculator/string_iterator_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calculator/next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.683ns  (logic 1.463ns (16.848%)  route 7.220ns (83.152%))
  Logic Levels:           6  (LUT5=1 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.640     5.588    calculator/clk_IBUF_BUFG
    SLICE_X37Y96         FDRE                                         r  calculator/string_iterator_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDRE (Prop_fdre_C_Q)         0.456     6.044 r  calculator/string_iterator_reg[0]/Q
                         net (fo=65, routed)          2.584     8.629    calculator/string_iterator_reg[0]
    SLICE_X30Y90         LUT6 (Prop_lut6_I4_O)        0.124     8.753 f  calculator/stack_op_reg_0_31_0_5_i_38/O
                         net (fo=1, routed)           0.000     8.753    calculator/stack_op_reg_0_31_0_5_i_38_n_0
    SLICE_X30Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     8.967 f  calculator/stack_op_reg_0_31_0_5_i_19/O
                         net (fo=1, routed)           1.243    10.210    calculator/stack_op_reg_0_31_0_5_i_19_n_0
    SLICE_X35Y94         LUT6 (Prop_lut6_I3_O)        0.297    10.507 f  calculator/stack_op_reg_0_31_0_5_i_13/O
                         net (fo=8, routed)           1.790    12.297    calculator/next_state3[1]
    SLICE_X37Y100        LUT6 (Prop_lut6_I1_O)        0.124    12.421 f  calculator/next_state_reg[2]_i_7/O
                         net (fo=3, routed)           0.320    12.742    calculator/next_state_reg[2]_i_7_n_0
    SLICE_X36Y101        LUT6 (Prop_lut6_I3_O)        0.124    12.866 r  calculator/next_state_reg[1]_i_4/O
                         net (fo=1, routed)           0.811    13.677    calculator/next_state_reg[1]_i_4_n_0
    SLICE_X33Y101        LUT5 (Prop_lut5_I3_O)        0.124    13.801 r  calculator/next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.471    14.272    calculator/next_state_reg[1]_i_1_n_0
    SLICE_X33Y101        LDCE                                         r  calculator/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 calculator/string_iterator_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calculator/next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.497ns  (logic 1.463ns (17.219%)  route 7.034ns (82.781%))
  Logic Levels:           6  (LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.640     5.588    calculator/clk_IBUF_BUFG
    SLICE_X37Y96         FDRE                                         r  calculator/string_iterator_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDRE (Prop_fdre_C_Q)         0.456     6.044 r  calculator/string_iterator_reg[0]/Q
                         net (fo=65, routed)          2.584     8.629    calculator/string_iterator_reg[0]
    SLICE_X30Y90         LUT6 (Prop_lut6_I4_O)        0.124     8.753 f  calculator/stack_op_reg_0_31_0_5_i_38/O
                         net (fo=1, routed)           0.000     8.753    calculator/stack_op_reg_0_31_0_5_i_38_n_0
    SLICE_X30Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     8.967 f  calculator/stack_op_reg_0_31_0_5_i_19/O
                         net (fo=1, routed)           1.243    10.210    calculator/stack_op_reg_0_31_0_5_i_19_n_0
    SLICE_X35Y94         LUT6 (Prop_lut6_I3_O)        0.297    10.507 f  calculator/stack_op_reg_0_31_0_5_i_13/O
                         net (fo=8, routed)           1.790    12.297    calculator/next_state3[1]
    SLICE_X37Y100        LUT6 (Prop_lut6_I1_O)        0.124    12.421 f  calculator/next_state_reg[2]_i_7/O
                         net (fo=3, routed)           0.813    13.234    calculator/next_state_reg[2]_i_7_n_0
    SLICE_X36Y102        LUT6 (Prop_lut6_I2_O)        0.124    13.358 f  calculator/next_state_reg[2]_i_2/O
                         net (fo=1, routed)           0.280    13.638    calculator/next_state_reg[2]_i_2_n_0
    SLICE_X36Y102        LUT6 (Prop_lut6_I0_O)        0.124    13.762 r  calculator/next_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.323    14.085    calculator/next_state_reg[2]_i_1_n_0
    SLICE_X35Y102        LDCE                                         r  calculator/next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 calculator/string_iterator_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calculator/next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.206ns  (logic 1.463ns (17.829%)  route 6.743ns (82.171%))
  Logic Levels:           6  (LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.640     5.588    calculator/clk_IBUF_BUFG
    SLICE_X37Y96         FDRE                                         r  calculator/string_iterator_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDRE (Prop_fdre_C_Q)         0.456     6.044 r  calculator/string_iterator_reg[0]/Q
                         net (fo=65, routed)          2.584     8.629    calculator/string_iterator_reg[0]
    SLICE_X30Y90         LUT6 (Prop_lut6_I4_O)        0.124     8.753 f  calculator/stack_op_reg_0_31_0_5_i_38/O
                         net (fo=1, routed)           0.000     8.753    calculator/stack_op_reg_0_31_0_5_i_38_n_0
    SLICE_X30Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     8.967 f  calculator/stack_op_reg_0_31_0_5_i_19/O
                         net (fo=1, routed)           1.243    10.210    calculator/stack_op_reg_0_31_0_5_i_19_n_0
    SLICE_X35Y94         LUT6 (Prop_lut6_I3_O)        0.297    10.507 f  calculator/stack_op_reg_0_31_0_5_i_13/O
                         net (fo=8, routed)           1.790    12.297    calculator/next_state3[1]
    SLICE_X37Y100        LUT6 (Prop_lut6_I1_O)        0.124    12.421 f  calculator/next_state_reg[2]_i_7/O
                         net (fo=3, routed)           0.323    12.745    calculator/next_state_reg[2]_i_7_n_0
    SLICE_X36Y101        LUT6 (Prop_lut6_I1_O)        0.124    12.869 r  calculator/next_state_reg[0]_i_4/O
                         net (fo=1, routed)           0.282    13.151    calculator/next_state_reg[0]_i_4_n_0
    SLICE_X35Y101        LUT6 (Prop_lut6_I2_O)        0.124    13.275 r  calculator/next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.519    13.794    calculator/next_state_reg[0]_i_1_n_0
    SLICE_X35Y102        LDCE                                         r  calculator/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 calculator/string_iterator_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calculator/next_state_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.012ns  (logic 1.953ns (24.375%)  route 6.059ns (75.625%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.640     5.588    calculator/clk_IBUF_BUFG
    SLICE_X37Y96         FDRE                                         r  calculator/string_iterator_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDRE (Prop_fdre_C_Q)         0.456     6.044 r  calculator/string_iterator_reg[1]/Q
                         net (fo=65, routed)          2.328     8.372    calculator/string_iterator_reg[1]
    SLICE_X42Y92         LUT6 (Prop_lut6_I2_O)        0.124     8.496 f  calculator/stack_op_reg_0_31_6_7_i_13/O
                         net (fo=1, routed)           0.000     8.496    calculator/stack_op_reg_0_31_6_7_i_13_n_0
    SLICE_X42Y92         MUXF7 (Prop_muxf7_I0_O)      0.241     8.737 f  calculator/stack_op_reg_0_31_6_7_i_6/O
                         net (fo=2, routed)           1.183     9.920    calculator/stack_op_reg_0_31_6_7_i_6_n_0
    SLICE_X42Y98         LUT6 (Prop_lut6_I5_O)        0.298    10.218 f  calculator/stack_op_reg_0_31_6_7_i_2/O
                         net (fo=8, routed)           1.168    11.386    calculator/stack_op_reg_0_31_6_7_i_2_n_0
    SLICE_X37Y100        LUT4 (Prop_lut4_I0_O)        0.150    11.536 f  calculator/next_state_reg[5]_i_7/O
                         net (fo=3, routed)           0.599    12.136    calculator/next_state_reg[5]_i_7_n_0
    SLICE_X36Y102        LUT5 (Prop_lut5_I4_O)        0.352    12.488 f  calculator/next_state_reg[5]_i_4/O
                         net (fo=1, routed)           0.591    13.079    calculator/next_state_reg[5]_i_4_n_0
    SLICE_X34Y102        LUT6 (Prop_lut6_I4_O)        0.332    13.411 r  calculator/next_state_reg[5]_i_1/O
                         net (fo=1, routed)           0.190    13.601    calculator/next_state_reg[5]_i_1_n_0
    SLICE_X35Y102        LDCE                                         r  calculator/next_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 calculator/string_iterator_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calculator/next_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.928ns  (logic 1.719ns (21.682%)  route 6.209ns (78.318%))
  Logic Levels:           6  (LUT4=1 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.640     5.588    calculator/clk_IBUF_BUFG
    SLICE_X37Y96         FDRE                                         r  calculator/string_iterator_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDRE (Prop_fdre_C_Q)         0.456     6.044 r  calculator/string_iterator_reg[1]/Q
                         net (fo=65, routed)          2.328     8.372    calculator/string_iterator_reg[1]
    SLICE_X42Y92         LUT6 (Prop_lut6_I2_O)        0.124     8.496 r  calculator/stack_op_reg_0_31_6_7_i_13/O
                         net (fo=1, routed)           0.000     8.496    calculator/stack_op_reg_0_31_6_7_i_13_n_0
    SLICE_X42Y92         MUXF7 (Prop_muxf7_I0_O)      0.241     8.737 r  calculator/stack_op_reg_0_31_6_7_i_6/O
                         net (fo=2, routed)           1.183     9.920    calculator/stack_op_reg_0_31_6_7_i_6_n_0
    SLICE_X42Y98         LUT6 (Prop_lut6_I5_O)        0.298    10.218 r  calculator/stack_op_reg_0_31_6_7_i_2/O
                         net (fo=8, routed)           1.168    11.386    calculator/stack_op_reg_0_31_6_7_i_2_n_0
    SLICE_X37Y100        LUT4 (Prop_lut4_I0_O)        0.150    11.536 r  calculator/next_state_reg[5]_i_7/O
                         net (fo=3, routed)           0.618    12.154    calculator/next_state_reg[5]_i_7_n_0
    SLICE_X36Y100        LUT6 (Prop_lut6_I0_O)        0.326    12.480 r  calculator/next_state_reg[3]_i_5/O
                         net (fo=1, routed)           0.433    12.913    calculator/next_state_reg[3]_i_5_n_0
    SLICE_X34Y101        LUT6 (Prop_lut6_I3_O)        0.124    13.037 r  calculator/next_state_reg[3]_i_1/O
                         net (fo=1, routed)           0.480    13.517    calculator/next_state_reg[3]_i_1_n_0
    SLICE_X33Y102        LDCE                                         r  calculator/next_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 writer/tx_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.307ns  (logic 3.977ns (54.425%)  route 3.330ns (45.575%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.621     5.569    writer/CLK
    SLICE_X37Y111        FDRE                                         r  writer/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y111        FDRE (Prop_fdre_C_Q)         0.456     6.025 r  writer/tx_reg/Q
                         net (fo=1, routed)           3.330     9.355    tx_OBUF
    M16                  OBUF (Prop_obuf_I_O)         3.521    12.876 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    12.876    tx
    M16                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 calculator/op_top_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calculator/next_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.091ns  (logic 1.884ns (37.006%)  route 3.207ns (62.994%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.624     5.572    calculator/clk_IBUF_BUFG
    SLICE_X41Y100        FDRE                                         r  calculator/op_top_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.419     5.991 r  calculator/op_top_reg[3]/Q
                         net (fo=19, routed)          0.850     6.841    calculator/op_top_reg_n_0_[3]
    SLICE_X39Y100        LUT4 (Prop_lut4_I3_O)        0.327     7.168 r  calculator/next_state_reg[3]_i_20/O
                         net (fo=2, routed)           0.587     7.754    calculator/next_state_reg[3]_i_20_n_0
    SLICE_X39Y101        LUT5 (Prop_lut5_I4_O)        0.352     8.106 r  calculator/next_state_reg[3]_i_15/O
                         net (fo=3, routed)           0.467     8.573    calculator/next_state_reg[3]_i_15_n_0
    SLICE_X39Y101        LUT5 (Prop_lut5_I1_O)        0.326     8.899 r  calculator/next_state_reg[3]_i_7/O
                         net (fo=2, routed)           0.657     9.556    calculator/next_state_reg[3]_i_7_n_0
    SLICE_X35Y102        LUT6 (Prop_lut6_I5_O)        0.124     9.680 r  calculator/next_state_reg[4]_i_4/O
                         net (fo=1, routed)           0.647    10.327    calculator/next_state_reg[4]_i_4_n_0
    SLICE_X33Y102        LUT5 (Prop_lut5_I0_O)        0.124    10.451 r  calculator/next_state_reg[4]_i_2/O
                         net (fo=1, routed)           0.000    10.451    calculator/next_state_reg[4]_i_2_n_0
    SLICE_X33Y102        MUXF7 (Prop_muxf7_I0_O)      0.212    10.663 r  calculator/next_state_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    10.663    calculator/next_state_reg[4]_i_1_n_0
    SLICE_X33Y102        LDCE                                         r  calculator/next_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 translator/length_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_next_state_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.796ns  (logic 0.992ns (20.684%)  route 3.804ns (79.316%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.619     5.567    translator/CLK
    SLICE_X35Y113        FDRE                                         r  translator/length_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y113        FDRE (Prop_fdre_C_Q)         0.419     5.986 r  translator/length_reg[2]/Q
                         net (fo=30, routed)          1.671     7.658    translator/output_length[2]
    SLICE_X35Y112        LUT6 (Prop_lut6_I3_O)        0.299     7.957 r  translator/FSM_onehot_next_state_reg[9]_i_3/O
                         net (fo=1, routed)           0.526     8.482    translator/FSM_onehot_next_state_reg[9]_i_3_n_0
    SLICE_X34Y112        LUT6 (Prop_lut6_I4_O)        0.124     8.606 f  translator/FSM_onehot_next_state_reg[9]_i_2/O
                         net (fo=2, routed)           0.962     9.569    translator/FSM_onehot_next_state_reg[9]_i_2_n_0
    SLICE_X34Y109        LUT3 (Prop_lut3_I1_O)        0.150     9.719 r  translator/FSM_onehot_next_state_reg[9]_i_1/O
                         net (fo=1, routed)           0.644    10.363    translator_n_106
    SLICE_X34Y109        LDCE                                         r  FSM_onehot_next_state_reg[9]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_next_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.128ns (46.839%)  route 0.145ns (53.161%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.565     1.700    clk_IBUF_BUFG
    SLICE_X32Y105        FDRE                                         r  FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y105        FDRE (Prop_fdre_C_Q)         0.128     1.828 r  FSM_onehot_state_reg[2]/Q
                         net (fo=34, routed)          0.145     1.974    input_array
    SLICE_X32Y106        LDCE                                         r  FSM_onehot_next_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_next_state_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.141ns (40.703%)  route 0.205ns (59.297%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.563     1.698    clk_IBUF_BUFG
    SLICE_X35Y109        FDRE                                         r  FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y109        FDRE (Prop_fdre_C_Q)         0.141     1.839 r  FSM_onehot_state_reg[11]/Q
                         net (fo=11, routed)          0.205     2.045    output_iterator
    SLICE_X34Y108        LDCE                                         r  FSM_onehot_next_state_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_next_state_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.186ns (53.728%)  route 0.160ns (46.272%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.564     1.699    clk_IBUF_BUFG
    SLICE_X33Y107        FDRE                                         r  FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y107        FDRE (Prop_fdre_C_Q)         0.141     1.840 r  FSM_onehot_state_reg[6]/Q
                         net (fo=4, routed)           0.160     2.001    calculator/FSM_onehot_state_reg[6][1]
    SLICE_X32Y107        LUT3 (Prop_lut3_I2_O)        0.045     2.046 r  calculator/FSM_onehot_next_state_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.046    calculator_n_32
    SLICE_X32Y107        LDCE                                         r  FSM_onehot_next_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_next_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.141ns (40.585%)  route 0.206ns (59.415%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.565     1.700    clk_IBUF_BUFG
    SLICE_X32Y105        FDRE                                         r  FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y105        FDRE (Prop_fdre_C_Q)         0.141     1.841 r  FSM_onehot_state_reg[3]/Q
                         net (fo=7, routed)           0.206     2.048    input_iterator
    SLICE_X32Y107        LDCE                                         r  FSM_onehot_next_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_next_state_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.188ns (53.495%)  route 0.163ns (46.505%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.563     1.698    clk_IBUF_BUFG
    SLICE_X35Y109        FDRE                                         r  FSM_onehot_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y109        FDRE (Prop_fdre_C_Q)         0.141     1.839 r  FSM_onehot_state_reg[10]/Q
                         net (fo=4, routed)           0.163     2.003    writer/Q[1]
    SLICE_X34Y109        LUT3 (Prop_lut3_I2_O)        0.047     2.050 r  writer/FSM_onehot_next_state_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     2.050    writer_n_2
    SLICE_X34Y109        LDCE                                         r  FSM_onehot_next_state_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 calculator/state_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calculator/next_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.251ns (65.145%)  route 0.134ns (34.855%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.566     1.701    calculator/clk_IBUF_BUFG
    SLICE_X32Y101        FDRE                                         r  calculator/state_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.141     1.842 r  calculator/state_reg[1]_rep__0/Q
                         net (fo=122, routed)         0.134     1.977    calculator/state_reg[1]_rep__0_n_0
    SLICE_X33Y102        LUT6 (Prop_lut6_I0_O)        0.045     2.022 r  calculator/next_state_reg[4]_i_3/O
                         net (fo=1, routed)           0.000     2.022    calculator/next_state_reg[4]_i_3_n_0
    SLICE_X33Y102        MUXF7 (Prop_muxf7_I1_O)      0.065     2.087 r  calculator/next_state_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.087    calculator/next_state_reg[4]_i_1_n_0
    SLICE_X33Y102        LDCE                                         r  calculator/next_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.186ns (44.343%)  route 0.233ns (55.657%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.564     1.699    clk_IBUF_BUFG
    SLICE_X33Y108        FDRE                                         r  FSM_onehot_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y108        FDRE (Prop_fdre_C_Q)         0.141     1.840 r  FSM_onehot_state_reg[12]/Q
                         net (fo=3, routed)           0.233     2.074    translator/FSM_onehot_state_reg[0][3]
    SLICE_X34Y109        LUT2 (Prop_lut2_I0_O)        0.045     2.119 r  translator/FSM_onehot_next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.119    translator_n_109
    SLICE_X34Y109        LDCE                                         r  FSM_onehot_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_next_state_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.465ns  (logic 0.186ns (40.038%)  route 0.279ns (59.962%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.564     1.699    clk_IBUF_BUFG
    SLICE_X33Y107        FDRE                                         r  FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y107        FDRE (Prop_fdre_C_Q)         0.141     1.840 r  FSM_onehot_state_reg[6]/Q
                         net (fo=4, routed)           0.169     2.010    translator/FSM_onehot_state_reg[0][0]
    SLICE_X32Y107        LUT4 (Prop_lut4_I3_O)        0.045     2.055 r  translator/FSM_onehot_next_state_reg[7]_i_1/O
                         net (fo=1, routed)           0.109     2.164    translator_n_108
    SLICE_X32Y107        LDCE                                         r  FSM_onehot_next_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 calculator/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calculator/next_state_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.494ns  (logic 0.186ns (37.684%)  route 0.308ns (62.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.566     1.701    calculator/clk_IBUF_BUFG
    SLICE_X32Y102        FDRE                                         r  calculator/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.141     1.842 r  calculator/state_reg[4]/Q
                         net (fo=77, routed)          0.252     2.094    calculator/state[4]
    SLICE_X34Y102        LUT6 (Prop_lut6_I3_O)        0.045     2.139 r  calculator/next_state_reg[5]_i_1/O
                         net (fo=1, routed)           0.056     2.195    calculator/next_state_reg[5]_i_1_n_0
    SLICE_X35Y102        LDCE                                         r  calculator/next_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_next_state_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.546ns  (logic 0.186ns (34.054%)  route 0.360ns (65.946%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.563     1.698    clk_IBUF_BUFG
    SLICE_X35Y109        FDRE                                         r  FSM_onehot_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y109        FDRE (Prop_fdre_C_Q)         0.141     1.839 r  FSM_onehot_state_reg[10]/Q
                         net (fo=4, routed)           0.163     2.003    writer/Q[1]
    SLICE_X34Y109        LUT2 (Prop_lut2_I1_O)        0.045     2.048 r  writer/FSM_onehot_next_state_reg[11]_i_1/O
                         net (fo=1, routed)           0.197     2.245    writer_n_1
    SLICE_X34Y109        LDCE                                         r  FSM_onehot_next_state_reg[11]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            reader/div_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.301ns  (logic 2.220ns (26.749%)  route 6.081ns (73.251%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        5.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.264ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rx_IBUF_inst/O
                         net (fo=9, routed)           3.368     4.836    reader/rx_IBUF
    SLICE_X50Y94         LUT5 (Prop_lut5_I3_O)        0.148     4.984 f  reader/div_cnt[9]_i_7/O
                         net (fo=1, routed)           0.810     5.794    reader/div_cnt[9]_i_7_n_0
    SLICE_X49Y94         LUT6 (Prop_lut6_I5_O)        0.328     6.122 r  reader/div_cnt[9]_i_4/O
                         net (fo=1, routed)           0.754     6.876    reader/div_cnt[9]_i_4_n_0
    SLICE_X50Y94         LUT6 (Prop_lut6_I0_O)        0.124     7.000 r  reader/div_cnt[9]_i_3/O
                         net (fo=10, routed)          0.583     7.583    reader/div_cnt[9]_i_3_n_0
    SLICE_X51Y95         LUT3 (Prop_lut3_I0_O)        0.153     7.736 r  reader/div_cnt[1]_i_1/O
                         net (fo=1, routed)           0.565     8.301    reader/p_0_in[1]
    SLICE_X51Y95         FDRE                                         r  reader/div_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.511     5.264    reader/CLK
    SLICE_X51Y95         FDRE                                         r  reader/div_cnt_reg[1]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            reader/div_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.220ns  (logic 2.191ns (26.659%)  route 6.029ns (73.341%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=2)
  Clock Path Skew:        5.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.264ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rx_IBUF_inst/O
                         net (fo=9, routed)           3.368     4.836    reader/rx_IBUF
    SLICE_X50Y94         LUT5 (Prop_lut5_I3_O)        0.148     4.984 f  reader/div_cnt[9]_i_7/O
                         net (fo=1, routed)           0.810     5.794    reader/div_cnt[9]_i_7_n_0
    SLICE_X49Y94         LUT6 (Prop_lut6_I5_O)        0.328     6.122 r  reader/div_cnt[9]_i_4/O
                         net (fo=1, routed)           0.754     6.876    reader/div_cnt[9]_i_4_n_0
    SLICE_X50Y94         LUT6 (Prop_lut6_I0_O)        0.124     7.000 r  reader/div_cnt[9]_i_3/O
                         net (fo=10, routed)          1.096     8.096    reader/div_cnt[9]_i_3_n_0
    SLICE_X51Y95         LUT5 (Prop_lut5_I0_O)        0.124     8.220 r  reader/div_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     8.220    reader/p_0_in[6]
    SLICE_X51Y95         FDRE                                         r  reader/div_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.511     5.264    reader/CLK
    SLICE_X51Y95         FDRE                                         r  reader/div_cnt_reg[6]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            reader/div_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.127ns  (logic 2.219ns (27.311%)  route 5.907ns (72.689%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=2)
  Clock Path Skew:        5.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.266ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rx_IBUF_inst/O
                         net (fo=9, routed)           3.368     4.836    reader/rx_IBUF
    SLICE_X50Y94         LUT5 (Prop_lut5_I3_O)        0.148     4.984 f  reader/div_cnt[9]_i_7/O
                         net (fo=1, routed)           0.810     5.794    reader/div_cnt[9]_i_7_n_0
    SLICE_X49Y94         LUT6 (Prop_lut6_I5_O)        0.328     6.122 r  reader/div_cnt[9]_i_4/O
                         net (fo=1, routed)           0.754     6.876    reader/div_cnt[9]_i_4_n_0
    SLICE_X50Y94         LUT6 (Prop_lut6_I0_O)        0.124     7.000 r  reader/div_cnt[9]_i_3/O
                         net (fo=10, routed)          0.974     7.975    reader/div_cnt[9]_i_3_n_0
    SLICE_X49Y94         LUT5 (Prop_lut5_I0_O)        0.152     8.127 r  reader/div_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     8.127    reader/p_0_in[3]
    SLICE_X49Y94         FDRE                                         r  reader/div_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.513     5.266    reader/CLK
    SLICE_X49Y94         FDRE                                         r  reader/div_cnt_reg[3]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            reader/div_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.099ns  (logic 2.191ns (27.059%)  route 5.907ns (72.941%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        5.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.266ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rx_IBUF_inst/O
                         net (fo=9, routed)           3.368     4.836    reader/rx_IBUF
    SLICE_X50Y94         LUT5 (Prop_lut5_I3_O)        0.148     4.984 f  reader/div_cnt[9]_i_7/O
                         net (fo=1, routed)           0.810     5.794    reader/div_cnt[9]_i_7_n_0
    SLICE_X49Y94         LUT6 (Prop_lut6_I5_O)        0.328     6.122 r  reader/div_cnt[9]_i_4/O
                         net (fo=1, routed)           0.754     6.876    reader/div_cnt[9]_i_4_n_0
    SLICE_X50Y94         LUT6 (Prop_lut6_I0_O)        0.124     7.000 r  reader/div_cnt[9]_i_3/O
                         net (fo=10, routed)          0.974     7.975    reader/div_cnt[9]_i_3_n_0
    SLICE_X49Y94         LUT4 (Prop_lut4_I0_O)        0.124     8.099 r  reader/div_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     8.099    reader/p_0_in[2]
    SLICE_X49Y94         FDRE                                         r  reader/div_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.513     5.266    reader/CLK
    SLICE_X49Y94         FDRE                                         r  reader/div_cnt_reg[2]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            reader/div_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.068ns  (logic 2.191ns (27.161%)  route 5.877ns (72.839%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=3)
  Clock Path Skew:        5.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.264ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rx_IBUF_inst/O
                         net (fo=9, routed)           3.368     4.836    reader/rx_IBUF
    SLICE_X50Y94         LUT5 (Prop_lut5_I3_O)        0.148     4.984 f  reader/div_cnt[9]_i_7/O
                         net (fo=1, routed)           0.810     5.794    reader/div_cnt[9]_i_7_n_0
    SLICE_X49Y94         LUT6 (Prop_lut6_I5_O)        0.328     6.122 r  reader/div_cnt[9]_i_4/O
                         net (fo=1, routed)           0.754     6.876    reader/div_cnt[9]_i_4_n_0
    SLICE_X50Y94         LUT6 (Prop_lut6_I0_O)        0.124     7.000 r  reader/div_cnt[9]_i_3/O
                         net (fo=10, routed)          0.944     7.944    reader/div_cnt[9]_i_3_n_0
    SLICE_X50Y95         LUT6 (Prop_lut6_I0_O)        0.124     8.068 r  reader/div_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     8.068    reader/p_0_in[5]
    SLICE_X50Y95         FDRE                                         r  reader/div_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.511     5.264    reader/CLK
    SLICE_X50Y95         FDRE                                         r  reader/div_cnt_reg[5]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            reader/div_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.047ns  (logic 2.191ns (27.232%)  route 5.856ns (72.768%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=3)
  Clock Path Skew:        5.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.264ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rx_IBUF_inst/O
                         net (fo=9, routed)           3.368     4.836    reader/rx_IBUF
    SLICE_X50Y94         LUT5 (Prop_lut5_I3_O)        0.148     4.984 f  reader/div_cnt[9]_i_7/O
                         net (fo=1, routed)           0.810     5.794    reader/div_cnt[9]_i_7_n_0
    SLICE_X49Y94         LUT6 (Prop_lut6_I5_O)        0.328     6.122 r  reader/div_cnt[9]_i_4/O
                         net (fo=1, routed)           0.754     6.876    reader/div_cnt[9]_i_4_n_0
    SLICE_X50Y94         LUT6 (Prop_lut6_I0_O)        0.124     7.000 r  reader/div_cnt[9]_i_3/O
                         net (fo=10, routed)          0.923     7.923    reader/div_cnt[9]_i_3_n_0
    SLICE_X51Y95         LUT6 (Prop_lut6_I0_O)        0.124     8.047 r  reader/div_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     8.047    reader/p_0_in[7]
    SLICE_X51Y95         FDRE                                         r  reader/div_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.511     5.264    reader/CLK
    SLICE_X51Y95         FDRE                                         r  reader/div_cnt_reg[7]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            reader/div_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.042ns  (logic 2.191ns (27.249%)  route 5.851ns (72.751%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=3)
  Clock Path Skew:        5.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.264ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rx_IBUF_inst/O
                         net (fo=9, routed)           3.368     4.836    reader/rx_IBUF
    SLICE_X50Y94         LUT5 (Prop_lut5_I3_O)        0.148     4.984 f  reader/div_cnt[9]_i_7/O
                         net (fo=1, routed)           0.810     5.794    reader/div_cnt[9]_i_7_n_0
    SLICE_X49Y94         LUT6 (Prop_lut6_I5_O)        0.328     6.122 r  reader/div_cnt[9]_i_4/O
                         net (fo=1, routed)           0.754     6.876    reader/div_cnt[9]_i_4_n_0
    SLICE_X50Y94         LUT6 (Prop_lut6_I0_O)        0.124     7.000 r  reader/div_cnt[9]_i_3/O
                         net (fo=10, routed)          0.918     7.918    reader/div_cnt[9]_i_3_n_0
    SLICE_X51Y95         LUT6 (Prop_lut6_I0_O)        0.124     8.042 r  reader/div_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     8.042    reader/p_0_in[4]
    SLICE_X51Y95         FDRE                                         r  reader/div_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.511     5.264    reader/CLK
    SLICE_X51Y95         FDRE                                         r  reader/div_cnt_reg[4]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            reader/div_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.824ns  (logic 2.191ns (28.008%)  route 5.633ns (71.992%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        5.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.264ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rx_IBUF_inst/O
                         net (fo=9, routed)           3.368     4.836    reader/rx_IBUF
    SLICE_X50Y94         LUT5 (Prop_lut5_I3_O)        0.148     4.984 f  reader/div_cnt[9]_i_7/O
                         net (fo=1, routed)           0.810     5.794    reader/div_cnt[9]_i_7_n_0
    SLICE_X49Y94         LUT6 (Prop_lut6_I5_O)        0.328     6.122 r  reader/div_cnt[9]_i_4/O
                         net (fo=1, routed)           0.754     6.876    reader/div_cnt[9]_i_4_n_0
    SLICE_X50Y94         LUT6 (Prop_lut6_I0_O)        0.124     7.000 r  reader/div_cnt[9]_i_3/O
                         net (fo=10, routed)          0.700     7.700    reader/div_cnt[9]_i_3_n_0
    SLICE_X50Y95         LUT2 (Prop_lut2_I0_O)        0.124     7.824 r  reader/div_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     7.824    reader/p_0_in[0]
    SLICE_X50Y95         FDRE                                         r  reader/div_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.511     5.264    reader/CLK
    SLICE_X50Y95         FDRE                                         r  reader/div_cnt_reg[0]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            reader/div_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.658ns  (logic 2.191ns (28.616%)  route 5.467ns (71.384%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        5.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.264ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rx_IBUF_inst/O
                         net (fo=9, routed)           3.368     4.836    reader/rx_IBUF
    SLICE_X50Y94         LUT5 (Prop_lut5_I3_O)        0.148     4.984 f  reader/div_cnt[9]_i_7/O
                         net (fo=1, routed)           0.810     5.794    reader/div_cnt[9]_i_7_n_0
    SLICE_X49Y94         LUT6 (Prop_lut6_I5_O)        0.328     6.122 r  reader/div_cnt[9]_i_4/O
                         net (fo=1, routed)           0.754     6.876    reader/div_cnt[9]_i_4_n_0
    SLICE_X50Y94         LUT6 (Prop_lut6_I0_O)        0.124     7.000 r  reader/div_cnt[9]_i_3/O
                         net (fo=10, routed)          0.534     7.534    reader/div_cnt[9]_i_3_n_0
    SLICE_X50Y94         LUT4 (Prop_lut4_I0_O)        0.124     7.658 r  reader/div_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     7.658    reader/p_0_in[8]
    SLICE_X50Y94         FDRE                                         r  reader/div_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.511     5.264    reader/CLK
    SLICE_X50Y94         FDRE                                         r  reader/div_cnt_reg[8]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            reader/div_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.651ns  (logic 2.184ns (28.550%)  route 5.467ns (71.450%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=2)
  Clock Path Skew:        5.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.264ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rx_IBUF_inst/O
                         net (fo=9, routed)           3.368     4.836    reader/rx_IBUF
    SLICE_X50Y94         LUT5 (Prop_lut5_I3_O)        0.148     4.984 f  reader/div_cnt[9]_i_7/O
                         net (fo=1, routed)           0.810     5.794    reader/div_cnt[9]_i_7_n_0
    SLICE_X49Y94         LUT6 (Prop_lut6_I5_O)        0.328     6.122 r  reader/div_cnt[9]_i_4/O
                         net (fo=1, routed)           0.754     6.876    reader/div_cnt[9]_i_4_n_0
    SLICE_X50Y94         LUT6 (Prop_lut6_I0_O)        0.124     7.000 r  reader/div_cnt[9]_i_3/O
                         net (fo=10, routed)          0.534     7.534    reader/div_cnt[9]_i_3_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.117     7.651 r  reader/div_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     7.651    reader/p_0_in[9]
    SLICE_X50Y94         FDRE                                         r  reader/div_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.511     5.264    reader/CLK
    SLICE_X50Y94         FDRE                                         r  reader/div_cnt_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_next_state_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.158ns (58.555%)  route 0.112ns (41.445%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y106        LDCE                         0.000     0.000 r  FSM_onehot_next_state_reg[3]/G
    SLICE_X32Y106        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  FSM_onehot_next_state_reg[3]/Q
                         net (fo=1, routed)           0.112     0.270    FSM_onehot_next_state_reg_n_0_[3]
    SLICE_X32Y105        FDRE                                         r  FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.836     2.226    clk_IBUF_BUFG
    SLICE_X32Y105        FDRE                                         r  FSM_onehot_state_reg[3]/C

Slack:                    inf
  Source:                 FSM_onehot_next_state_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            FSM_onehot_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.271ns  (logic 0.158ns (58.334%)  route 0.113ns (41.666%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y106        LDCE                         0.000     0.000 r  FSM_onehot_next_state_reg[5]/G
    SLICE_X32Y106        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  FSM_onehot_next_state_reg[5]/Q
                         net (fo=1, routed)           0.113     0.271    FSM_onehot_next_state_reg_n_0_[5]
    SLICE_X32Y105        FDRE                                         r  FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.836     2.226    clk_IBUF_BUFG
    SLICE_X32Y105        FDRE                                         r  FSM_onehot_state_reg[5]/C

Slack:                    inf
  Source:                 FSM_onehot_next_state_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            FSM_onehot_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.158ns (57.248%)  route 0.118ns (42.752%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        LDCE                         0.000     0.000 r  FSM_onehot_next_state_reg[6]/G
    SLICE_X32Y107        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  FSM_onehot_next_state_reg[6]/Q
                         net (fo=1, routed)           0.118     0.276    FSM_onehot_next_state_reg_n_0_[6]
    SLICE_X33Y107        FDRE                                         r  FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.835     2.225    clk_IBUF_BUFG
    SLICE_X33Y107        FDRE                                         r  FSM_onehot_state_reg[6]/C

Slack:                    inf
  Source:                 FSM_onehot_next_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.158ns (56.949%)  route 0.119ns (43.051%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y106        LDCE                         0.000     0.000 r  FSM_onehot_next_state_reg[2]/G
    SLICE_X32Y106        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  FSM_onehot_next_state_reg[2]/Q
                         net (fo=1, routed)           0.119     0.277    FSM_onehot_next_state_reg_n_0_[2]
    SLICE_X32Y105        FDRE                                         r  FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.836     2.226    clk_IBUF_BUFG
    SLICE_X32Y105        FDRE                                         r  FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 FSM_onehot_next_state_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            FSM_onehot_state_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.178ns (60.510%)  route 0.116ns (39.490%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        LDCE                         0.000     0.000 r  FSM_onehot_next_state_reg[10]/G
    SLICE_X34Y109        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  FSM_onehot_next_state_reg[10]/Q
                         net (fo=1, routed)           0.116     0.294    FSM_onehot_next_state_reg_n_0_[10]
    SLICE_X35Y109        FDRE                                         r  FSM_onehot_state_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.834     2.224    clk_IBUF_BUFG
    SLICE_X35Y109        FDRE                                         r  FSM_onehot_state_reg[10]/C

Slack:                    inf
  Source:                 FSM_onehot_next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.158ns (49.508%)  route 0.161ns (50.492%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y106        LDCE                         0.000     0.000 r  FSM_onehot_next_state_reg[1]/G
    SLICE_X33Y106        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  FSM_onehot_next_state_reg[1]/Q
                         net (fo=1, routed)           0.161     0.319    FSM_onehot_next_state_reg_n_0_[1]
    SLICE_X34Y106        FDRE                                         r  FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.835     2.225    clk_IBUF_BUFG
    SLICE_X34Y106        FDRE                                         r  FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 calculator/next_state_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            calculator/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.337ns  (logic 0.220ns (65.339%)  route 0.117ns (34.661%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y102        LDCE                         0.000     0.000 r  calculator/next_state_reg[3]/G
    SLICE_X33Y102        LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  calculator/next_state_reg[3]/Q
                         net (fo=1, routed)           0.117     0.337    calculator/next_state[3]
    SLICE_X34Y102        FDRE                                         r  calculator/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.836     2.226    calculator/clk_IBUF_BUFG
    SLICE_X34Y102        FDRE                                         r  calculator/state_reg[3]/C

Slack:                    inf
  Source:                 calculator/next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            calculator/state_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.339ns  (logic 0.220ns (64.921%)  route 0.119ns (35.079%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        LDCE                         0.000     0.000 r  calculator/next_state_reg[1]/G
    SLICE_X33Y101        LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  calculator/next_state_reg[1]/Q
                         net (fo=3, routed)           0.119     0.339    calculator/next_state[1]
    SLICE_X32Y101        FDRE                                         r  calculator/state_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.837     2.227    calculator/clk_IBUF_BUFG
    SLICE_X32Y101        FDRE                                         r  calculator/state_reg[1]_rep__0/C

Slack:                    inf
  Source:                 FSM_onehot_next_state_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            FSM_onehot_state_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.347ns  (logic 0.178ns (51.286%)  route 0.169ns (48.714%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y108        LDCE                         0.000     0.000 r  FSM_onehot_next_state_reg[12]/G
    SLICE_X34Y108        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  FSM_onehot_next_state_reg[12]/Q
                         net (fo=1, routed)           0.169     0.347    FSM_onehot_next_state_reg_n_0_[12]
    SLICE_X33Y108        FDRE                                         r  FSM_onehot_state_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.835     2.225    clk_IBUF_BUFG
    SLICE_X33Y108        FDRE                                         r  FSM_onehot_state_reg[12]/C

Slack:                    inf
  Source:                 FSM_onehot_next_state_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            FSM_onehot_state_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.350ns  (logic 0.178ns (50.798%)  route 0.172ns (49.202%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        LDCE                         0.000     0.000 r  FSM_onehot_next_state_reg[9]/G
    SLICE_X34Y109        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  FSM_onehot_next_state_reg[9]/Q
                         net (fo=1, routed)           0.172     0.350    FSM_onehot_next_state_reg_n_0_[9]
    SLICE_X33Y109        FDRE                                         r  FSM_onehot_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.835     2.225    clk_IBUF_BUFG
    SLICE_X33Y109        FDRE                                         r  FSM_onehot_state_reg[9]/C





