# 5stage-pipelined-cpu

Five-stage pipelined CPU written in SystemVerilog. The image below shows the components and the five stages. Not pictured in the image is a control system that determines the control signals. 

![image](https://user-images.githubusercontent.com/72935428/210109509-f4e97ad3-6d55-41d6-824c-8d7d5b98858c.png)

