<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=UTF-8" http-equiv="Content-Type"/><title>MAIR_EL1</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">MAIR_EL1, Memory Attribute Indirection Register (EL1)</h1><p>The MAIR_EL1 characteristics are:</p><h2>Purpose</h2><p>Provides the memory attribute encodings corresponding to the possible AttrIndx values in a Long-descriptor format translation table entry for stage 1 translations at EL1.</p><h2>Configuration</h2><p>AArch64 System register MAIR_EL1 bits [31:0]
            
                are architecturally mapped to
              AArch32 System register <a href="AArch32-prrr.html">PRRR[31:0]
            </a> when TTBCR.EAE == 0.
          </p><p>AArch64 System register MAIR_EL1 bits [31:0]
            
                are architecturally mapped to
              AArch32 System register <a href="AArch32-mair0.html">MAIR0[31:0]
            </a> when TTBCR.EAE == 1.
          </p><p>AArch64 System register MAIR_EL1 bits [63:32]
            
                are architecturally mapped to
              AArch32 System register <a href="AArch32-nmrr.html">NMRR[31:0]
            </a> when TTBCR.EAE == 0.
          </p><p>AArch64 System register MAIR_EL1 bits [63:32]
            
                are architecturally mapped to
              AArch32 System register <a href="AArch32-mair1.html">MAIR1[31:0]
            </a> when TTBCR.EAE == 1.
          </p><p><del class="nocount">
                RW fields in this register reset to architecturally </del><span class="arm-defined-word"><del class="nocount">UNKNOWN</del></span><del class="nocount"> values.
              </del></p><h2>Attributes</h2><p>MAIR_EL1 is a 64-bit register.</p><h2>Field descriptions</h2><p>The MAIR_EL1 bit assignments are:</p><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8"><a href="#Attr&lt;n>_63">Attr7</a></td><td class="lr" colspan="8"><a href="#Attr&lt;n>_63">Attr6</a></td><td class="lr" colspan="8"><a href="#Attr&lt;n>_63">Attr5</a></td><td class="lr" colspan="8"><a href="#Attr&lt;n>_63">Attr4</a></td></tr><tr class="firstrow"><td class="lr" colspan="8"><a href="#Attr&lt;n>_63">Attr3</a></td><td class="lr" colspan="8"><a href="#Attr&lt;n>_63">Attr2</a></td><td class="lr" colspan="8"><a href="#Attr&lt;n>_63">Attr1</a></td><td class="lr" colspan="8"><a href="#Attr&lt;n>_63">Attr0</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><div class="text_before_fields"><p>MAIR_EL1 is permitted to be cached in a TLB.</p></div><h4 id="Attr&lt;n>_63">Attr&lt;n>, bits [8n+7:8n], for n = 0 to 7</h4><p>The memory attribute encoding for an AttrIndx[2:0] entry in a Long descriptor format translation table entry, where AttrIndx[2:0] gives the value of &lt;n> in Attr&lt;n>.</p><p>Attr is encoded as follows:</p><table class="valuetable"><thead><tr><th>Attr</th><th>Meaning</th></tr></thead><tbody><tr><td>0b0000dd00</td><td>Device memory. See encoding of 'dd' for the type of Device
memory.</td></tr><tr><td>0b0000ddxx, (xx != 00)</td><td><span class="arm-defined-word">UNPREDICTABLE</span></td></tr><tr><td>0booooiiii,
(oooo != 0000 and iiii != 0000)</td><td>Normal memory. See encoding of 'oooo' and 'iiii' for the type
of Normal Memory.</td></tr><tr><td><span class="binarynumber">0b11110000</span></td><td>Tagged Normal Memory. Inner+Outer Write-Back <ins>Non-transient</ins><del>Non-Transient</del> memory,
Inner+Outer Read-Allocate, Inner+Outer Write-Allocate.</td></tr><tr><td><span class="binarynumber">0bxxxx0000</span>,
(xxxx != 0000 and xxxx != 1111)</td><td><span class="arm-defined-word">UNPREDICTABLE</span></td></tr></tbody></table><p>'dd' is encoded as follows:</p><table class="valuetable"><thead><tr><th>dd    | Meaning</th></tr></thead><tbody><tr><td><span class="binarynumber">0b00</span>  | Device-nGnRnE memory</td></tr><tr><td><span class="binarynumber">0b01</span>  | Device-nGnRE memory</td></tr><tr><td><span class="binarynumber">0b10</span>  | Device-nGRE memory</td></tr><tr><td><span class="binarynumber">0b11</span>  | Device-GRE memory</td></tr></tbody></table><p>'oooo' is encoded as follows:</p><table class="valuetable"><thead><tr><th>'oooo'</th><th>Meaning</th></tr></thead><tbody><tr><td><span class="binarynumber">0b0000</span></td><td>See encoding of Attr</td></tr><tr><td>0b00RW, RW not <span class="binarynumber">0b00</span></td><td>Normal memory, Outer Write-Through Transient</td></tr><tr><td><span class="binarynumber">0b0100</span></td><td>Normal memory, Outer Non-cacheable</td></tr><tr><td>0b01RW, RW not <span class="binarynumber">0b00</span></td><td>Normal memory, Outer Write-Back Transient</td></tr><tr><td>0b10RW</td><td>Normal memory, Outer Write-Through Non-transient</td></tr><tr><td>0b11RW</td><td>Normal memory, Outer Write-Back Non-transient</td></tr></tbody></table><p>R = Outer Read-Allocate policy, W = Outer Write-Allocate policy.</p><p>'iiii' is encoded as follows:</p><table class="valuetable"><thead><tr><th>'iiii'</th><th>Meaning</th></tr></thead><tbody><tr><td><span class="binarynumber">0b0000</span></td><td>See encoding of Attr</td></tr><tr><td>0b00RW, RW not <span class="binarynumber">0b00</span></td><td>Normal memory, Inner Write-Through Transient</td></tr><tr><td><span class="binarynumber">0b0100</span></td><td>Normal memory, Inner Non-cacheable</td></tr><tr><td>0b01RW, RW not <span class="binarynumber">0b00</span></td><td>Normal memory, Inner Write-Back Transient</td></tr><tr><td>0b10RW</td><td>Normal memory, Inner Write-Through Non-transient</td></tr><tr><td>0b11RW</td><td>Normal memory, Inner Write-Back Non-transient</td></tr></tbody></table><p>R = Inner Read-Allocate policy, W = Inner Write-Allocate policy.</p><p>The R and W bits in 'oooo' and 'iiii' fields have the following meanings:</p><table class="valuetable"><thead><tr><th>R or W</th><th>Meaning</th></tr></thead><tbody><tr><td><span class="binarynumber">0b0</span></td><td>No Allocate</td></tr><tr><td><span class="binarynumber">0b1</span></td><td>Allocate</td></tr></tbody></table><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><div class="text_after_fields"></div><div class="access_mechanisms"><h2>Accessing the MAIR_EL1</h2><p>When <a href="AArch64-hcr_el2.html">HCR_EL2</a>.E2H is 1, without explicit synchronization, access from EL3 using the mnemonic MAIR_EL1 or MAIR_EL12 are not guaranteed to be ordered with respect to accesses using the other mnemonic.</p><p>Accesses to this register use the following encodings:</p><h4 class="assembler">MRS &lt;Xt>, MAIR_EL1</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b000</td><td>0b1010</td><td>0b0010</td><td>0b000</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HCR_EL2.TRVM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; (!HaveEL(EL3) || SCR_EL3.FGTEn == '1') &amp;&amp; HFGRTR_EL2.MAIR_EL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HCR_EL2.&lt;NV2,NV1,NV> == '111' then
        return NVMem[0x140];
    else
        return MAIR_EL1;
elsif PSTATE.EL == EL2 then
    if HCR_EL2.E2H == '1' then
        return MAIR_EL2;
    else
        return MAIR_EL1;
elsif PSTATE.EL == EL3 then
    return MAIR_EL1;
              </p><h4 class="assembler">MSR MAIR_EL1, &lt;Xt></h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b000</td><td>0b1010</td><td>0b0010</td><td>0b000</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HCR_EL2.TVM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; (!HaveEL(EL3) || SCR_EL3.FGTEn == '1') &amp;&amp; HFGWTR_EL2.MAIR_EL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HCR_EL2.&lt;NV2,NV1,NV> == '111' then
        NVMem[0x140] = X[t];
    else
        MAIR_EL1 = X[t];
elsif PSTATE.EL == EL2 then
    if HCR_EL2.E2H == '1' then
        MAIR_EL2 = X[t];
    else
        MAIR_EL1 = X[t];
elsif PSTATE.EL == EL3 then
    MAIR_EL1 = X[t];
              </p><h4 class="assembler">MRS &lt;Xt>, MAIR_EL12</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b101</td><td>0b1010</td><td>0b0010</td><td>0b000</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; HCR_EL2.&lt;NV2,NV1,NV> == '101' then
        return NVMem[0x140];
    elsif EL2Enabled() &amp;&amp; HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    if <del>EL2Enabled() &amp;&amp; </del>HCR_EL2.E2H == '1' then
        return MAIR_EL1;
    else
        UNDEFINED;
elsif PSTATE.EL == EL3 then
    if EL2Enabled()<ins> &amp;&amp; !ELUsingAArch32(EL2)</ins> &amp;&amp; HCR_EL2.E2H == '1' then
        return MAIR_EL1;
    else
        UNDEFINED;
              </p><h4 class="assembler">MSR MAIR_EL12, &lt;Xt></h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b101</td><td>0b1010</td><td>0b0010</td><td>0b000</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; HCR_EL2.&lt;NV2,NV1,NV> == '101' then
        NVMem[0x140] = X[t];
    elsif EL2Enabled() &amp;&amp; HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    if <del>EL2Enabled() &amp;&amp; </del>HCR_EL2.E2H == '1' then
        MAIR_EL1 = X[t];
    else
        UNDEFINED;
elsif PSTATE.EL == EL3 then
    if EL2Enabled()<ins> &amp;&amp; !ELUsingAArch32(EL2)</ins> &amp;&amp; HCR_EL2.E2H == '1' then
        MAIR_EL1 = X[t];
    else
        UNDEFINED;
              </p></div><br/><br/><hr/><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>13</ins><del>27</del>/<ins>12</ins><del>09</del>/2019 <ins>15</ins><del>18</del>:<ins>13</ins><del>48</del>; <ins>391b5248b29fb2f001ef74792eaacbd6fc72f211</ins><del>6134483bd14dc8c12a99c984cbfe3431cc1c9707</del></p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>