INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/velic/project_6/project_6.sim/sim_1/synth/timing/xsim/downcounter_testbench_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module down_counter
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/velic/project_6/project_6.srcs/sim_1/new/down_counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module downcounter_testbench
