# UART IP Core â€“ Verilog

## ðŸ“– Overview
A reusable **UART (Universal Asynchronous Receiver/Transmitter)** IP core written in **Verilog** and verified using **QuestaSim**.

## âš¡ Features
- Standard **N-8-1** format (No parity, 8 data bits, 1 stop bit)  
- Configurable baud rates (300â€“38400 bps)  
- Modular design: Baud Rate Generator, Receiver, Transmitter  
- Synthesizable for FPGA/ASIC  

## ðŸ“‚ Project Structure
src/ â†’ Verilog source files
â”‚ â”œâ”€â”€ uart_brg.v # Baud Rate Generator
â”‚ â”œâ”€â”€ transmitter.v # Transmitter
  â”‚ â”œâ”€â”€ uart_brg.v # Baud Rate Generator
â”‚ â”œâ”€â”€ uart_rx.v # Receiver
â”‚ â””â”€â”€ uart_top.v # Top-level integration
tb/ â†’ Testbenches & QuestaSim scripts
â”‚ â””â”€â”€ tb_uart.v
