[2025-09-15 19:08:42] START suite=spec trace=454.calculix-104B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/454.calculix-104B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2009961 heartbeat IPC: 4.975 cumulative IPC: 4.975 (Simulation time: 00 hr 00 min 30 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 4010643 heartbeat IPC: 4.998 cumulative IPC: 4.987 (Simulation time: 00 hr 00 min 58 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 4010643 cumulative IPC: 4.987 (Simulation time: 00 hr 00 min 58 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 4010643 cumulative IPC: 4.987 (Simulation time: 00 hr 00 min 58 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 8427045 heartbeat IPC: 2.264 cumulative IPC: 2.264 (Simulation time: 00 hr 01 min 35 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 12843512 heartbeat IPC: 2.264 cumulative IPC: 2.264 (Simulation time: 00 hr 02 min 13 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 17259925 heartbeat IPC: 2.264 cumulative IPC: 2.264 (Simulation time: 00 hr 02 min 47 sec)
Heartbeat CPU 0 instructions: 60000006 cycles: 21743233 heartbeat IPC: 2.23 cumulative IPC: 2.256 (Simulation time: 00 hr 03 min 13 sec)
Heartbeat CPU 0 instructions: 70000007 cycles: 26159633 heartbeat IPC: 2.264 cumulative IPC: 2.257 (Simulation time: 00 hr 03 min 50 sec)
Heartbeat CPU 0 instructions: 80000007 cycles: 30576072 heartbeat IPC: 2.264 cumulative IPC: 2.259 (Simulation time: 00 hr 04 min 26 sec)
Heartbeat CPU 0 instructions: 90000007 cycles: 34991552 heartbeat IPC: 2.265 cumulative IPC: 2.259 (Simulation time: 00 hr 04 min 47 sec)
Heartbeat CPU 0 instructions: 100000008 cycles: 39407393 heartbeat IPC: 2.265 cumulative IPC: 2.26 (Simulation time: 00 hr 05 min 08 sec)
Heartbeat CPU 0 instructions: 110000009 cycles: 43823719 heartbeat IPC: 2.264 cumulative IPC: 2.261 (Simulation time: 00 hr 05 min 30 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 44228939 cumulative IPC: 2.261 (Simulation time: 00 hr 05 min 51 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 44228939 cumulative IPC: 2.261 (Simulation time: 00 hr 05 min 51 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/454.calculix-104B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 2.261 instructions: 100000002 cycles: 44228939
CPU 0 Branch Prediction Accuracy: 72.36% MPKI: 24.92 Average ROB Occupancy at Mispredict: 53.28
Branch type MPKI
BRANCH_DIRECT_JUMP: 8e-05
BRANCH_INDIRECT: 1e-05
BRANCH_CONDITIONAL: 24.92
BRANCH_DIRECT_CALL: 7e-05
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 7e-05


====Backend Stall Breakdown====
ROB_STALL: 1989
LQ_STALL: 0
SQ_STALL: 2042


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: -nan
NON_REPLAY_LOAD: 2.9598215

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 1989

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 672

cpu0->cpu0_STLB TOTAL        ACCESS:         56 HIT:         10 MISS:         46 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:         56 HIT:         10 MISS:         46 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 662.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:       2703 HIT:       1469 MISS:       1234 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:       1322 HIT:        342 MISS:        980 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:        429 HIT:        254 MISS:        175 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:        872 HIT:        872 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:         80 HIT:          1 MISS:         79 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 129.5 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:     118668 HIT:     118591 MISS:         77 MSHR_MERGE:         10
cpu0->cpu0_L1I LOAD         ACCESS:     118668 HIT:     118591 MISS:         77 MSHR_MERGE:         10
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 137.1 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   28273356 HIT:   28269978 MISS:       3378 MSHR_MERGE:       1614
cpu0->cpu0_L1D LOAD         ACCESS:   26367105 HIT:   26364766 MISS:       2339 MSHR_MERGE:       1084
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    1906155 HIT:    1905196 MISS:        959 MSHR_MERGE:        530
cpu0->cpu0_L1D TRANSLATION  ACCESS:         96 HIT:         16 MISS:         80 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 98.69 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:      91730 HIT:      91721 MISS:          9 MSHR_MERGE:          4
cpu0->cpu0_ITLB LOAD         ACCESS:      91730 HIT:      91721 MISS:          9 MSHR_MERGE:          4
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 675.4 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   27843414 HIT:   27843269 MISS:        145 MSHR_MERGE:         94
cpu0->cpu0_DTLB LOAD         ACCESS:   27843414 HIT:   27843269 MISS:        145 MSHR_MERGE:         94
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 537.9 cycles
cpu0->LLC TOTAL        ACCESS:       1234 HIT:          0 MISS:       1234 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:        980 HIT:          0 MISS:        980 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:        175 HIT:          0 MISS:        175 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:         79 HIT:          0 MISS:         79 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 99.46 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         35
  ROW_BUFFER_MISS:       1199
  AVG DBUS CONGESTED CYCLE: 2.91
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0
  FULL:          0
Channel 0 REFRESHES ISSUED:       3685
[2025-09-15 19:14:34] END   suite=spec trace=454.calculix-104B (rc=0)
