============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Feb 05 2024  11:59:39 pm
  Module:                 fifo
  Operating conditions:   tsl18cio150_max (worst_case_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (3784 ps) Setup Check with Pin u_fifo_mem/mem_reg[15][7]/CP->D
          Group: I2R
     Startpoint: (F) i_wr_data_pad[7]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) u_fifo_mem/mem_reg[15][7]/D
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     648                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13477                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    1942                  
             Slack:=    3784                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            FIFO_Constraints.sdc_line_108 

#---------------------------------------------------------------------------------------------------------
#        Timing Point         Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                      (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  i_wr_data_pad[7]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_7/CIN                -       PAD->CIN F     pc3d01        16  172.1   916  1942    9692    (-,-) 
  u_fifo_mem/mem_reg[15][7]/D -       -        F     decrq1        16      -     -     0    9692    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 2: MET (3784 ps) Setup Check with Pin u_fifo_mem/mem_reg[15][6]/CP->D
          Group: I2R
     Startpoint: (F) i_wr_data_pad[6]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) u_fifo_mem/mem_reg[15][6]/D
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     648                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13477                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    1942                  
             Slack:=    3784                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            FIFO_Constraints.sdc_line_109 

#---------------------------------------------------------------------------------------------------------
#        Timing Point         Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                      (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  i_wr_data_pad[6]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_8/CIN                -       PAD->CIN F     pc3d01        16  172.1   916  1942    9692    (-,-) 
  u_fifo_mem/mem_reg[15][6]/D -       -        F     decrq1        16      -     -     0    9692    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 3: MET (3784 ps) Setup Check with Pin u_fifo_mem/mem_reg[15][5]/CP->D
          Group: I2R
     Startpoint: (F) i_wr_data_pad[5]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) u_fifo_mem/mem_reg[15][5]/D
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     648                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13477                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    1942                  
             Slack:=    3784                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            FIFO_Constraints.sdc_line_110 

#---------------------------------------------------------------------------------------------------------
#        Timing Point         Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                      (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  i_wr_data_pad[5]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_9/CIN                -       PAD->CIN F     pc3d01        16  172.1   916  1942    9692    (-,-) 
  u_fifo_mem/mem_reg[15][5]/D -       -        F     decrq1        16      -     -     0    9692    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 4: MET (3784 ps) Setup Check with Pin u_fifo_mem/mem_reg[15][4]/CP->D
          Group: I2R
     Startpoint: (F) i_wr_data_pad[4]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) u_fifo_mem/mem_reg[15][4]/D
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     648                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13477                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    1942                  
             Slack:=    3784                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            FIFO_Constraints.sdc_line_111 

#---------------------------------------------------------------------------------------------------------
#        Timing Point         Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                      (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  i_wr_data_pad[4]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_10/CIN               -       PAD->CIN F     pc3d01        16  172.1   916  1942    9692    (-,-) 
  u_fifo_mem/mem_reg[15][4]/D -       -        F     decrq1        16      -     -     0    9692    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 5: MET (3784 ps) Setup Check with Pin u_fifo_mem/mem_reg[15][3]/CP->D
          Group: I2R
     Startpoint: (F) i_wr_data_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) u_fifo_mem/mem_reg[15][3]/D
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     648                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13477                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    1942                  
             Slack:=    3784                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            FIFO_Constraints.sdc_line_112 

#---------------------------------------------------------------------------------------------------------
#        Timing Point         Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                      (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  i_wr_data_pad[3]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_11/CIN               -       PAD->CIN F     pc3d01        16  172.1   916  1942    9692    (-,-) 
  u_fifo_mem/mem_reg[15][3]/D -       -        F     decrq1        16      -     -     0    9692    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 6: MET (3784 ps) Setup Check with Pin u_fifo_mem/mem_reg[15][2]/CP->D
          Group: I2R
     Startpoint: (F) i_wr_data_pad[2]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) u_fifo_mem/mem_reg[15][2]/D
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     648                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13477                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    1942                  
             Slack:=    3784                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            FIFO_Constraints.sdc_line_113 

#---------------------------------------------------------------------------------------------------------
#        Timing Point         Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                      (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  i_wr_data_pad[2]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_12/CIN               -       PAD->CIN F     pc3d01        16  172.1   916  1942    9692    (-,-) 
  u_fifo_mem/mem_reg[15][2]/D -       -        F     decrq1        16      -     -     0    9692    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 7: MET (3784 ps) Setup Check with Pin u_fifo_mem/mem_reg[15][1]/CP->D
          Group: I2R
     Startpoint: (F) i_wr_data_pad[1]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) u_fifo_mem/mem_reg[15][1]/D
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     648                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13477                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    1942                  
             Slack:=    3784                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            FIFO_Constraints.sdc_line_114 

#---------------------------------------------------------------------------------------------------------
#        Timing Point         Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                      (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  i_wr_data_pad[1]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_13/CIN               -       PAD->CIN F     pc3d01        16  172.1   916  1942    9692    (-,-) 
  u_fifo_mem/mem_reg[15][1]/D -       -        F     decrq1        16      -     -     0    9692    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 8: MET (3784 ps) Setup Check with Pin u_fifo_mem/mem_reg[15][0]/CP->D
          Group: I2R
     Startpoint: (F) i_wr_data_pad[0]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) u_fifo_mem/mem_reg[15][0]/D
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     648                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13477                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    1942                  
             Slack:=    3784                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            FIFO_Constraints.sdc_line_115 

#---------------------------------------------------------------------------------------------------------
#        Timing Point         Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                      (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  i_wr_data_pad[0]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_14/CIN               -       PAD->CIN F     pc3d01        16  172.1   916  1942    9692    (-,-) 
  u_fifo_mem/mem_reg[15][0]/D -       -        F     decrq1        16      -     -     0    9692    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 9: MET (3784 ps) Setup Check with Pin u_fifo_mem/mem_reg[14][7]/CP->D
          Group: I2R
     Startpoint: (F) i_wr_data_pad[7]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) u_fifo_mem/mem_reg[14][7]/D
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     648                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13477                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    1942                  
             Slack:=    3784                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            FIFO_Constraints.sdc_line_108 

#---------------------------------------------------------------------------------------------------------
#        Timing Point         Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                      (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  i_wr_data_pad[7]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_7/CIN                -       PAD->CIN F     pc3d01        16  172.1   916  1942    9692    (-,-) 
  u_fifo_mem/mem_reg[14][7]/D -       -        F     decrq1        16      -     -     0    9692    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 10: MET (3784 ps) Setup Check with Pin u_fifo_mem/mem_reg[14][6]/CP->D
          Group: I2R
     Startpoint: (F) i_wr_data_pad[6]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) u_fifo_mem/mem_reg[14][6]/D
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     648                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13477                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    1942                  
             Slack:=    3784                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            FIFO_Constraints.sdc_line_109 

#---------------------------------------------------------------------------------------------------------
#        Timing Point         Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                      (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  i_wr_data_pad[6]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_8/CIN                -       PAD->CIN F     pc3d01        16  172.1   916  1942    9692    (-,-) 
  u_fifo_mem/mem_reg[14][6]/D -       -        F     decrq1        16      -     -     0    9692    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 11: MET (3784 ps) Setup Check with Pin u_fifo_mem/mem_reg[14][5]/CP->D
          Group: I2R
     Startpoint: (F) i_wr_data_pad[5]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) u_fifo_mem/mem_reg[14][5]/D
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     648                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13477                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    1942                  
             Slack:=    3784                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            FIFO_Constraints.sdc_line_110 

#---------------------------------------------------------------------------------------------------------
#        Timing Point         Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                      (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  i_wr_data_pad[5]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_9/CIN                -       PAD->CIN F     pc3d01        16  172.1   916  1942    9692    (-,-) 
  u_fifo_mem/mem_reg[14][5]/D -       -        F     decrq1        16      -     -     0    9692    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 12: MET (3784 ps) Setup Check with Pin u_fifo_mem/mem_reg[14][4]/CP->D
          Group: I2R
     Startpoint: (F) i_wr_data_pad[4]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) u_fifo_mem/mem_reg[14][4]/D
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     648                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13477                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    1942                  
             Slack:=    3784                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            FIFO_Constraints.sdc_line_111 

#---------------------------------------------------------------------------------------------------------
#        Timing Point         Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                      (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  i_wr_data_pad[4]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_10/CIN               -       PAD->CIN F     pc3d01        16  172.1   916  1942    9692    (-,-) 
  u_fifo_mem/mem_reg[14][4]/D -       -        F     decrq1        16      -     -     0    9692    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 13: MET (3784 ps) Setup Check with Pin u_fifo_mem/mem_reg[14][3]/CP->D
          Group: I2R
     Startpoint: (F) i_wr_data_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) u_fifo_mem/mem_reg[14][3]/D
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     648                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13477                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    1942                  
             Slack:=    3784                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            FIFO_Constraints.sdc_line_112 

#---------------------------------------------------------------------------------------------------------
#        Timing Point         Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                      (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  i_wr_data_pad[3]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_11/CIN               -       PAD->CIN F     pc3d01        16  172.1   916  1942    9692    (-,-) 
  u_fifo_mem/mem_reg[14][3]/D -       -        F     decrq1        16      -     -     0    9692    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 14: MET (3784 ps) Setup Check with Pin u_fifo_mem/mem_reg[14][2]/CP->D
          Group: I2R
     Startpoint: (F) i_wr_data_pad[2]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) u_fifo_mem/mem_reg[14][2]/D
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     648                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13477                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    1942                  
             Slack:=    3784                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            FIFO_Constraints.sdc_line_113 

#---------------------------------------------------------------------------------------------------------
#        Timing Point         Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                      (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  i_wr_data_pad[2]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_12/CIN               -       PAD->CIN F     pc3d01        16  172.1   916  1942    9692    (-,-) 
  u_fifo_mem/mem_reg[14][2]/D -       -        F     decrq1        16      -     -     0    9692    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 15: MET (3784 ps) Setup Check with Pin u_fifo_mem/mem_reg[14][1]/CP->D
          Group: I2R
     Startpoint: (F) i_wr_data_pad[1]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) u_fifo_mem/mem_reg[14][1]/D
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     648                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13477                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    1942                  
             Slack:=    3784                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            FIFO_Constraints.sdc_line_114 

#---------------------------------------------------------------------------------------------------------
#        Timing Point         Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                      (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  i_wr_data_pad[1]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_13/CIN               -       PAD->CIN F     pc3d01        16  172.1   916  1942    9692    (-,-) 
  u_fifo_mem/mem_reg[14][1]/D -       -        F     decrq1        16      -     -     0    9692    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 16: MET (3784 ps) Setup Check with Pin u_fifo_mem/mem_reg[14][0]/CP->D
          Group: I2R
     Startpoint: (F) i_wr_data_pad[0]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) u_fifo_mem/mem_reg[14][0]/D
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     648                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13477                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    1942                  
             Slack:=    3784                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            FIFO_Constraints.sdc_line_115 

#---------------------------------------------------------------------------------------------------------
#        Timing Point         Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                      (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  i_wr_data_pad[0]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_14/CIN               -       PAD->CIN F     pc3d01        16  172.1   916  1942    9692    (-,-) 
  u_fifo_mem/mem_reg[14][0]/D -       -        F     decrq1        16      -     -     0    9692    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 17: MET (3784 ps) Setup Check with Pin u_fifo_mem/mem_reg[13][7]/CP->D
          Group: I2R
     Startpoint: (F) i_wr_data_pad[7]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) u_fifo_mem/mem_reg[13][7]/D
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     648                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13477                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    1942                  
             Slack:=    3784                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            FIFO_Constraints.sdc_line_108 

#---------------------------------------------------------------------------------------------------------
#        Timing Point         Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                      (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  i_wr_data_pad[7]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_7/CIN                -       PAD->CIN F     pc3d01        16  172.1   916  1942    9692    (-,-) 
  u_fifo_mem/mem_reg[13][7]/D -       -        F     decrq1        16      -     -     0    9692    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 18: MET (3784 ps) Setup Check with Pin u_fifo_mem/mem_reg[13][6]/CP->D
          Group: I2R
     Startpoint: (F) i_wr_data_pad[6]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) u_fifo_mem/mem_reg[13][6]/D
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     648                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13477                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    1942                  
             Slack:=    3784                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            FIFO_Constraints.sdc_line_109 

#---------------------------------------------------------------------------------------------------------
#        Timing Point         Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                      (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  i_wr_data_pad[6]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_8/CIN                -       PAD->CIN F     pc3d01        16  172.1   916  1942    9692    (-,-) 
  u_fifo_mem/mem_reg[13][6]/D -       -        F     decrq1        16      -     -     0    9692    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 19: MET (3784 ps) Setup Check with Pin u_fifo_mem/mem_reg[13][5]/CP->D
          Group: I2R
     Startpoint: (F) i_wr_data_pad[5]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) u_fifo_mem/mem_reg[13][5]/D
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     648                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13477                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    1942                  
             Slack:=    3784                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            FIFO_Constraints.sdc_line_110 

#---------------------------------------------------------------------------------------------------------
#        Timing Point         Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                      (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  i_wr_data_pad[5]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_9/CIN                -       PAD->CIN F     pc3d01        16  172.1   916  1942    9692    (-,-) 
  u_fifo_mem/mem_reg[13][5]/D -       -        F     decrq1        16      -     -     0    9692    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 20: MET (3784 ps) Setup Check with Pin u_fifo_mem/mem_reg[13][4]/CP->D
          Group: I2R
     Startpoint: (F) i_wr_data_pad[4]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) u_fifo_mem/mem_reg[13][4]/D
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     648                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13477                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    1942                  
             Slack:=    3784                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            FIFO_Constraints.sdc_line_111 

#---------------------------------------------------------------------------------------------------------
#        Timing Point         Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                      (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  i_wr_data_pad[4]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_10/CIN               -       PAD->CIN F     pc3d01        16  172.1   916  1942    9692    (-,-) 
  u_fifo_mem/mem_reg[13][4]/D -       -        F     decrq1        16      -     -     0    9692    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 21: MET (3784 ps) Setup Check with Pin u_fifo_mem/mem_reg[13][3]/CP->D
          Group: I2R
     Startpoint: (F) i_wr_data_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) u_fifo_mem/mem_reg[13][3]/D
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     648                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13477                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    1942                  
             Slack:=    3784                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            FIFO_Constraints.sdc_line_112 

#---------------------------------------------------------------------------------------------------------
#        Timing Point         Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                      (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  i_wr_data_pad[3]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_11/CIN               -       PAD->CIN F     pc3d01        16  172.1   916  1942    9692    (-,-) 
  u_fifo_mem/mem_reg[13][3]/D -       -        F     decrq1        16      -     -     0    9692    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 22: MET (3784 ps) Setup Check with Pin u_fifo_mem/mem_reg[13][2]/CP->D
          Group: I2R
     Startpoint: (F) i_wr_data_pad[2]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) u_fifo_mem/mem_reg[13][2]/D
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     648                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13477                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    1942                  
             Slack:=    3784                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            FIFO_Constraints.sdc_line_113 

#---------------------------------------------------------------------------------------------------------
#        Timing Point         Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                      (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  i_wr_data_pad[2]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_12/CIN               -       PAD->CIN F     pc3d01        16  172.1   916  1942    9692    (-,-) 
  u_fifo_mem/mem_reg[13][2]/D -       -        F     decrq1        16      -     -     0    9692    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 23: MET (3784 ps) Setup Check with Pin u_fifo_mem/mem_reg[13][1]/CP->D
          Group: I2R
     Startpoint: (F) i_wr_data_pad[1]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) u_fifo_mem/mem_reg[13][1]/D
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     648                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13477                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    1942                  
             Slack:=    3784                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            FIFO_Constraints.sdc_line_114 

#---------------------------------------------------------------------------------------------------------
#        Timing Point         Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                      (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  i_wr_data_pad[1]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_13/CIN               -       PAD->CIN F     pc3d01        16  172.1   916  1942    9692    (-,-) 
  u_fifo_mem/mem_reg[13][1]/D -       -        F     decrq1        16      -     -     0    9692    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 24: MET (3784 ps) Setup Check with Pin u_fifo_mem/mem_reg[13][0]/CP->D
          Group: I2R
     Startpoint: (F) i_wr_data_pad[0]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) u_fifo_mem/mem_reg[13][0]/D
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     648                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13477                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    1942                  
             Slack:=    3784                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            FIFO_Constraints.sdc_line_115 

#---------------------------------------------------------------------------------------------------------
#        Timing Point         Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                      (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  i_wr_data_pad[0]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_14/CIN               -       PAD->CIN F     pc3d01        16  172.1   916  1942    9692    (-,-) 
  u_fifo_mem/mem_reg[13][0]/D -       -        F     decrq1        16      -     -     0    9692    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 25: MET (3784 ps) Setup Check with Pin u_fifo_mem/mem_reg[12][7]/CP->D
          Group: I2R
     Startpoint: (F) i_wr_data_pad[7]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) u_fifo_mem/mem_reg[12][7]/D
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     648                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13477                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    1942                  
             Slack:=    3784                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            FIFO_Constraints.sdc_line_108 

#---------------------------------------------------------------------------------------------------------
#        Timing Point         Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                      (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  i_wr_data_pad[7]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_7/CIN                -       PAD->CIN F     pc3d01        16  172.1   916  1942    9692    (-,-) 
  u_fifo_mem/mem_reg[12][7]/D -       -        F     decrq1        16      -     -     0    9692    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 26: MET (3784 ps) Setup Check with Pin u_fifo_mem/mem_reg[12][6]/CP->D
          Group: I2R
     Startpoint: (F) i_wr_data_pad[6]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) u_fifo_mem/mem_reg[12][6]/D
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     648                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13477                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    1942                  
             Slack:=    3784                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            FIFO_Constraints.sdc_line_109 

#---------------------------------------------------------------------------------------------------------
#        Timing Point         Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                      (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  i_wr_data_pad[6]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_8/CIN                -       PAD->CIN F     pc3d01        16  172.1   916  1942    9692    (-,-) 
  u_fifo_mem/mem_reg[12][6]/D -       -        F     decrq1        16      -     -     0    9692    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 27: MET (3784 ps) Setup Check with Pin u_fifo_mem/mem_reg[12][5]/CP->D
          Group: I2R
     Startpoint: (F) i_wr_data_pad[5]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) u_fifo_mem/mem_reg[12][5]/D
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     648                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13477                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    1942                  
             Slack:=    3784                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            FIFO_Constraints.sdc_line_110 

#---------------------------------------------------------------------------------------------------------
#        Timing Point         Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                      (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  i_wr_data_pad[5]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_9/CIN                -       PAD->CIN F     pc3d01        16  172.1   916  1942    9692    (-,-) 
  u_fifo_mem/mem_reg[12][5]/D -       -        F     decrq1        16      -     -     0    9692    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 28: MET (3784 ps) Setup Check with Pin u_fifo_mem/mem_reg[12][4]/CP->D
          Group: I2R
     Startpoint: (F) i_wr_data_pad[4]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) u_fifo_mem/mem_reg[12][4]/D
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     648                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13477                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    1942                  
             Slack:=    3784                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            FIFO_Constraints.sdc_line_111 

#---------------------------------------------------------------------------------------------------------
#        Timing Point         Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                      (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  i_wr_data_pad[4]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_10/CIN               -       PAD->CIN F     pc3d01        16  172.1   916  1942    9692    (-,-) 
  u_fifo_mem/mem_reg[12][4]/D -       -        F     decrq1        16      -     -     0    9692    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 29: MET (3784 ps) Setup Check with Pin u_fifo_mem/mem_reg[12][3]/CP->D
          Group: I2R
     Startpoint: (F) i_wr_data_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) u_fifo_mem/mem_reg[12][3]/D
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     648                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13477                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    1942                  
             Slack:=    3784                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            FIFO_Constraints.sdc_line_112 

#---------------------------------------------------------------------------------------------------------
#        Timing Point         Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                      (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  i_wr_data_pad[3]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_11/CIN               -       PAD->CIN F     pc3d01        16  172.1   916  1942    9692    (-,-) 
  u_fifo_mem/mem_reg[12][3]/D -       -        F     decrq1        16      -     -     0    9692    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 30: MET (3784 ps) Setup Check with Pin u_fifo_mem/mem_reg[12][2]/CP->D
          Group: I2R
     Startpoint: (F) i_wr_data_pad[2]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) u_fifo_mem/mem_reg[12][2]/D
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     648                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13477                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    1942                  
             Slack:=    3784                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            FIFO_Constraints.sdc_line_113 

#---------------------------------------------------------------------------------------------------------
#        Timing Point         Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                      (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  i_wr_data_pad[2]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_12/CIN               -       PAD->CIN F     pc3d01        16  172.1   916  1942    9692    (-,-) 
  u_fifo_mem/mem_reg[12][2]/D -       -        F     decrq1        16      -     -     0    9692    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 31: MET (3784 ps) Setup Check with Pin u_fifo_mem/mem_reg[12][1]/CP->D
          Group: I2R
     Startpoint: (F) i_wr_data_pad[1]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) u_fifo_mem/mem_reg[12][1]/D
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     648                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13477                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    1942                  
             Slack:=    3784                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            FIFO_Constraints.sdc_line_114 

#---------------------------------------------------------------------------------------------------------
#        Timing Point         Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                      (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  i_wr_data_pad[1]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_13/CIN               -       PAD->CIN F     pc3d01        16  172.1   916  1942    9692    (-,-) 
  u_fifo_mem/mem_reg[12][1]/D -       -        F     decrq1        16      -     -     0    9692    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 32: MET (3784 ps) Setup Check with Pin u_fifo_mem/mem_reg[12][0]/CP->D
          Group: I2R
     Startpoint: (F) i_wr_data_pad[0]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) u_fifo_mem/mem_reg[12][0]/D
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     648                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13477                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    1942                  
             Slack:=    3784                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            FIFO_Constraints.sdc_line_115 

#---------------------------------------------------------------------------------------------------------
#        Timing Point         Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                      (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  i_wr_data_pad[0]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_14/CIN               -       PAD->CIN F     pc3d01        16  172.1   916  1942    9692    (-,-) 
  u_fifo_mem/mem_reg[12][0]/D -       -        F     decrq1        16      -     -     0    9692    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 33: MET (3784 ps) Setup Check with Pin u_fifo_mem/mem_reg[11][7]/CP->D
          Group: I2R
     Startpoint: (F) i_wr_data_pad[7]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) u_fifo_mem/mem_reg[11][7]/D
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     648                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13477                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    1942                  
             Slack:=    3784                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            FIFO_Constraints.sdc_line_108 

#---------------------------------------------------------------------------------------------------------
#        Timing Point         Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                      (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  i_wr_data_pad[7]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_7/CIN                -       PAD->CIN F     pc3d01        16  172.1   916  1942    9692    (-,-) 
  u_fifo_mem/mem_reg[11][7]/D -       -        F     decrq1        16      -     -     0    9692    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 34: MET (3784 ps) Setup Check with Pin u_fifo_mem/mem_reg[11][6]/CP->D
          Group: I2R
     Startpoint: (F) i_wr_data_pad[6]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) u_fifo_mem/mem_reg[11][6]/D
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     648                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13477                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    1942                  
             Slack:=    3784                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            FIFO_Constraints.sdc_line_109 

#---------------------------------------------------------------------------------------------------------
#        Timing Point         Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                      (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  i_wr_data_pad[6]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_8/CIN                -       PAD->CIN F     pc3d01        16  172.1   916  1942    9692    (-,-) 
  u_fifo_mem/mem_reg[11][6]/D -       -        F     decrq1        16      -     -     0    9692    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 35: MET (3784 ps) Setup Check with Pin u_fifo_mem/mem_reg[11][5]/CP->D
          Group: I2R
     Startpoint: (F) i_wr_data_pad[5]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) u_fifo_mem/mem_reg[11][5]/D
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     648                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13477                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    1942                  
             Slack:=    3784                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            FIFO_Constraints.sdc_line_110 

#---------------------------------------------------------------------------------------------------------
#        Timing Point         Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                      (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  i_wr_data_pad[5]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_9/CIN                -       PAD->CIN F     pc3d01        16  172.1   916  1942    9692    (-,-) 
  u_fifo_mem/mem_reg[11][5]/D -       -        F     decrq1        16      -     -     0    9692    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 36: MET (3784 ps) Setup Check with Pin u_fifo_mem/mem_reg[11][4]/CP->D
          Group: I2R
     Startpoint: (F) i_wr_data_pad[4]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) u_fifo_mem/mem_reg[11][4]/D
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     648                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13477                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    1942                  
             Slack:=    3784                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            FIFO_Constraints.sdc_line_111 

#---------------------------------------------------------------------------------------------------------
#        Timing Point         Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                      (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  i_wr_data_pad[4]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_10/CIN               -       PAD->CIN F     pc3d01        16  172.1   916  1942    9692    (-,-) 
  u_fifo_mem/mem_reg[11][4]/D -       -        F     decrq1        16      -     -     0    9692    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 37: MET (3784 ps) Setup Check with Pin u_fifo_mem/mem_reg[11][3]/CP->D
          Group: I2R
     Startpoint: (F) i_wr_data_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) u_fifo_mem/mem_reg[11][3]/D
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     648                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13477                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    1942                  
             Slack:=    3784                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            FIFO_Constraints.sdc_line_112 

#---------------------------------------------------------------------------------------------------------
#        Timing Point         Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                      (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  i_wr_data_pad[3]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_11/CIN               -       PAD->CIN F     pc3d01        16  172.1   916  1942    9692    (-,-) 
  u_fifo_mem/mem_reg[11][3]/D -       -        F     decrq1        16      -     -     0    9692    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 38: MET (3784 ps) Setup Check with Pin u_fifo_mem/mem_reg[11][2]/CP->D
          Group: I2R
     Startpoint: (F) i_wr_data_pad[2]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) u_fifo_mem/mem_reg[11][2]/D
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     648                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13477                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    1942                  
             Slack:=    3784                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            FIFO_Constraints.sdc_line_113 

#---------------------------------------------------------------------------------------------------------
#        Timing Point         Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                      (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  i_wr_data_pad[2]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_12/CIN               -       PAD->CIN F     pc3d01        16  172.1   916  1942    9692    (-,-) 
  u_fifo_mem/mem_reg[11][2]/D -       -        F     decrq1        16      -     -     0    9692    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 39: MET (3784 ps) Setup Check with Pin u_fifo_mem/mem_reg[11][1]/CP->D
          Group: I2R
     Startpoint: (F) i_wr_data_pad[1]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) u_fifo_mem/mem_reg[11][1]/D
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     648                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13477                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    1942                  
             Slack:=    3784                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            FIFO_Constraints.sdc_line_114 

#---------------------------------------------------------------------------------------------------------
#        Timing Point         Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                      (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  i_wr_data_pad[1]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_13/CIN               -       PAD->CIN F     pc3d01        16  172.1   916  1942    9692    (-,-) 
  u_fifo_mem/mem_reg[11][1]/D -       -        F     decrq1        16      -     -     0    9692    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 40: MET (3784 ps) Setup Check with Pin u_fifo_mem/mem_reg[11][0]/CP->D
          Group: I2R
     Startpoint: (F) i_wr_data_pad[0]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) u_fifo_mem/mem_reg[11][0]/D
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     648                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13477                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    1942                  
             Slack:=    3784                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            FIFO_Constraints.sdc_line_115 

#---------------------------------------------------------------------------------------------------------
#        Timing Point         Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                      (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  i_wr_data_pad[0]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_14/CIN               -       PAD->CIN F     pc3d01        16  172.1   916  1942    9692    (-,-) 
  u_fifo_mem/mem_reg[11][0]/D -       -        F     decrq1        16      -     -     0    9692    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 41: MET (3784 ps) Setup Check with Pin u_fifo_mem/mem_reg[10][7]/CP->D
          Group: I2R
     Startpoint: (F) i_wr_data_pad[7]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) u_fifo_mem/mem_reg[10][7]/D
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     648                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13477                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    1942                  
             Slack:=    3784                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            FIFO_Constraints.sdc_line_108 

#---------------------------------------------------------------------------------------------------------
#        Timing Point         Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                      (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  i_wr_data_pad[7]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_7/CIN                -       PAD->CIN F     pc3d01        16  172.1   916  1942    9692    (-,-) 
  u_fifo_mem/mem_reg[10][7]/D -       -        F     decrq1        16      -     -     0    9692    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 42: MET (3784 ps) Setup Check with Pin u_fifo_mem/mem_reg[10][6]/CP->D
          Group: I2R
     Startpoint: (F) i_wr_data_pad[6]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) u_fifo_mem/mem_reg[10][6]/D
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     648                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13477                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    1942                  
             Slack:=    3784                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            FIFO_Constraints.sdc_line_109 

#---------------------------------------------------------------------------------------------------------
#        Timing Point         Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                      (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  i_wr_data_pad[6]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_8/CIN                -       PAD->CIN F     pc3d01        16  172.1   916  1942    9692    (-,-) 
  u_fifo_mem/mem_reg[10][6]/D -       -        F     decrq1        16      -     -     0    9692    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 43: MET (3784 ps) Setup Check with Pin u_fifo_mem/mem_reg[10][5]/CP->D
          Group: I2R
     Startpoint: (F) i_wr_data_pad[5]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) u_fifo_mem/mem_reg[10][5]/D
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     648                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13477                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    1942                  
             Slack:=    3784                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            FIFO_Constraints.sdc_line_110 

#---------------------------------------------------------------------------------------------------------
#        Timing Point         Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                      (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  i_wr_data_pad[5]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_9/CIN                -       PAD->CIN F     pc3d01        16  172.1   916  1942    9692    (-,-) 
  u_fifo_mem/mem_reg[10][5]/D -       -        F     decrq1        16      -     -     0    9692    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 44: MET (3784 ps) Setup Check with Pin u_fifo_mem/mem_reg[10][4]/CP->D
          Group: I2R
     Startpoint: (F) i_wr_data_pad[4]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) u_fifo_mem/mem_reg[10][4]/D
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     648                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13477                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    1942                  
             Slack:=    3784                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            FIFO_Constraints.sdc_line_111 

#---------------------------------------------------------------------------------------------------------
#        Timing Point         Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                      (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  i_wr_data_pad[4]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_10/CIN               -       PAD->CIN F     pc3d01        16  172.1   916  1942    9692    (-,-) 
  u_fifo_mem/mem_reg[10][4]/D -       -        F     decrq1        16      -     -     0    9692    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 45: MET (3784 ps) Setup Check with Pin u_fifo_mem/mem_reg[10][3]/CP->D
          Group: I2R
     Startpoint: (F) i_wr_data_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) u_fifo_mem/mem_reg[10][3]/D
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     648                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13477                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    1942                  
             Slack:=    3784                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            FIFO_Constraints.sdc_line_112 

#---------------------------------------------------------------------------------------------------------
#        Timing Point         Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                      (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  i_wr_data_pad[3]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_11/CIN               -       PAD->CIN F     pc3d01        16  172.1   916  1942    9692    (-,-) 
  u_fifo_mem/mem_reg[10][3]/D -       -        F     decrq1        16      -     -     0    9692    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 46: MET (3784 ps) Setup Check with Pin u_fifo_mem/mem_reg[10][2]/CP->D
          Group: I2R
     Startpoint: (F) i_wr_data_pad[2]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) u_fifo_mem/mem_reg[10][2]/D
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     648                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13477                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    1942                  
             Slack:=    3784                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            FIFO_Constraints.sdc_line_113 

#---------------------------------------------------------------------------------------------------------
#        Timing Point         Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                      (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  i_wr_data_pad[2]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_12/CIN               -       PAD->CIN F     pc3d01        16  172.1   916  1942    9692    (-,-) 
  u_fifo_mem/mem_reg[10][2]/D -       -        F     decrq1        16      -     -     0    9692    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 47: MET (3784 ps) Setup Check with Pin u_fifo_mem/mem_reg[10][1]/CP->D
          Group: I2R
     Startpoint: (F) i_wr_data_pad[1]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) u_fifo_mem/mem_reg[10][1]/D
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     648                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13477                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    1942                  
             Slack:=    3784                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            FIFO_Constraints.sdc_line_114 

#---------------------------------------------------------------------------------------------------------
#        Timing Point         Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                      (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  i_wr_data_pad[1]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_13/CIN               -       PAD->CIN F     pc3d01        16  172.1   916  1942    9692    (-,-) 
  u_fifo_mem/mem_reg[10][1]/D -       -        F     decrq1        16      -     -     0    9692    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 48: MET (3784 ps) Setup Check with Pin u_fifo_mem/mem_reg[10][0]/CP->D
          Group: I2R
     Startpoint: (F) i_wr_data_pad[0]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) u_fifo_mem/mem_reg[10][0]/D
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     648                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13477                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    1942                  
             Slack:=    3784                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            FIFO_Constraints.sdc_line_115 

#---------------------------------------------------------------------------------------------------------
#        Timing Point         Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                      (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  i_wr_data_pad[0]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_14/CIN               -       PAD->CIN F     pc3d01        16  172.1   916  1942    9692    (-,-) 
  u_fifo_mem/mem_reg[10][0]/D -       -        F     decrq1        16      -     -     0    9692    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 49: MET (3784 ps) Setup Check with Pin u_fifo_mem/mem_reg[9][7]/CP->D
          Group: I2R
     Startpoint: (F) i_wr_data_pad[7]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) u_fifo_mem/mem_reg[9][7]/D
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     648                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13477                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    1942                  
             Slack:=    3784                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            FIFO_Constraints.sdc_line_108 

#--------------------------------------------------------------------------------------------------------
#       Timing Point         Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                     (fF)   (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  i_wr_data_pad[7]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_7/CIN               -       PAD->CIN F     pc3d01        16  172.1   916  1942    9692    (-,-) 
  u_fifo_mem/mem_reg[9][7]/D -       -        F     decrq1        16      -     -     0    9692    (-,-) 
#--------------------------------------------------------------------------------------------------------



Path 50: MET (3784 ps) Setup Check with Pin u_fifo_mem/mem_reg[9][6]/CP->D
          Group: I2R
     Startpoint: (F) i_wr_data_pad[6]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) u_fifo_mem/mem_reg[9][6]/D
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     648                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13477                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    1942                  
             Slack:=    3784                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            FIFO_Constraints.sdc_line_109 

#--------------------------------------------------------------------------------------------------------
#       Timing Point         Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                     (fF)   (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  i_wr_data_pad[6]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_8/CIN               -       PAD->CIN F     pc3d01        16  172.1   916  1942    9692    (-,-) 
  u_fifo_mem/mem_reg[9][6]/D -       -        F     decrq1        16      -     -     0    9692    (-,-) 
#--------------------------------------------------------------------------------------------------------

