<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/PowerPC/PPCInstrInfo.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_1854d513cb8eef295481a59a854f7656.html">PowerPC</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">PPCInstrInfo.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="PPCInstrInfo_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- PPCInstrInfo.h - PowerPC Instruction Information --------*- C++ -*-===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file contains the PowerPC implementation of the TargetInstrInfo class.</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160; </div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#ifndef LLVM_LIB_TARGET_POWERPC_PPCINSTRINFO_H</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#define LLVM_LIB_TARGET_POWERPC_PPCINSTRINFO_H</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160; </div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="PPCRegisterInfo_8h.html">PPCRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetInstrInfo_8h.html">llvm/CodeGen/TargetInstrInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160; </div>
<div class="line"><a name="l00019"></a><span class="lineno"><a class="line" href="PPCInstrInfo_8h.html#ab12de263eb2ee622714701bc1946fad6">   19</a></span>&#160;<span class="preprocessor">#define GET_INSTRINFO_HEADER</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;PPCGenInstrInfo.inc&quot;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160; </div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">/// PPCII - This namespace holds all of the PowerPC target-specific</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">/// per-instruction flags.  These must match the corresponding definitions in</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">/// PPC.td and PPCInstrFormats.td.</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"></span><span class="keyword">namespace </span>PPCII {</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="keyword">enum</span> {</div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;  <span class="comment">// PPC970 Instruction Flags.  These flags describe the characteristics of the</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;  <span class="comment">// PowerPC 970 (aka G5) dispatch groups and how they are formed out of</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;  <span class="comment">// raw machine instructions.</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">  /// PPC970_First - This instruction starts a new dispatch group, so it will</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">  /// always be the first one in the group.</span></div>
<div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCII.html#a473fc60ca01874a1d083be05f851f42aa89de693ba41c59ed962f9571eb6f20b5">   35</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1PPCII.html#a473fc60ca01874a1d083be05f851f42aa89de693ba41c59ed962f9571eb6f20b5">PPC970_First</a> = 0x1,</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">  /// PPC970_Single - This instruction starts a new dispatch group and</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">  /// terminates it, so it will be the sole instruction in the group.</span></div>
<div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCII.html#a473fc60ca01874a1d083be05f851f42aacb11d47c910b37516bd9a4fb15c7de43">   39</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1PPCII.html#a473fc60ca01874a1d083be05f851f42aacb11d47c910b37516bd9a4fb15c7de43">PPC970_Single</a> = 0x2,</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">  /// PPC970_Cracked - This instruction is cracked into two pieces, requiring</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">  /// two dispatch pipes to be available to issue.</span></div>
<div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCII.html#a473fc60ca01874a1d083be05f851f42aa8b8512a8f2e954aeeb98c8f24eda1447">   43</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1PPCII.html#a473fc60ca01874a1d083be05f851f42aa8b8512a8f2e954aeeb98c8f24eda1447">PPC970_Cracked</a> = 0x4,</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">  /// PPC970_Mask/Shift - This is a bitmask that selects the pipeline type that</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">  /// an instruction is issued to.</span></div>
<div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCII.html#a473fc60ca01874a1d083be05f851f42aa9de8ef894c3658424828ffc22ea43575">   47</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1PPCII.html#a473fc60ca01874a1d083be05f851f42aa9de8ef894c3658424828ffc22ea43575">PPC970_Shift</a> = 3,</div>
<div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCII.html#a473fc60ca01874a1d083be05f851f42aa7cec875ed7c232b602c5433ef76e6e73">   48</a></span>&#160;  <a class="code" href="namespacellvm_1_1PPCII.html#a473fc60ca01874a1d083be05f851f42aa7cec875ed7c232b602c5433ef76e6e73">PPC970_Mask</a> = 0x07 &lt;&lt; <a class="code" href="namespacellvm_1_1PPCII.html#a473fc60ca01874a1d083be05f851f42aa9de8ef894c3658424828ffc22ea43575">PPC970_Shift</a></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;};</div>
<div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6">   50</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6">PPC970_Unit</a> {<span class="comment"></span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">  /// These are the various PPC970 execution unit pipelines.  Each instruction</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">  /// is one of these.</span></div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6ad2c577175ece5487d0aa1cba0f3f21cf">   53</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6ad2c577175ece5487d0aa1cba0f3f21cf">PPC970_Pseudo</a> = 0 &lt;&lt; <a class="code" href="namespacellvm_1_1PPCII.html#a473fc60ca01874a1d083be05f851f42aa9de8ef894c3658424828ffc22ea43575">PPC970_Shift</a>,   <span class="comment">// Pseudo instruction</span></div>
<div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6ab2e7d507b6cb4772d11fcc18fed5f80f">   54</a></span>&#160;  <a class="code" href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6ab2e7d507b6cb4772d11fcc18fed5f80f">PPC970_FXU</a>    = 1 &lt;&lt; <a class="code" href="namespacellvm_1_1PPCII.html#a473fc60ca01874a1d083be05f851f42aa9de8ef894c3658424828ffc22ea43575">PPC970_Shift</a>,   <span class="comment">// Fixed Point (aka Integer/ALU) Unit</span></div>
<div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6a2a7334a88276120f2238e6d4d1a7a51e">   55</a></span>&#160;  <a class="code" href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6a2a7334a88276120f2238e6d4d1a7a51e">PPC970_LSU</a>    = 2 &lt;&lt; <a class="code" href="namespacellvm_1_1PPCII.html#a473fc60ca01874a1d083be05f851f42aa9de8ef894c3658424828ffc22ea43575">PPC970_Shift</a>,   <span class="comment">// Load Store Unit</span></div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6a8fd98b2e3c101aa85bbc07409022b6ed">   56</a></span>&#160;  <a class="code" href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6a8fd98b2e3c101aa85bbc07409022b6ed">PPC970_FPU</a>    = 3 &lt;&lt; <a class="code" href="namespacellvm_1_1PPCII.html#a473fc60ca01874a1d083be05f851f42aa9de8ef894c3658424828ffc22ea43575">PPC970_Shift</a>,   <span class="comment">// Floating Point Unit</span></div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6ad81768864759a838d64839c7b75d958c">   57</a></span>&#160;  <a class="code" href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6ad81768864759a838d64839c7b75d958c">PPC970_CRU</a>    = 4 &lt;&lt; <a class="code" href="namespacellvm_1_1PPCII.html#a473fc60ca01874a1d083be05f851f42aa9de8ef894c3658424828ffc22ea43575">PPC970_Shift</a>,   <span class="comment">// Control Register Unit</span></div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6a48b808627be5e642a62d9cca1d68dd7e">   58</a></span>&#160;  <a class="code" href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6a48b808627be5e642a62d9cca1d68dd7e">PPC970_VALU</a>   = 5 &lt;&lt; <a class="code" href="namespacellvm_1_1PPCII.html#a473fc60ca01874a1d083be05f851f42aa9de8ef894c3658424828ffc22ea43575">PPC970_Shift</a>,   <span class="comment">// Vector ALU</span></div>
<div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6a4b7f050b44fba7f1b01e3a0df85f0138">   59</a></span>&#160;  <a class="code" href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6a4b7f050b44fba7f1b01e3a0df85f0138">PPC970_VPERM</a>  = 6 &lt;&lt; <a class="code" href="namespacellvm_1_1PPCII.html#a473fc60ca01874a1d083be05f851f42aa9de8ef894c3658424828ffc22ea43575">PPC970_Shift</a>,   <span class="comment">// Vector Permute Unit</span></div>
<div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6ad3d339fe9c9bdedb6a7c90a2c58f4fad">   60</a></span>&#160;  <a class="code" href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6ad3d339fe9c9bdedb6a7c90a2c58f4fad">PPC970_BRU</a>    = 7 &lt;&lt; <a class="code" href="namespacellvm_1_1PPCII.html#a473fc60ca01874a1d083be05f851f42aa9de8ef894c3658424828ffc22ea43575">PPC970_Shift</a>    <span class="comment">// Branch Unit</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;};</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160; </div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="keyword">enum</span> {<span class="comment"></span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">  /// Shift count to bypass PPC970 flags</span></div>
<div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCII.html#a3712aa9ccaf2ca96597c57d8a3487ed4a4b5f73325be34c748d292f6aac6b9095">   65</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1PPCII.html#a3712aa9ccaf2ca96597c57d8a3487ed4a4b5f73325be34c748d292f6aac6b9095">NewDef_Shift</a> = 6,</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">  /// This instruction is an X-Form memory operation.</span></div>
<div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCII.html#a3712aa9ccaf2ca96597c57d8a3487ed4aabe404a41cd6c42173c719a7911563c5">   68</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1PPCII.html#a3712aa9ccaf2ca96597c57d8a3487ed4aabe404a41cd6c42173c719a7911563c5">XFormMemOp</a> = 0x1 &lt;&lt; <a class="code" href="namespacellvm_1_1PPCII.html#a3712aa9ccaf2ca96597c57d8a3487ed4a4b5f73325be34c748d292f6aac6b9095">NewDef_Shift</a>,<span class="comment"></span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">  /// This instruction is prefixed.</span></div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCII.html#a3712aa9ccaf2ca96597c57d8a3487ed4a57c485b93de14e13066ec4f32f99345d">   70</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1PPCII.html#a3712aa9ccaf2ca96597c57d8a3487ed4a57c485b93de14e13066ec4f32f99345d">Prefixed</a> = 0x1 &lt;&lt; (<a class="code" href="namespacellvm_1_1PPCII.html#a3712aa9ccaf2ca96597c57d8a3487ed4a4b5f73325be34c748d292f6aac6b9095">NewDef_Shift</a> + 1),<span class="comment"></span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">  /// This instruction produced a sign extended result.</span></div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCII.html#a3712aa9ccaf2ca96597c57d8a3487ed4a4ff4fdb7188d27bc3d4968e5d675f0c4">   72</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1PPCII.html#a3712aa9ccaf2ca96597c57d8a3487ed4a4ff4fdb7188d27bc3d4968e5d675f0c4">SExt32To64</a> = 0x1 &lt;&lt; (<a class="code" href="namespacellvm_1_1PPCII.html#a3712aa9ccaf2ca96597c57d8a3487ed4a4b5f73325be34c748d292f6aac6b9095">NewDef_Shift</a> + 2),<span class="comment"></span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">  /// This instruction produced a zero extended result.</span></div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCII.html#a3712aa9ccaf2ca96597c57d8a3487ed4a0d0051d873cb4b1b2ec86509b76c3cca">   74</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1PPCII.html#a3712aa9ccaf2ca96597c57d8a3487ed4a0d0051d873cb4b1b2ec86509b76c3cca">ZExt32To64</a> = 0x1 &lt;&lt; (<a class="code" href="namespacellvm_1_1PPCII.html#a3712aa9ccaf2ca96597c57d8a3487ed4a4b5f73325be34c748d292f6aac6b9095">NewDef_Shift</a> + 3)</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;};</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;} <span class="comment">// end namespace PPCII</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160; </div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">// Instructions that have an immediate form might be convertible to that</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">// form if the correct input is a result of a load immediate. In order to</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">// know whether the transformation is special, we might need to know some</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">// of the details of the two forms.</span></div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="structllvm_1_1ImmInstrInfo.html">   82</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structllvm_1_1ImmInstrInfo.html">ImmInstrInfo</a> {</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  <span class="comment">// Is the immediate field in the immediate form signed or unsigned?</span></div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="structllvm_1_1ImmInstrInfo.html#a0d02c7cf038307122fd7169fe910d72f">   84</a></span>&#160;  <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="structllvm_1_1ImmInstrInfo.html#a0d02c7cf038307122fd7169fe910d72f">SignedImm</a> : 1;</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;  <span class="comment">// Does the immediate need to be a multiple of some value?</span></div>
<div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="structllvm_1_1ImmInstrInfo.html#a5dd4306fe361b27da876c8023b219a56">   86</a></span>&#160;  <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="structllvm_1_1ImmInstrInfo.html#a5dd4306fe361b27da876c8023b219a56">ImmMustBeMultipleOf</a> : 5;</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  <span class="comment">// Is R0/X0 treated specially by the original r+r instruction?</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <span class="comment">// If so, in which operand?</span></div>
<div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="structllvm_1_1ImmInstrInfo.html#ace8444c8f03d1c0079250b15cd607337">   89</a></span>&#160;  <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="structllvm_1_1ImmInstrInfo.html#ace8444c8f03d1c0079250b15cd607337">ZeroIsSpecialOrig</a> : 3;</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  <span class="comment">// Is R0/X0 treated specially by the new r+i instruction?</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  <span class="comment">// If so, in which operand?</span></div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="structllvm_1_1ImmInstrInfo.html#aae8bd368f3ad729fdc192b2eb4ca80bf">   92</a></span>&#160;  <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="structllvm_1_1ImmInstrInfo.html#aae8bd368f3ad729fdc192b2eb4ca80bf">ZeroIsSpecialNew</a> : 3;</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  <span class="comment">// Is the operation commutative?</span></div>
<div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="structllvm_1_1ImmInstrInfo.html#a606436aa8a72e17a56ccb60ffadd54f2">   94</a></span>&#160;  <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="structllvm_1_1ImmInstrInfo.html#a606436aa8a72e17a56ccb60ffadd54f2">IsCommutative</a> : 1;</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <span class="comment">// The operand number to check for add-immediate def.</span></div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="structllvm_1_1ImmInstrInfo.html#a528b7ccd92e952d902dd916aa4c0ad4b">   96</a></span>&#160;  <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="structllvm_1_1ImmInstrInfo.html#a528b7ccd92e952d902dd916aa4c0ad4b">OpNoForForwarding</a> : 3;</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  <span class="comment">// The operand number for the immediate.</span></div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="structllvm_1_1ImmInstrInfo.html#a3c87effe0ac9501aee6aa53828a65c0c">   98</a></span>&#160;  <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="structllvm_1_1ImmInstrInfo.html#a3c87effe0ac9501aee6aa53828a65c0c">ImmOpNo</a> : 3;</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  <span class="comment">// The opcode of the new instruction.</span></div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">  100</a></span>&#160;  <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> : 16;</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  <span class="comment">// The size of the immediate.</span></div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="structllvm_1_1ImmInstrInfo.html#aa50dc0db89af0c3fa23a670a65f4bea5">  102</a></span>&#160;  <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="structllvm_1_1ImmInstrInfo.html#aa50dc0db89af0c3fa23a670a65f4bea5">ImmWidth</a> : 5;</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  <span class="comment">// The immediate should be truncated to N bits.</span></div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="structllvm_1_1ImmInstrInfo.html#ac6c300b1cfe574d36fe8547c4470f661">  104</a></span>&#160;  <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="structllvm_1_1ImmInstrInfo.html#ac6c300b1cfe574d36fe8547c4470f661">TruncateImmTo</a> : 5;</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  <span class="comment">// Is the instruction summing the operand</span></div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="structllvm_1_1ImmInstrInfo.html#a1749c6946477b2e208391a3555fb94b9">  106</a></span>&#160;  <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="structllvm_1_1ImmInstrInfo.html#a1749c6946477b2e208391a3555fb94b9">IsSummingOperands</a> : 1;</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;};</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160; </div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">// Information required to convert an instruction to just a materialized</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">// immediate.</span></div>
<div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="structllvm_1_1LoadImmediateInfo.html">  111</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structllvm_1_1LoadImmediateInfo.html">LoadImmediateInfo</a> {</div>
<div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="structllvm_1_1LoadImmediateInfo.html#aaf91f2e9fa96f015190607fb90e932b7">  112</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1LoadImmediateInfo.html#aaf91f2e9fa96f015190607fb90e932b7">Imm</a> : 16;</div>
<div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="structllvm_1_1LoadImmediateInfo.html#acaf80d046c8829eb2e8f84a785ded662">  113</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1LoadImmediateInfo.html#acaf80d046c8829eb2e8f84a785ded662">Is64Bit</a> : 1;</div>
<div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="structllvm_1_1LoadImmediateInfo.html#a66834eb3a0e2888f90445ced87675079">  114</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1LoadImmediateInfo.html#a66834eb3a0e2888f90445ced87675079">SetCR</a> : 1;</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;};</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160; </div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">// Index into the OpcodesForSpill array.</span></div>
<div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785c">  118</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785c">SpillOpcodeKey</a> {</div>
<div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785ca580add5a701eeb4755274b052f930e20">  119</a></span>&#160;  <a class="code" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785ca580add5a701eeb4755274b052f930e20">SOK_Int4Spill</a>,</div>
<div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785cad695e1d60cbfdbfdbf4f2f49fdae29a4">  120</a></span>&#160;  <a class="code" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785cad695e1d60cbfdbfdbf4f2f49fdae29a4">SOK_Int8Spill</a>,</div>
<div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785ca736992042d4dbfdc9a86d4411a718df8">  121</a></span>&#160;  <a class="code" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785ca736992042d4dbfdc9a86d4411a718df8">SOK_Float8Spill</a>,</div>
<div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785ca9a7760fc34bb720e777c2b3a3854e99d">  122</a></span>&#160;  <a class="code" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785ca9a7760fc34bb720e777c2b3a3854e99d">SOK_Float4Spill</a>,</div>
<div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785cab4c1b5f3fe353f772145892831f0a652">  123</a></span>&#160;  <a class="code" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785cab4c1b5f3fe353f772145892831f0a652">SOK_CRSpill</a>,</div>
<div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785ca29a342ffb3f32c297a49b95b8d265acc">  124</a></span>&#160;  <a class="code" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785ca29a342ffb3f32c297a49b95b8d265acc">SOK_CRBitSpill</a>,</div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785caa1cb45d6cf8359ae1263b96540c68f03">  125</a></span>&#160;  <a class="code" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785caa1cb45d6cf8359ae1263b96540c68f03">SOK_VRVectorSpill</a>,</div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785ca369155836eb866e4be003ba3d86c9294">  126</a></span>&#160;  <a class="code" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785ca369155836eb866e4be003ba3d86c9294">SOK_VSXVectorSpill</a>,</div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785ca5ec0d21419045d34ff5207a36bf45f3d">  127</a></span>&#160;  <a class="code" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785ca5ec0d21419045d34ff5207a36bf45f3d">SOK_VectorFloat8Spill</a>,</div>
<div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785ca67ecccb7d059c0060e61b4bcf9d088f7">  128</a></span>&#160;  <a class="code" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785ca67ecccb7d059c0060e61b4bcf9d088f7">SOK_VectorFloat4Spill</a>,</div>
<div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785ca552472cd4a0e9484b7c8f5d113d357ce">  129</a></span>&#160;  <a class="code" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785ca552472cd4a0e9484b7c8f5d113d357ce">SOK_SpillToVSR</a>,</div>
<div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785ca5e182f0c1ef3dbb6499c1b6e929146e9">  130</a></span>&#160;  <a class="code" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785ca5e182f0c1ef3dbb6499c1b6e929146e9">SOK_PairedVecSpill</a>,</div>
<div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785cac13ab3d6d37c4af024472ba9e711fe02">  131</a></span>&#160;  <a class="code" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785cac13ab3d6d37c4af024472ba9e711fe02">SOK_AccumulatorSpill</a>,</div>
<div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785ca62869775e4043d1aaaf943221f9f3069">  132</a></span>&#160;  <a class="code" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785ca62869775e4043d1aaaf943221f9f3069">SOK_UAccumulatorSpill</a>,</div>
<div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785caaca5fdfb3047fe3a193a24053ef69175">  133</a></span>&#160;  <a class="code" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785caaca5fdfb3047fe3a193a24053ef69175">SOK_WAccumulatorSpill</a>,</div>
<div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785cab3e5513d06feb9145f3c8b4c1f625616">  134</a></span>&#160;  <a class="code" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785cab3e5513d06feb9145f3c8b4c1f625616">SOK_SPESpill</a>,</div>
<div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785ca62e8ee8df07d6b527477605bcec74f7f">  135</a></span>&#160;  <a class="code" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785ca62e8ee8df07d6b527477605bcec74f7f">SOK_PairedG8Spill</a>,</div>
<div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785cad6f94e7677f5f7e66a69bf57efa2a228">  136</a></span>&#160;  <a class="code" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785cad6f94e7677f5f7e66a69bf57efa2a228">SOK_LastOpcodeSpill</a> <span class="comment">// This must be last on the enum.</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;};</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160; </div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">// Define list of load and store spill opcodes.</span></div>
<div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="PPCInstrInfo_8h.html#ad0752610c1da72547dce07755ea5d883">  140</a></span>&#160;<span class="preprocessor">#define NoInstr PPC::INSTRUCTION_LIST_END</span></div>
<div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="PPCInstrInfo_8h.html#ad3af7dd392d3f1ac0334a0bd9bcee7b7">  141</a></span>&#160;<span class="preprocessor">#define Pwr8LoadOpcodes                                                        \</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">  {                                                                            \</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">    PPC::LWZ, PPC::LD, PPC::LFD, PPC::LFS, PPC::RESTORE_CR,                    \</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">        PPC::RESTORE_CRBIT, PPC::LVX, PPC::LXVD2X, PPC::LXSDX, PPC::LXSSPX,    \</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">        PPC::SPILLTOVSR_LD, NoInstr, NoInstr, NoInstr, NoInstr, PPC::EVLDD,    \</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">        PPC::RESTORE_QUADWORD                                                  \</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">  }</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160; </div>
<div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="PPCInstrInfo_8h.html#ae8467b8c357083adfbd9b946f88d27f2">  149</a></span>&#160;<span class="preprocessor">#define Pwr9LoadOpcodes                                                        \</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">  {                                                                            \</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">    PPC::LWZ, PPC::LD, PPC::LFD, PPC::LFS, PPC::RESTORE_CR,                    \</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">        PPC::RESTORE_CRBIT, PPC::LVX, PPC::LXV, PPC::DFLOADf64,                \</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">        PPC::DFLOADf32, PPC::SPILLTOVSR_LD, NoInstr, NoInstr, NoInstr,         \</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">        NoInstr, NoInstr, PPC::RESTORE_QUADWORD                                \</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">  }</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160; </div>
<div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="PPCInstrInfo_8h.html#a33f385e94cf27ae7f3d7b553ff9d1b23">  157</a></span>&#160;<span class="preprocessor">#define Pwr10LoadOpcodes                                                       \</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">  {                                                                            \</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">    PPC::LWZ, PPC::LD, PPC::LFD, PPC::LFS, PPC::RESTORE_CR,                    \</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">        PPC::RESTORE_CRBIT, PPC::LVX, PPC::LXV, PPC::DFLOADf64,                \</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">        PPC::DFLOADf32, PPC::SPILLTOVSR_LD, PPC::LXVP, PPC::RESTORE_ACC,       \</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">        PPC::RESTORE_UACC, NoInstr, NoInstr, PPC::RESTORE_QUADWORD             \</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">  }</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160; </div>
<div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="PPCInstrInfo_8h.html#a6f4bd0708e970617d62c73a6dcdb8fa6">  165</a></span>&#160;<span class="preprocessor">#define FutureLoadOpcodes                                                      \</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">  {                                                                            \</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">    PPC::LWZ, PPC::LD, PPC::LFD, PPC::LFS, PPC::RESTORE_CR,                    \</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">        PPC::RESTORE_CRBIT, PPC::LVX, PPC::LXV, PPC::DFLOADf64,                \</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">        PPC::DFLOADf32, PPC::SPILLTOVSR_LD, PPC::LXVP, PPC::RESTORE_ACC,       \</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">        PPC::RESTORE_UACC, PPC::RESTORE_WACC, NoInstr, PPC::RESTORE_QUADWORD   \</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">  }</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160; </div>
<div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="PPCInstrInfo_8h.html#aeede7fb719ccff62a01eac19a67f1011">  173</a></span>&#160;<span class="preprocessor">#define Pwr8StoreOpcodes                                                       \</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">  {                                                                            \</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">    PPC::STW, PPC::STD, PPC::STFD, PPC::STFS, PPC::SPILL_CR, PPC::SPILL_CRBIT, \</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">        PPC::STVX, PPC::STXVD2X, PPC::STXSDX, PPC::STXSSPX,                    \</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">        PPC::SPILLTOVSR_ST, NoInstr, NoInstr, NoInstr, NoInstr, PPC::EVSTDD,   \</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">        PPC::SPILL_QUADWORD                                                    \</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">  }</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160; </div>
<div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="PPCInstrInfo_8h.html#ae3fe4088c4201675b2271e4a0b9fb352">  181</a></span>&#160;<span class="preprocessor">#define Pwr9StoreOpcodes                                                       \</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">  {                                                                            \</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">    PPC::STW, PPC::STD, PPC::STFD, PPC::STFS, PPC::SPILL_CR, PPC::SPILL_CRBIT, \</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">        PPC::STVX, PPC::STXV, PPC::DFSTOREf64, PPC::DFSTOREf32,                \</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">        PPC::SPILLTOVSR_ST, NoInstr, NoInstr, NoInstr, NoInstr, NoInstr,       \</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">        PPC::SPILL_QUADWORD                                                    \</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">  }</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160; </div>
<div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="PPCInstrInfo_8h.html#a87737f1fa6b89788b36aed50ca83104c">  189</a></span>&#160;<span class="preprocessor">#define Pwr10StoreOpcodes                                                      \</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">  {                                                                            \</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">    PPC::STW, PPC::STD, PPC::STFD, PPC::STFS, PPC::SPILL_CR, PPC::SPILL_CRBIT, \</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">        PPC::STVX, PPC::STXV, PPC::DFSTOREf64, PPC::DFSTOREf32,                \</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">        PPC::SPILLTOVSR_ST, PPC::STXVP, PPC::SPILL_ACC, PPC::SPILL_UACC,       \</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">        NoInstr, NoInstr, PPC::SPILL_QUADWORD                                  \</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">  }</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160; </div>
<div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="PPCInstrInfo_8h.html#adf5e3fd5c7a6766a5ecffb1a6004032f">  197</a></span>&#160;<span class="preprocessor">#define FutureStoreOpcodes                                                     \</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">  {                                                                            \</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">    PPC::STW, PPC::STD, PPC::STFD, PPC::STFS, PPC::SPILL_CR, PPC::SPILL_CRBIT, \</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">        PPC::STVX, PPC::STXV, PPC::DFSTOREf64, PPC::DFSTOREf32,                \</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">        PPC::SPILLTOVSR_ST, PPC::STXVP, PPC::SPILL_ACC, PPC::SPILL_UACC,       \</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">        PPC::SPILL_WACC, NoInstr, PPC::SPILL_QUADWORD                          \</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">  }</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160; </div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">// Initialize arrays for load and store spill opcodes on supported subtargets.</span></div>
<div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="PPCInstrInfo_8h.html#a749eafd6d931bbd6e3ab69a33b6520f8">  206</a></span>&#160;<span class="preprocessor">#define StoreOpcodesForSpill                                                   \</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">  { Pwr8StoreOpcodes, Pwr9StoreOpcodes, Pwr10StoreOpcodes, FutureStoreOpcodes }</span></div>
<div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="PPCInstrInfo_8h.html#a32b4746eb68842a31e5a8673ed46434a">  208</a></span>&#160;<span class="preprocessor">#define LoadOpcodesForSpill                                                    \</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">  { Pwr8LoadOpcodes, Pwr9LoadOpcodes, Pwr10LoadOpcodes, FutureLoadOpcodes }</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160; </div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="keyword">class </span>PPCSubtarget;</div>
<div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html">  212</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1PPCInstrInfo.html">PPCInstrInfo</a> : <span class="keyword">public</span> <a class="code" href="classPPCGenInstrInfo.html">PPCGenInstrInfo</a> {</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  <a class="code" href="classllvm_1_1PPCSubtarget.html">PPCSubtarget</a> &amp;Subtarget;</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1PPCRegisterInfo.html">PPCRegisterInfo</a> RI;</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> StoreSpillOpcodesArray[4][<a class="code" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785cad6f94e7677f5f7e66a69bf57efa2a228">SOK_LastOpcodeSpill</a>] =</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;      <a class="code" href="PPCInstrInfo_8h.html#a749eafd6d931bbd6e3ab69a33b6520f8">StoreOpcodesForSpill</a>;</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> LoadSpillOpcodesArray[4][<a class="code" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785cad6f94e7677f5f7e66a69bf57efa2a228">SOK_LastOpcodeSpill</a>] =</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;      <a class="code" href="PPCInstrInfo_8h.html#a32b4746eb68842a31e5a8673ed46434a">LoadOpcodesForSpill</a>;</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160; </div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  <span class="keywordtype">void</span> StoreRegToStackSlot(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <span class="keywordtype">unsigned</span> SrcReg, <span class="keywordtype">bool</span> isKill,</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;                           <span class="keywordtype">int</span> FrameIdx, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;                           <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;NewMIs) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  <span class="keywordtype">void</span> LoadRegFromStackSlot(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;                            <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">int</span> FrameIdx,</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;                            <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;NewMIs) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160; </div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  <span class="comment">// Replace the instruction with single LI if possible. \p DefMI must be LI or</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  <span class="comment">// LI8.</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  <span class="keywordtype">bool</span> simplifyToLI(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>,</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;                    <span class="keywordtype">unsigned</span> OpNoForForwarding, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> **KilledDef) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  <span class="comment">// If the inst is imm-form and its register operand is produced by a ADDI, put</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  <span class="comment">// the imm into the inst directly and remove the ADDI if possible.</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  <span class="keywordtype">bool</span> transformToNewImmFormFedByAdd(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>,</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;                                     <span class="keywordtype">unsigned</span> OpNoForForwarding) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  <span class="comment">// If the inst is x-form and has imm-form and one of its operand is produced</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;  <span class="comment">// by a LI, put the imm into the inst directly and remove the LI if possible.</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;  <span class="keywordtype">bool</span> transformToImmFormFedByLI(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code" href="structllvm_1_1ImmInstrInfo.html">ImmInstrInfo</a> &amp;III,</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;                                 <span class="keywordtype">unsigned</span> ConstantOpNo,</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;                                 <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  <span class="comment">// If the inst is x-form and has imm-form and one of its operand is produced</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  <span class="comment">// by an add-immediate, try to transform it when possible.</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  <span class="keywordtype">bool</span> transformToImmFormFedByAdd(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code" href="structllvm_1_1ImmInstrInfo.html">ImmInstrInfo</a> &amp;III,</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;                                  <span class="keywordtype">unsigned</span> ConstantOpNo, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>,</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;                                  <span class="keywordtype">bool</span> KillDefMI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  <span class="comment">// Try to find that, if the instruction &#39;MI&#39; contains any operand that</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  <span class="comment">// could be forwarded from some inst that feeds it. If yes, return the</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  <span class="comment">// Def of that operand. And OpNoForForwarding is the operand index in</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;  <span class="comment">// the &#39;MI&#39; for that &#39;Def&#39;. If we see another use of this Def between</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  <span class="comment">// the Def and the MI, SeenIntermediateUse becomes &#39;true&#39;.</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *getForwardingDefMI(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;                                   <span class="keywordtype">unsigned</span> &amp;OpNoForForwarding,</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;                                   <span class="keywordtype">bool</span> &amp;SeenIntermediateUse) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160; </div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  <span class="comment">// Can the user MI have it&#39;s source at index \p OpNoForForwarding</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  <span class="comment">// forwarded from an add-immediate that feeds it?</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;  <span class="keywordtype">bool</span> isUseMIElgibleForForwarding(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code" href="structllvm_1_1ImmInstrInfo.html">ImmInstrInfo</a> &amp;III,</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;                                   <span class="keywordtype">unsigned</span> OpNoForForwarding) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  <span class="keywordtype">bool</span> isDefMIElgibleForForwarding(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>,</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="structllvm_1_1ImmInstrInfo.html">ImmInstrInfo</a> &amp;III,</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;                                   <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&amp;ImmMO,</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;                                   <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&amp;RegMO) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;  <span class="keywordtype">bool</span> isImmElgibleForForwarding(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;ImmMO,</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>,</div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="structllvm_1_1ImmInstrInfo.html">ImmInstrInfo</a> &amp;III,</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;                                 int64_t &amp;<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>,</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;                                 int64_t BaseImm = 0) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;  <span class="keywordtype">bool</span> isRegElgibleForForwarding(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;RegMO,</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>,</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">bool</span> KillDefMI,</div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;                                 <span class="keywordtype">bool</span> &amp;IsFwdFeederRegKilled,</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;                                 <span class="keywordtype">bool</span> &amp;SeenIntermediateUse) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  <span class="keywordtype">unsigned</span> getSpillTarget() <span class="keyword">const</span>;</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;unsigned&gt;</a> getStoreOpcodesForSpillArray() <span class="keyword">const</span>;</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;unsigned&gt;</a> getLoadOpcodesForSpillArray() <span class="keyword">const</span>;</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  <span class="keywordtype">unsigned</span> getSpillIndex(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  int16_t getFMAOpIdxInfo(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  <span class="keywordtype">void</span> reassociateFMA(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a> <a class="code" href="classllvm_1_1Pattern.html">Pattern</a>,</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;                      <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;InsInstrs,</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;                      <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;DelInstrs,</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;                      <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;unsigned, unsigned&gt;</a> &amp;InstrIdxForVirtReg) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  generateLoadForNewConst(<span class="keywordtype">unsigned</span> Idx, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1Type.html">Type</a> *Ty,</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;                          <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;InsInstrs) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">void</span> anchor();</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160; </div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="keyword">protected</span>:<span class="comment"></span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment">  /// Commutes the operands in the given instruction.</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment">  /// The commutable operands are specified by their indices OpIdx1 and OpIdx2.</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment">  /// Do not call this method for a non-commutable instruction or for</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">  /// non-commutable pair of operand indices OpIdx1 and OpIdx2.</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">  /// Even though the instruction is commutable, the method may still</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment">  /// fail to commute the operands, null pointer is returned in such cases.</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment">  /// For example, we can commute rlwimi instructions, but only if the</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">  /// rotate amt is zero.  We also have to munge the immediates a bit.</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1PPCInstrInfo.html#a3ea2369e6bcfa35889cf566047e3ca3f">commuteInstructionImpl</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">bool</span> NewMI,</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;                                       <span class="keywordtype">unsigned</span> OpIdx1,</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;                                       <span class="keywordtype">unsigned</span> OpIdx2) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160; </div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;  <span class="keyword">explicit</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a0ddc379f7789e44a2138fa08e92bfe92">PPCInstrInfo</a>(<a class="code" href="classllvm_1_1PPCSubtarget.html">PPCSubtarget</a> &amp;STI);</div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160; </div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a9f4c857aeef82cc00528864a88944fbb">isLoadFromConstantPool</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Constant.html">Constant</a> *<a class="code" href="classllvm_1_1PPCInstrInfo.html#aedca54ee65b84a32a3bf0c9a595e2fd9">getConstantFromConstantPool</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment">  /// getRegisterInfo - TargetInstrInfo is a superset of MRegister info.  As</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment">  /// such, whenever a client has an instance of instruction info, it should</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment">  /// always be able to get register info as well (through this method).</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a7736d6dc0c4303c59d1192988b8919e9">  312</a></span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="classllvm_1_1PPCRegisterInfo.html">PPCRegisterInfo</a> &amp;<a class="code" href="classllvm_1_1PPCInstrInfo.html#a7736d6dc0c4303c59d1192988b8919e9">getRegisterInfo</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> RI; }</div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160; </div>
<div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a463b524077a8bf49aff4cdcdb0a5b107">  314</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a463b524077a8bf49aff4cdcdb0a5b107">isXFormMemOp</a>(<span class="keywordtype">unsigned</span> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opcode).TSFlags &amp; <a class="code" href="namespacellvm_1_1PPCII.html#a3712aa9ccaf2ca96597c57d8a3487ed4aabe404a41cd6c42173c719a7911563c5">PPCII::XFormMemOp</a>;</div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;  }</div>
<div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a1e3341c8d3c4f7b14e456fa4dfc4445f">  317</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a1e3341c8d3c4f7b14e456fa4dfc4445f">isPrefixed</a>(<span class="keywordtype">unsigned</span> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opcode).TSFlags &amp; <a class="code" href="namespacellvm_1_1PPCII.html#a3712aa9ccaf2ca96597c57d8a3487ed4a57c485b93de14e13066ec4f32f99345d">PPCII::Prefixed</a>;</div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;  }</div>
<div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a6526c2922e2d306e7d0ab7c584f9781c">  320</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a6526c2922e2d306e7d0ab7c584f9781c">isSExt32To64</a>(<span class="keywordtype">unsigned</span> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opcode).TSFlags &amp; <a class="code" href="namespacellvm_1_1PPCII.html#a3712aa9ccaf2ca96597c57d8a3487ed4a4ff4fdb7188d27bc3d4968e5d675f0c4">PPCII::SExt32To64</a>;</div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;  }</div>
<div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a85b747171da3a092e7f5efcf8d7dd15c">  323</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a85b747171da3a092e7f5efcf8d7dd15c">isZExt32To64</a>(<span class="keywordtype">unsigned</span> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opcode).TSFlags &amp; <a class="code" href="namespacellvm_1_1PPCII.html#a3712aa9ccaf2ca96597c57d8a3487ed4a0d0051d873cb4b1b2ec86509b76c3cca">PPCII::ZExt32To64</a>;</div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;  }</div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment">  /// Check if Opcode corresponds to a call instruction that should be marked</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">  /// with the NOTOC relocation.</span></div>
<div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#abdf7fddb2f6c3650c7cc2dcbaedd0177">  329</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#abdf7fddb2f6c3650c7cc2dcbaedd0177">isNoTOCCallInstr</a>(<span class="keywordtype">unsigned</span> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opcode).isCall())</div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160; </div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;    <span class="keywordflow">switch</span> (Opcode) {</div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;    <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown call opcode&quot;</span>);</div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;    <span class="keywordflow">case</span> PPC::BL8_NOTOC:</div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;    <span class="keywordflow">case</span> PPC::BL8_NOTOC_TLS:</div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;    <span class="keywordflow">case</span> PPC::BL8_NOTOC_RM:</div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;    <span class="keywordflow">case</span> PPC::BL8:</div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARCISD.html#a383dfc381bd557f340886bb106e3d92ea37102c3bc1feaf214eb32e66a1ffc007">PPC::BL</a>:</div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;    <span class="keywordflow">case</span> PPC::BL8_TLS:</div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;    <span class="keywordflow">case</span> PPC::BL_TLS:</div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;    <span class="keywordflow">case</span> PPC::BLA8:</div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;    <span class="keywordflow">case</span> PPC::BLA:</div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;    <span class="keywordflow">case</span> PPC::BCCL:</div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;    <span class="keywordflow">case</span> PPC::BCCLA:</div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;    <span class="keywordflow">case</span> PPC::BCL:</div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;    <span class="keywordflow">case</span> PPC::BCLn:</div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;    <span class="keywordflow">case</span> PPC::BL8_NOP:</div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;    <span class="keywordflow">case</span> PPC::BL_NOP:</div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;    <span class="keywordflow">case</span> PPC::BL8_NOP_TLS:</div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;    <span class="keywordflow">case</span> PPC::BLA8_NOP:</div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;    <span class="keywordflow">case</span> PPC::BCTRL8:</div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a453b3ee2482b8a61bbcf5ce1cd6e395e">PPC::BCTRL</a>:</div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;    <span class="keywordflow">case</span> PPC::BCCCTRL8:</div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;    <span class="keywordflow">case</span> PPC::BCCCTRL:</div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;    <span class="keywordflow">case</span> PPC::BCCTRL8:</div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;    <span class="keywordflow">case</span> PPC::BCCTRL:</div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;    <span class="keywordflow">case</span> PPC::BCCTRL8n:</div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;    <span class="keywordflow">case</span> PPC::BCCTRLn:</div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;    <span class="keywordflow">case</span> PPC::BL8_RM:</div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;    <span class="keywordflow">case</span> PPC::BLA8_RM:</div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;    <span class="keywordflow">case</span> PPC::BL8_NOP_RM:</div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;    <span class="keywordflow">case</span> PPC::BLA8_NOP_RM:</div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;    <span class="keywordflow">case</span> PPC::BCTRL8_RM:</div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;    <span class="keywordflow">case</span> PPC::BCTRL8_LDinto_toc:</div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;    <span class="keywordflow">case</span> PPC::BCTRL8_LDinto_toc_RM:</div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;    <span class="keywordflow">case</span> PPC::BL8_TLS_:</div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;    <span class="keywordflow">case</span> PPC::TCRETURNdi8:</div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;    <span class="keywordflow">case</span> PPC::TCRETURNai8:</div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;    <span class="keywordflow">case</span> PPC::TCRETURNri8:</div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;    <span class="keywordflow">case</span> PPC::TAILBCTR8:</div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;    <span class="keywordflow">case</span> PPC::TAILB8:</div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;    <span class="keywordflow">case</span> PPC::TAILBA8:</div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;    <span class="keywordflow">case</span> PPC::BCLalways:</div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;    <span class="keywordflow">case</span> PPC::BLRL:</div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;    <span class="keywordflow">case</span> PPC::BCCLRL:</div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;    <span class="keywordflow">case</span> PPC::BCLRL:</div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;    <span class="keywordflow">case</span> PPC::BCLRLn:</div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;    <span class="keywordflow">case</span> PPC::BDZL:</div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;    <span class="keywordflow">case</span> PPC::BDNZL:</div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;    <span class="keywordflow">case</span> PPC::BDZLA:</div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;    <span class="keywordflow">case</span> PPC::BDNZLA:</div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;    <span class="keywordflow">case</span> PPC::BDZLp:</div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;    <span class="keywordflow">case</span> PPC::BDNZLp:</div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;    <span class="keywordflow">case</span> PPC::BDZLAp:</div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;    <span class="keywordflow">case</span> PPC::BDNZLAp:</div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;    <span class="keywordflow">case</span> PPC::BDZLm:</div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;    <span class="keywordflow">case</span> PPC::BDNZLm:</div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;    <span class="keywordflow">case</span> PPC::BDZLAm:</div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;    <span class="keywordflow">case</span> PPC::BDNZLAm:</div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;    <span class="keywordflow">case</span> PPC::BDZLRL:</div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;    <span class="keywordflow">case</span> PPC::BDNZLRL:</div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;    <span class="keywordflow">case</span> PPC::BDZLRLp:</div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;    <span class="keywordflow">case</span> PPC::BDNZLRLp:</div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;    <span class="keywordflow">case</span> PPC::BDZLRLm:</div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;    <span class="keywordflow">case</span> PPC::BDNZLRLm:</div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;    <span class="keywordflow">case</span> PPC::BL_RM:</div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;    <span class="keywordflow">case</span> PPC::BLA_RM:</div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;    <span class="keywordflow">case</span> PPC::BL_NOP_RM:</div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aa82b0f1a7296f1ae77fe7a79dcd8631c">PPC::BCTRL_RM</a>:</div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;    <span class="keywordflow">case</span> PPC::TCRETURNdi:</div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;    <span class="keywordflow">case</span> PPC::TCRETURNai:</div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;    <span class="keywordflow">case</span> PPC::TCRETURNri:</div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;    <span class="keywordflow">case</span> PPC::BCTRL_LWZinto_toc:</div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;    <span class="keywordflow">case</span> PPC::BCTRL_LWZinto_toc_RM:</div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;    <span class="keywordflow">case</span> PPC::TAILBCTR:</div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;    <span class="keywordflow">case</span> PPC::TAILB:</div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;    <span class="keywordflow">case</span> PPC::TAILBA:</div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;    }</div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;  }</div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160; </div>
<div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a8cec51f86ff45d3fa0b21d714dcb1970">  420</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a8cec51f86ff45d3fa0b21d714dcb1970">isSameClassPhysRegCopy</a>(<span class="keywordtype">unsigned</span> Opcode) {</div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;    <span class="keywordtype">unsigned</span> CopyOpcodes[] = {<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4">PPC::OR</a>,        PPC::OR8,   PPC::FMR,</div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;                              PPC::VOR,       PPC::XXLOR, PPC::XXLORf,</div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;                              PPC::XSCPSGNDP, PPC::MCRF,  PPC::CROR,</div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;                              PPC::EVOR,      -1U};</div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0; CopyOpcodes[<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>] != -1U; <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>++)</div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;      <span class="keywordflow">if</span> (Opcode == CopyOpcodes[<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>])</div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;  }</div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160; </div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;  <a class="code" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> *</div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;  <a class="code" href="classllvm_1_1PPCInstrInfo.html#a8abe69762bb82834b786c78b35015734">CreateTargetHazardRecognizer</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> *STI,</div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;  <a class="code" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> *</div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;  <a class="code" href="classllvm_1_1PPCInstrInfo.html#a63d1433613d2b51a9c6389a63ccd2cce">CreateTargetPostRAHazardRecognizer</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *II,</div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160; </div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#aa88dfb98a274ef5f8da3ce147c8c45eb">getInstrLatency</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;                           <span class="keywordtype">unsigned</span> *PredCost = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160; </div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#af7fcfb5e7294b3fe2d66d3349d5acfb7">getOperandLatency</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>, <span class="keywordtype">unsigned</span> DefIdx,</div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>,</div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;                        <span class="keywordtype">unsigned</span> UseIdx) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#af4e58946e3b0844e0c36ddee1433284a">  446</a></span>&#160;  <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#af4e58946e3b0844e0c36ddee1433284a">getOperandLatency</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;                        <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *DefNode, <span class="keywordtype">unsigned</span> DefIdx,</div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;                        <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *UseNode, <span class="keywordtype">unsigned</span> UseIdx)<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;    <span class="keywordflow">return</span> PPCGenInstrInfo::getOperandLatency(ItinData, DefNode, DefIdx,</div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;                                              UseNode, UseIdx);</div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;  }</div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160; </div>
<div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#abb81aa2a9fed25ed7a1762421866fcc3">  453</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#abb81aa2a9fed25ed7a1762421866fcc3">hasLowDefLatency</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> &amp;SchedModel,</div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>,</div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;                        <span class="keywordtype">unsigned</span> DefIdx)<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;    <span class="comment">// Machine LICM should hoist all instructions in low-register-pressure</span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;    <span class="comment">// situations; none are sufficiently free to justify leaving in a loop</span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;    <span class="comment">// body.</span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;  }</div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160; </div>
<div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a950ab81bc77e4b2b21183e92a7d44e4a">  462</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a950ab81bc77e4b2b21183e92a7d44e4a">useMachineCombiner</a>()<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;  }</div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment">  /// When getMachineCombinerPatterns() finds patterns, this function generates</span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment">  /// the instructions that could replace the original code sequence</span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a9f02408db99c8acb18352d7398561be4">genAlternativeCodeSequence</a>(</div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a> <a class="code" href="classllvm_1_1Pattern.html">Pattern</a>,</div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;      <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;InsInstrs,</div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;      <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;DelInstrs,</div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;      <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;unsigned, unsigned&gt;</a> &amp;InstrIdxForVirtReg) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment">  /// Return true when there is potentially a faster code sequence for a fma</span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="comment">  /// chain ending in \p Root. All potential patterns are output in the \p</span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment">  /// P array.</span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a50c42e50d84476f314b12fc325f97cdf">getFMAPatterns</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root,</div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;                      <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineCombinerPattern&gt;</a> &amp;<a class="code" href="README-SSE_8txt.html#a63d206a063eefcdf8c318ded97b65020">P</a>,</div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;                      <span class="keywordtype">bool</span> DoRegPressureReduce) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment">  /// Return true when there is potentially a faster code sequence</span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment">  /// for an instruction chain ending in &lt;Root&gt;. All potential patterns are</span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment">  /// output in the &lt;Pattern&gt; array.</span></div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a3292a10fddf8b776e21e2b2a39ed0622">getMachineCombinerPatterns</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root,</div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;                                  <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineCombinerPattern&gt;</a> &amp;<a class="code" href="README-SSE_8txt.html#a63d206a063eefcdf8c318ded97b65020">P</a>,</div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;                                  <span class="keywordtype">bool</span> DoRegPressureReduce) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="comment">  /// On PowerPC, we leverage machine combiner pass to reduce register pressure</span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="comment">  /// when the register pressure is high for one BB.</span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="comment">  /// Return true if register pressure for \p MBB is high and ABI is supported</span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment">  /// to reduce register pressure. Otherwise return false.</span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#acba682e84de176f762ddc4d774819cae">shouldReduceRegisterPressure</a>(</div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterClassInfo.html">RegisterClassInfo</a> *RegClassInfo) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment">  /// Fixup the placeholders we put in genAlternativeCodeSequence() for</span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="comment">  /// MachineCombiner.</span></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;  <a class="code" href="classllvm_1_1PPCInstrInfo.html#a8ba4f8b2e477a32a27b66aa99566eef9">finalizeInsInstrs</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a> &amp;<a class="code" href="README-SSE_8txt.html#a63d206a063eefcdf8c318ded97b65020">P</a>,</div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;                    <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;InsInstrs) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160; </div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#ab8d93b0ff1b64f553c4e86fdebacff56">isAssociativeAndCommutative</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst,</div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;                                   <span class="keywordtype">bool</span> Invert) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="comment">  /// On PowerPC, we try to reassociate FMA chain which will increase</span></div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="comment">  /// instruction size. Set extension resource length limit to 1 for edge case.</span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="comment">  /// Resource Length is calculated by scaled resource usage in getCycles().</span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment">  /// Because of the division in getCycles(), it returns different cycles due to</span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="comment">  /// legacy scaled resource usage. So new resource length may be same with</span></div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="comment">  /// legacy or 1 bigger than legacy.</span></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="comment">  /// We need to execlude the 1 bigger case even the resource length is not</span></div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="comment">  /// perserved for more FMA chain reassociations on PowerPC.</span></div>
<div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a1d1957071616cdb2d686551e51a5336a">  513</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a1d1957071616cdb2d686551e51a5336a">getExtendResourceLenLimit</a>()<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> 1; }</div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160; </div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a5ccaef728fa7584f286ab605174a0b0b">setSpecialOperandAttr</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;OldMI1, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;OldMI2,</div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;                             <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;NewMI1,</div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;                             <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;NewMI2) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160; </div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;  <span class="comment">// PowerPC specific version of setSpecialOperandAttr that copies Flags to MI</span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;  <span class="comment">// and clears nuw, nsw, and exact flags.</span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a5ccaef728fa7584f286ab605174a0b0b">setSpecialOperandAttr</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classuint16__t.html">uint16_t</a> Flags) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160; </div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#ab666db2c9fa0785e9298602f26d609f6">isCoalescableExtInstr</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;                             <a class="code" href="classllvm_1_1Register.html">Register</a> &amp;SrcReg, <a class="code" href="classllvm_1_1Register.html">Register</a> &amp;DstReg,</div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;                             <span class="keywordtype">unsigned</span> &amp;SubIdx) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a5d0eb474ed80ff47a9838b71df8cf1f4">isLoadFromStackSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;                               <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a0f34e95d290dc051294ec47023d90ca7">isReallyTriviallyReMaterializable</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#ae91d2d0672c290bb7ecdc7527d6eb08c">isStoreToStackSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;                              <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160; </div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#afadf8e95969c146a28e22d91218db770">findCommutedOpIndices</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> &amp;SrcOpIdx1,</div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;                             <span class="keywordtype">unsigned</span> &amp;SrcOpIdx2) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160; </div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a7c1001c415a0435743c316d7b941f56f">insertNoop</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;                  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160; </div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160; </div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;  <span class="comment">// Branch analysis.</span></div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#aedb2f85719d229f0c9bc62ab1d17e918">analyzeBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;<a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a1441f79530bc7f3a89118bb8067eac69">TBB</a>,</div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;                     <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;FBB,</div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;                     <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;<a class="code" href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>,</div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;                     <span class="keywordtype">bool</span> AllowModify) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#aa311c9795e28799c06e59252e767c155">removeBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;                        <span class="keywordtype">int</span> *BytesRemoved = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#ac73a2a13806418aeb40c26ea794c3dd7">insertBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a1441f79530bc7f3a89118bb8067eac69">TBB</a>,</div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;                        <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *FBB, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> <a class="code" href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>,</div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;                        <span class="keywordtype">int</span> *BytesAdded = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160; </div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;  <span class="comment">// Select analysis.</span></div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a8d257d0fa9886eeb4ee7c842294d4449">canInsertSelect</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> <a class="code" href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>,</div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;                       <a class="code" href="classllvm_1_1Register.html">Register</a>, <a class="code" href="classllvm_1_1Register.html">Register</a>, <a class="code" href="classllvm_1_1Register.html">Register</a>, <span class="keywordtype">int</span> &amp;, <span class="keywordtype">int</span> &amp;,</div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;                       <span class="keywordtype">int</span> &amp;) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#af14abbf5d3082cd072fe85f6f5fe2eea">insertSelect</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg,</div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;                    <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> <a class="code" href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>, <a class="code" href="classllvm_1_1Register.html">Register</a> TrueReg,</div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;                    <a class="code" href="classllvm_1_1Register.html">Register</a> FalseReg) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160; </div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#abdb97a58f07f1fae1322c4989cacf4f5">copyPhysReg</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> DestReg, <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> SrcReg,</div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;                   <span class="keywordtype">bool</span> KillSrc) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160; </div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a4b960847db9b452e5be6bbc411fbb8f2">storeRegToStackSlot</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;                           <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>, <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg,</div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;                           <span class="keywordtype">bool</span> isKill, <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>,</div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;                           <a class="code" href="classllvm_1_1Register.html">Register</a> VReg) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160; </div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;  <span class="comment">// Emits a register spill without updating the register class for vector</span></div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;  <span class="comment">// registers. This ensures that when we spill a vector register the</span></div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;  <span class="comment">// element order in the register is the same as it was in memory.</span></div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a97de15cd29255b90b2ce510e967340bf">storeRegToStackSlotNoUpd</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;                                <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>,</div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;                                <span class="keywordtype">unsigned</span> SrcReg, <span class="keywordtype">bool</span> isKill, <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>,</div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160; </div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#abb74390d58054b92bc0a5373d7cfc61f">loadRegFromStackSlot</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;                            <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>, <a class="code" href="classllvm_1_1Register.html">Register</a> DestReg,</div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;                            <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;                            <a class="code" href="classllvm_1_1Register.html">Register</a> VReg) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160; </div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;  <span class="comment">// Emits a register reload without updating the register class for vector</span></div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;  <span class="comment">// registers. This ensures that when we reload a vector register the</span></div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;  <span class="comment">// element order in the register is the same as it was in memory.</span></div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a4f5aa6feffe52b80166f0d252cf354cb">loadRegFromStackSlotNoUpd</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;                                 <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>,</div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;                                 <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>,</div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160; </div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a51043d2a1b0696b32dbf2430676658c6">getStoreOpcodeForSpill</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160; </div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a51f8adee69da15bfd10d880d79d8fbec">getLoadOpcodeForSpill</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160; </div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;  <span class="keywordtype">bool</span></div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;  <a class="code" href="classllvm_1_1PPCInstrInfo.html#a71d26c25426803c700863bc98bc1d4fd">reverseBranchCondition</a>(<a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;<a class="code" href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160; </div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a5ec71405ff522bfe6e20245ede6aaa91">FoldImmediate</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>, <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>,</div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;                     <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160; </div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a16eb84143cfa149db94e8b4b4b2a8629">onlyFoldImmediate</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>,</div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;                         <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160; </div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;  <span class="comment">// If conversion by predication (only supported by some branch instructions).</span></div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;  <span class="comment">// All of the profitability checks always return true; it is always</span></div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;  <span class="comment">// profitable to use the predicated branches.</span></div>
<div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a7a39ff16bf039402969f41f53763d905">  611</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a7a39ff16bf039402969f41f53763d905">isProfitableToIfCvt</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;                          <span class="keywordtype">unsigned</span> NumCycles, <span class="keywordtype">unsigned</span> ExtraPredCycles,</div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;                          <a class="code" href="classllvm_1_1BranchProbability.html">BranchProbability</a> Probability)<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;  }</div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160; </div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a7a39ff16bf039402969f41f53763d905">isProfitableToIfCvt</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;TMBB,</div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;                           <span class="keywordtype">unsigned</span> NumT, <span class="keywordtype">unsigned</span> ExtraT,</div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;                           <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;FMBB,</div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;                           <span class="keywordtype">unsigned</span> NumF, <span class="keywordtype">unsigned</span> ExtraF,</div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;                           <a class="code" href="classllvm_1_1BranchProbability.html">BranchProbability</a> Probability) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160; </div>
<div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#abcfd8b3068601b3ec4fd32fac98b99b5">  623</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#abcfd8b3068601b3ec4fd32fac98b99b5">isProfitableToDupForIfCvt</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <span class="keywordtype">unsigned</span> NumCycles,</div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;                                 <a class="code" href="classllvm_1_1BranchProbability.html">BranchProbability</a> Probability)<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;  }</div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160; </div>
<div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#ab4f21416bf92bf6e1d1a2bb14c45f67b">  628</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#ab4f21416bf92bf6e1d1a2bb14c45f67b">isProfitableToUnpredicate</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;TMBB,</div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;                                 <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;FMBB)<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;  }</div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160; </div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;  <span class="comment">// Predication support.</span></div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a142a35a3df3a734306ff0a9d751c76bd">isPredicated</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160; </div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a082a8593849ab4e2d9d2b0019de167c3">isSchedulingBoundary</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160; </div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#ae5781ad71db6e0e3bf84f10c4490e291">PredicateInstruction</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;                            <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Pred) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160; </div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a87b39c65c6a9fd9acdc3cd6ea03ed323">SubsumesPredicate</a>(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Pred1,</div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;                         <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Pred2) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160; </div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#aedcc57df983cf17bab675fab4233ac7d">ClobbersPredicate</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, std::vector&lt;MachineOperand&gt; &amp;Pred,</div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;                         <span class="keywordtype">bool</span> SkipDead) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160; </div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;  <span class="comment">// Comparison optimization.</span></div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160; </div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#abb7303094f9b99f0ca06a9eb606dcb26">analyzeCompare</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1Register.html">Register</a> &amp;SrcReg,</div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;                      <a class="code" href="classllvm_1_1Register.html">Register</a> &amp;SrcReg2, int64_t &amp;<a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a91efa71de05b0c2d00730a0279f58658">Mask</a>,</div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;                      int64_t &amp;<a class="code" href="classllvm_1_1Value.html">Value</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160; </div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a8118d9f62c345028220579c9d1ca4061">optimizeCompareInstr</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;CmpInstr, <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg,</div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;                            <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg2, int64_t <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a91efa71de05b0c2d00730a0279f58658">Mask</a>, int64_t <a class="code" href="classllvm_1_1Value.html">Value</a>,</div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160; </div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="comment">  /// Return true if get the base operand, byte offset of an instruction and</span></div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="comment">  /// the memory width. Width is the size of memory that is being</span></div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="comment">  /// loaded/stored (e.g. 1, 2, 4, 8).</span></div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a7d841f6c4d4a0042484feff56fd25857">getMemOperandWithOffsetWidth</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;LdSt,</div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&amp;BaseOp,</div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;                                    int64_t &amp;<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, <span class="keywordtype">unsigned</span> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>,</div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160; </div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#aeae69b1baee541f55a44aaf2804dc007">optimizeCmpPostRA</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="comment">  /// Get the base operand and byte offset of an instruction that reads/writes</span></div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="comment">  /// memory.</span></div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a0d205be357ca598799bdbca4fe40cc70">getMemOperandsWithOffsetWidth</a>(</div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;LdSt,</div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;      <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;const MachineOperand *&gt;</a> &amp;BaseOps, int64_t &amp;<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>,</div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;      <span class="keywordtype">bool</span> &amp;OffsetIsScalable, <span class="keywordtype">unsigned</span> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>,</div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="comment">  /// Returns true if the two given memory operations should be scheduled</span></div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="comment">  /// adjacent.</span></div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a4d4ad131135377f00881005a7a0163ba">shouldClusterMemOps</a>(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;const MachineOperand *&gt;</a> BaseOps1,</div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;                           <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;const MachineOperand *&gt;</a> BaseOps2,</div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;                           <span class="keywordtype">unsigned</span> NumLoads, <span class="keywordtype">unsigned</span> NumBytes) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="comment">  /// Return true if two MIs access different memory addresses and false</span></div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="comment">  /// otherwise</span></div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span></div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;  <a class="code" href="classllvm_1_1PPCInstrInfo.html#a878d28bcb9d1575d5f5e56c5b1bcf064">areMemAccessesTriviallyDisjoint</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MIa,</div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MIb) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="comment">  /// GetInstSize - Return the number of bytes of code the specified</span></div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="comment">  /// instruction may be.  This returns the maximum number of bytes.</span></div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#adaba46ae7351c9a651fc32fae020cb0d">getInstSizeInBytes</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160; </div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;  <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a2f3dc5cc960be4f46fdfc635895535a5">getNop</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160; </div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;  std::pair&lt;unsigned, unsigned&gt;</div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;  <a class="code" href="classllvm_1_1PPCInstrInfo.html#a76f800670cc87a59e8df8f90f74ffc02">decomposeMachineOperandsTargetFlags</a>(<span class="keywordtype">unsigned</span> TF) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160; </div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;std::pair&lt;unsigned, const char *&gt;</a>&gt;</div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;  <a class="code" href="classllvm_1_1PPCInstrInfo.html#a830ea3a66d17dde796c0623587a8d701">getSerializableDirectMachineOperandTargetFlags</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160; </div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;std::pair&lt;unsigned, const char *&gt;</a>&gt;</div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;  <a class="code" href="classllvm_1_1PPCInstrInfo.html#afd94e27d369270a3c80e08cc32646ce9">getSerializableBitmaskMachineOperandTargetFlags</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160; </div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;  <span class="comment">// Expand VSX Memory Pseudo instruction to either a VSX or a FP instruction.</span></div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a1517c8d905b7053ac5bdb9582cf49c03">expandVSXMemPseudo</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160; </div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;  <span class="comment">// Lower pseudo instructions after register allocation.</span></div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a7941fd2c7d339dfe155c4327fd95fab0">expandPostRAPseudo</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160; </div>
<div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a4a925741128762aa8606a501ed9dad40">  712</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a4a925741128762aa8606a501ed9dad40">isVFRegister</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>) {</div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> &gt;= PPC::VF0 &amp;&amp; <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> &lt;= PPC::VF31;</div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;  }</div>
<div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a1ad9d77362b83674dd372fa84a088cbc">  715</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a1ad9d77362b83674dd372fa84a088cbc">isVRRegister</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>) {</div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> &gt;= PPC::V0 &amp;&amp; <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> &lt;= PPC::V31;</div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;  }</div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code" href="classllvm_1_1PPCInstrInfo.html#a111dcd9b1325e89d9724d5481ddcd1a9">updatedRC</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a31fef05bbdd37ce0a7cf6ee85a6b5a9c">getRecordFormOpcode</a>(<span class="keywordtype">unsigned</span> Opcode);</div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160; </div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a62e484f70a2007cfe30d42db868f84ab">isTOCSaveMI</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160; </div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;  std::pair&lt;bool, bool&gt;</div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;  <a class="code" href="classllvm_1_1PPCInstrInfo.html#a78b9ad4b9b246aab32ff14d856f5769a">isSignOrZeroExtended</a>(<span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <span class="keyword">const</span> <span class="keywordtype">unsigned</span> BinOpDepth,</div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160; </div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;  <span class="comment">// Return true if the register is sign-extended from 32 to 64 bits.</span></div>
<div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#ad5cc934c55e1ea5f64d3493dcbc3b758">  728</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#ad5cc934c55e1ea5f64d3493dcbc3b758">isSignExtended</a>(<span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>,</div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a78b9ad4b9b246aab32ff14d856f5769a">isSignOrZeroExtended</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, 0, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>).first;</div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;  }</div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160; </div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;  <span class="comment">// Return true if the register is zero-extended from 32 to 64 bits.</span></div>
<div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a7640b7b696150d562dad41bf6dfd8d02">  734</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a7640b7b696150d562dad41bf6dfd8d02">isZeroExtended</a>(<span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>,</div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a78b9ad4b9b246aab32ff14d856f5769a">isSignOrZeroExtended</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, 0, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>).second;</div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;  }</div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160; </div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a66df27d1558e144f63148f347b79392f">convertToImmediateForm</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;                              <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> **KilledDef = <span class="keyword">nullptr</span>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a9eb43774a0046a364f5c45f94576bc43">foldFrameOffset</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a0e3a31dc0490f96016dc6f83eb363213">combineRLWINM</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> **ToErase = <span class="keyword">nullptr</span>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a919a65c38470ee5665afa859cda18025">isADDIInstrEligibleForFolding</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;ADDIMI, int64_t &amp;<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a849ceee707ad46510fd6a651de065478">isADDInstrEligibleForFolding</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;ADDMI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#ae1d4c0d71423c8fa3d000f7518a4e8ae">isImmInstrEligibleForFolding</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> &amp;BaseReg,</div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;                                    <span class="keywordtype">unsigned</span> &amp;XFormOpcode,</div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;                                    int64_t &amp;OffsetOfImmInstr,</div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;                                    <a class="code" href="structllvm_1_1ImmInstrInfo.html">ImmInstrInfo</a> &amp;III) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a809bcfaa5a36e8e145a700b3e0e21926">isValidToBeChangedReg</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *ADDMI, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>,</div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;                             <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&amp;ADDIMI, int64_t &amp;OffsetAddi,</div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;                             int64_t OffsetImm) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="comment">  /// Fixup killed/dead flag for register \p RegNo between instructions [\p</span></div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="comment">  /// StartMI, \p EndMI]. Some pre-RA or post-RA transformations may violate</span></div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="comment">  /// register killed/dead flags semantics, this function can be called to fix</span></div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="comment">  /// up. Before calling this function,</span></div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="comment">  /// 1. Ensure that \p RegNo liveness is killed after instruction \p EndMI.</span></div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="comment">  /// 2. Ensure that there is no new definition between (\p StartMI, \p EndMI)</span></div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="comment">  ///    and possible definition for \p RegNo is \p StartMI or \p EndMI. For</span></div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="comment">  ///    pre-RA cases, definition may be \p StartMI through COPY, \p StartMI</span></div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="comment">  ///    will be adjust to true definition.</span></div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="comment">  /// 3. We can do accurate fixup for the case when all instructions between</span></div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="comment">  ///    [\p StartMI, \p EndMI] are in same basic block.</span></div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="comment">  /// 4. For the case when \p StartMI and \p EndMI are not in same basic block,</span></div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="comment">  ///    we conservatively clear kill flag for all uses of \p RegNo for pre-RA</span></div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="comment">  ///    and for post-RA, we give an assertion as without reaching definition</span></div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="comment">  ///    analysis post-RA, \p StartMI and \p EndMI are hard to keep right.</span></div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a360d9458a82cc4a80442ad84450945e1">fixupIsDeadOrKill</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *StartMI, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *EndMI,</div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;                         <span class="keywordtype">unsigned</span> RegNo) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#ae0793a0ace15ba8cf0d9ee31e30dc2c5">replaceInstrWithLI</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code" href="structllvm_1_1LoadImmediateInfo.html">LoadImmediateInfo</a> &amp;LII) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#ad6408dc62ff8fa8de6c9c6daa57b897f">replaceInstrOperandWithImm</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpNo,</div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;                                  int64_t <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160; </div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#afb977cf93fe8661651e4503ae0722893">instrHasImmForm</a>(<span class="keywordtype">unsigned</span> Opc, <span class="keywordtype">bool</span> IsVFReg, <a class="code" href="structllvm_1_1ImmInstrInfo.html">ImmInstrInfo</a> &amp;III,</div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;                       <span class="keywordtype">bool</span> PostRA) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160; </div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;  <span class="comment">// In PostRA phase, try to find instruction defines \p Reg before \p MI.</span></div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;  <span class="comment">// \p SeenIntermediate is set to true if uses between DefMI and \p MI exist.</span></div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1PPCInstrInfo.html#aff2173f1b09ff7e5b1458b9441bcf10d">getDefMIPostRA</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;                               <span class="keywordtype">bool</span> &amp;SeenIntermediateUse) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160; </div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;  <span class="comment">// Materialize immediate after RA.</span></div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a844ba3afb5257d4a9f567d42c54c95cb">materializeImmPostRA</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;                            <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>,</div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>,</div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;                            int64_t <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="comment">  /// getRegNumForOperand - some operands use different numbering schemes</span></div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="comment">  /// for the same registers. For example, a VSX instruction may have any of</span></div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="comment">  /// vs0-vs63 allocated whereas an Altivec instruction could only have</span></div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="comment">  /// vs32-vs63 allocated (numbered as v0-v31). This function returns the actual</span></div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="comment">  /// register number needed for the opcode/operand number combination.</span></div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="comment">  /// The operand number argument will be useful when we need to extend this</span></div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="comment">  /// to instructions that use both Altivec and VSX numbering (for different</span></div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="comment">  /// operands).</span></div>
<div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#afd73e5d524894500c034b811457a29e2">  796</a></span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#afd73e5d524894500c034b811457a29e2">getRegNumForOperand</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>,</div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;                                      <span class="keywordtype">unsigned</span> OpNo) {</div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;    int16_t regClass = Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a9491e6e3afc420c33cf508189bb12c3b">operands</a>()[OpNo].RegClass;</div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;    <span class="keywordflow">switch</span> (regClass) {</div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;      <span class="comment">// We store F0-F31, VF0-VF31 in MCOperand and it should be F0-F31,</span></div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;      <span class="comment">// VSX32-VSX63 during encoding/disassembling</span></div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;      <span class="keywordflow">case</span> PPC::VSSRCRegClassID:</div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;      <span class="keywordflow">case</span> PPC::VSFRCRegClassID:</div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1PPCInstrInfo.html#a4a925741128762aa8606a501ed9dad40">isVFRegister</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>))</div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;          <span class="keywordflow">return</span> PPC::VSX32 + (<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> - PPC::VF0);</div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;      <span class="comment">// We store VSL0-VSL31, V0-V31 in MCOperand and it should be VSL0-VSL31,</span></div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;      <span class="comment">// VSX32-VSX63 during encoding/disassembling</span></div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;      <span class="keywordflow">case</span> PPC::VSRCRegClassID:</div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1PPCInstrInfo.html#a1ad9d77362b83674dd372fa84a088cbc">isVRRegister</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>))</div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;          <span class="keywordflow">return</span> PPC::VSX32 + (<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> - PPC::V0);</div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;      <span class="comment">// Other RegClass doesn&#39;t need mapping</span></div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;      <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;    }</div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>;</div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;  }</div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="comment">  /// Check \p Opcode is BDNZ (Decrement CTR and branch if it is still nonzero).</span></div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a6bc6b3ade5432bb6d51e0039c8482445">isBDNZ</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="comment">  /// Find the hardware loop instruction used to set-up the specified loop.</span></div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="comment">  /// On PPC, we have two instructions used to set-up the hardware loop</span></div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="comment">  /// (MTCTRloop, MTCTR8loop) with corresponding endloop (BDNZ, BDNZ8)</span></div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="comment">  /// instructions to indicate the end of a loop.</span></div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *</div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;  <a class="code" href="classllvm_1_1PPCInstrInfo.html#a9f6bd20f6d3bb4bb60d84472550ab6e5">findLoopInstr</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;PreHeader,</div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;                <a class="code" href="classllvm_1_1SmallPtrSet.html">SmallPtrSet&lt;MachineBasicBlock *, 8&gt;</a> &amp;Visited) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="comment">  /// Analyze loop L, which must be a single-basic-block loop, and if the</span></div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="comment">  /// conditions can be understood enough produce a PipelinerLoopInfo object.</span></div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="comment"></span>  std::unique_ptr&lt;TargetInstrInfo::PipelinerLoopInfo&gt;</div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;  <a class="code" href="classllvm_1_1PPCInstrInfo.html#adc8a417082dae00c6f459b63a65e0ed8">analyzeLoopForPipelining</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *LoopBB) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;};</div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160; </div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;}</div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160; </div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="preprocessor">#endif</span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="anamespacellvm_1_1PPCII_html_aebfd14c5a918997e894a9698f27c58e6"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6">llvm::PPCII::PPC970_Unit</a></div><div class="ttdeci">PPC970_Unit</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00050">PPCInstrInfo.h:50</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_ae91d2d0672c290bb7ecdc7527d6eb08c"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#ae91d2d0672c290bb7ecdc7527d6eb08c">llvm::PPCInstrInfo::isStoreToStackSlot</a></div><div class="ttdeci">unsigned isStoreToStackSlot(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l01127">PPCInstrInfo.cpp:1127</a></div></div>
<div class="ttc" id="alib_2Target_2README_8txt_html_acb559820d9ca11295b4500f179ef6392"><div class="ttname"><a href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a></div><div class="ttdeci">i</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2README_8txt_source.html#l00029">README.txt:29</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1PPCRegisterInfo.html">llvm::PPCRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCRegisterInfo_8h_source.html#l00057">PPCRegisterInfo.h:57</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCII_html_a473fc60ca01874a1d083be05f851f42aa9de8ef894c3658424828ffc22ea43575"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#a473fc60ca01874a1d083be05f851f42aa9de8ef894c3658424828ffc22ea43575">llvm::PPCII::PPC970_Shift</a></div><div class="ttdeci">@ PPC970_Shift</div><div class="ttdoc">PPC970_Mask/Shift - This is a bitmask that selects the pipeline type that an instruction is issued to...</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00047">PPCInstrInfo.h:47</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a76f800670cc87a59e8df8f90f74ffc02"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a76f800670cc87a59e8df8f90f74ffc02">llvm::PPCInstrInfo::decomposeMachineOperandsTargetFlags</a></div><div class="ttdeci">std::pair&lt; unsigned, unsigned &gt; decomposeMachineOperandsTargetFlags(unsigned TF) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l02978">PPCInstrInfo.cpp:2978</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00109">IRTranslator.cpp:109</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a360d9458a82cc4a80442ad84450945e1"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a360d9458a82cc4a80442ad84450945e1">llvm::PPCInstrInfo::fixupIsDeadOrKill</a></div><div class="ttdeci">void fixupIsDeadOrKill(MachineInstr *StartMI, MachineInstr *EndMI, unsigned RegNo) const</div><div class="ttdoc">Fixup killed/dead flag for register RegNo between instructions [StartMI, EndMI].</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l03470">PPCInstrInfo.cpp:3470</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a85b747171da3a092e7f5efcf8d7dd15c"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a85b747171da3a092e7f5efcf8d7dd15c">llvm::PPCInstrInfo::isZExt32To64</a></div><div class="ttdeci">bool isZExt32To64(unsigned Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00323">PPCInstrInfo.h:323</a></div></div>
<div class="ttc" id="aAArch64ExpandPseudoInsts_8cpp_html_a6cf2f8996b1e9aaf2d7a435aaa62382f"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a></div><div class="ttdeci">MachineInstrBuilder &amp; UseMI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00107">AArch64ExpandPseudoInsts.cpp:107</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_ad6408dc62ff8fa8de6c9c6daa57b897f"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#ad6408dc62ff8fa8de6c9c6daa57b897f">llvm::PPCInstrInfo::replaceInstrOperandWithImm</a></div><div class="ttdeci">void replaceInstrOperandWithImm(MachineInstr &amp;MI, unsigned OpNo, int64_t Imm) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l03252">PPCInstrInfo.cpp:3252</a></div></div>
<div class="ttc" id="aPPCRegisterInfo_8h_html"><div class="ttname"><a href="PPCRegisterInfo_8h.html">PPCRegisterInfo.h</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4">llvm::ISD::OR</a></div><div class="ttdeci">@ OR</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00667">ISDOpcodes.h:667</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a7941fd2c7d339dfe155c4327fd95fab0"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a7941fd2c7d339dfe155c4327fd95fab0">llvm::PPCInstrInfo::expandPostRAPseudo</a></div><div class="ttdeci">bool expandPostRAPseudo(MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l03089">PPCInstrInfo.cpp:3089</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_ab4f21416bf92bf6e1d1a2bb14c45f67b"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#ab4f21416bf92bf6e1d1a2bb14c45f67b">llvm::PPCInstrInfo::isProfitableToUnpredicate</a></div><div class="ttdeci">bool isProfitableToUnpredicate(MachineBasicBlock &amp;TMBB, MachineBasicBlock &amp;FMBB) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00628">PPCInstrInfo.h:628</a></div></div>
<div class="ttc" id="anamespacellvm_html_acbd62c639eb89998b853a9327a42785ca552472cd4a0e9484b7c8f5d113d357ce"><div class="ttname"><a href="namespacellvm.html#acbd62c639eb89998b853a9327a42785ca552472cd4a0e9484b7c8f5d113d357ce">llvm::SOK_SpillToVSR</a></div><div class="ttdeci">@ SOK_SpillToVSR</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00129">PPCInstrInfo.h:129</a></div></div>
<div class="ttc" id="anamespacellvm_html_acbd62c639eb89998b853a9327a42785ca5e182f0c1ef3dbb6499c1b6e929146e9"><div class="ttname"><a href="namespacellvm.html#acbd62c639eb89998b853a9327a42785ca5e182f0c1ef3dbb6499c1b6e929146e9">llvm::SOK_PairedVecSpill</a></div><div class="ttdeci">@ SOK_PairedVecSpill</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00130">PPCInstrInfo.h:130</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a1e3341c8d3c4f7b14e456fa4dfc4445f"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a1e3341c8d3c4f7b14e456fa4dfc4445f">llvm::PPCInstrInfo::isPrefixed</a></div><div class="ttdeci">bool isPrefixed(unsigned Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00317">PPCInstrInfo.h:317</a></div></div>
<div class="ttc" id="astructllvm_1_1ImmInstrInfo_html_a528b7ccd92e952d902dd916aa4c0ad4b"><div class="ttname"><a href="structllvm_1_1ImmInstrInfo.html#a528b7ccd92e952d902dd916aa4c0ad4b">llvm::ImmInstrInfo::OpNoForForwarding</a></div><div class="ttdeci">uint64_t OpNoForForwarding</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00096">PPCInstrInfo.h:96</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers,...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00051">MachineRegisterInfo.h:51</a></div></div>
<div class="ttc" id="astructllvm_1_1LoadImmediateInfo_html_a66834eb3a0e2888f90445ced87675079"><div class="ttname"><a href="structllvm_1_1LoadImmediateInfo.html#a66834eb3a0e2888f90445ced87675079">llvm::LoadImmediateInfo::SetCR</a></div><div class="ttdeci">unsigned SetCR</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00114">PPCInstrInfo.h:114</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCII_html_a3712aa9ccaf2ca96597c57d8a3487ed4a0d0051d873cb4b1b2ec86509b76c3cca"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#a3712aa9ccaf2ca96597c57d8a3487ed4a0d0051d873cb4b1b2ec86509b76c3cca">llvm::PPCII::ZExt32To64</a></div><div class="ttdeci">@ ZExt32To64</div><div class="ttdoc">This instruction produced a zero extended result.</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00074">PPCInstrInfo.h:74</a></div></div>
<div class="ttc" id="aREADME-SSE_8txt_html_a63d206a063eefcdf8c318ded97b65020"><div class="ttname"><a href="README-SSE_8txt.html#a63d206a063eefcdf8c318ded97b65020">P</a></div><div class="ttdeci">This currently compiles esp xmm0 movsd esp eax eax esp ret We should use not the dag combiner This is because dagcombine2 needs to be able to see through the X86ISD::Wrapper which DAGCombine can t really do The code for turning x load into a single vector load is target independent and should be moved to the dag combiner The code for turning x load into a vector load can only handle a direct load from a global or a direct load from the stack It should be generalized to handle any load from P</div><div class="ttdef"><b>Definition:</b> <a href="README-SSE_8txt_source.html#l00411">README-SSE.txt:411</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCII_html_aebfd14c5a918997e894a9698f27c58e6a48b808627be5e642a62d9cca1d68dd7e"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6a48b808627be5e642a62d9cca1d68dd7e">llvm::PPCII::PPC970_VALU</a></div><div class="ttdeci">@ PPC970_VALU</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00058">PPCInstrInfo.h:58</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_af4e58946e3b0844e0c36ddee1433284a"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#af4e58946e3b0844e0c36ddee1433284a">llvm::PPCInstrInfo::getOperandLatency</a></div><div class="ttdeci">int getOperandLatency(const InstrItineraryData *ItinData, SDNode *DefNode, unsigned DefIdx, SDNode *UseNode, unsigned UseIdx) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00446">PPCInstrInfo.h:446</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a8118d9f62c345028220579c9d1ca4061"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a8118d9f62c345028220579c9d1ca4061">llvm::PPCInstrInfo::optimizeCompareInstr</a></div><div class="ttdeci">bool optimizeCompareInstr(MachineInstr &amp;CmpInstr, Register SrcReg, Register SrcReg2, int64_t Mask, int64_t Value, const MachineRegisterInfo *MRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l02386">PPCInstrInfo.cpp:2386</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a4a925741128762aa8606a501ed9dad40"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a4a925741128762aa8606a501ed9dad40">llvm::PPCInstrInfo::isVFRegister</a></div><div class="ttdeci">static bool isVFRegister(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00712">PPCInstrInfo.h:712</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_abdb97a58f07f1fae1322c4989cacf4f5"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#abdb97a58f07f1fae1322c4989cacf4f5">llvm::PPCInstrInfo::copyPhysReg</a></div><div class="ttdeci">void copyPhysReg(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, const DebugLoc &amp;DL, MCRegister DestReg, MCRegister SrcReg, bool KillSrc) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l01683">PPCInstrInfo.cpp:1683</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_abb74390d58054b92bc0a5373d7cfc61f"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#abb74390d58054b92bc0a5373d7cfc61f">llvm::PPCInstrInfo::loadRegFromStackSlot</a></div><div class="ttdeci">void loadRegFromStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, Register DestReg, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI, Register VReg) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l02031">PPCInstrInfo.cpp:2031</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_aff2173f1b09ff7e5b1458b9441bcf10d"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#aff2173f1b09ff7e5b1458b9441bcf10d">llvm::PPCInstrInfo::getDefMIPostRA</a></div><div class="ttdeci">MachineInstr * getDefMIPostRA(unsigned Reg, MachineInstr &amp;MI, bool &amp;SeenIntermediateUse) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l03306">PPCInstrInfo.cpp:3306</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte.</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00462">X86DisassemblerDecoder.h:462</a></div></div>
<div class="ttc" id="anamespacellvm_html_acbd62c639eb89998b853a9327a42785caa1cb45d6cf8359ae1263b96540c68f03"><div class="ttname"><a href="namespacellvm.html#acbd62c639eb89998b853a9327a42785caa1cb45d6cf8359ae1263b96540c68f03">llvm::SOK_VRVectorSpill</a></div><div class="ttdeci">@ SOK_VRVectorSpill</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00125">PPCInstrInfo.h:125</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a71d26c25426803c700863bc98bc1d4fd"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a71d26c25426803c700863bc98bc1d4fd">llvm::PPCInstrInfo::reverseBranchCondition</a></div><div class="ttdeci">bool reverseBranchCondition(SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l02050">PPCInstrInfo.cpp:2050</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_abb7303094f9b99f0ca06a9eb606dcb26"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#abb7303094f9b99f0ca06a9eb606dcb26">llvm::PPCInstrInfo::analyzeCompare</a></div><div class="ttdeci">bool analyzeCompare(const MachineInstr &amp;MI, Register &amp;SrcReg, Register &amp;SrcReg2, int64_t &amp;Mask, int64_t &amp;Value) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l02356">PPCInstrInfo.cpp:2356</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00212">PPCInstrInfo.h:212</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDNode_html"><div class="ttname"><a href="classllvm_1_1SDNode.html">llvm::SDNode</a></div><div class="ttdoc">Represents one node in the SelectionDAG.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00463">SelectionDAGNodes.h:463</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrDesc_html_a9491e6e3afc420c33cf508189bb12c3b"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a9491e6e3afc420c33cf508189bb12c3b">llvm::MCInstrDesc::operands</a></div><div class="ttdeci">ArrayRef&lt; MCOperandInfo &gt; operands() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00239">MCInstrDesc.h:239</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00236">TargetRegisterInfo.h:236</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a849ceee707ad46510fd6a651de065478"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a849ceee707ad46510fd6a651de065478">llvm::PPCInstrInfo::isADDInstrEligibleForFolding</a></div><div class="ttdeci">bool isADDInstrEligibleForFolding(MachineInstr &amp;ADDMI) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l03703">PPCInstrInfo.cpp:3703</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCII_html_aebfd14c5a918997e894a9698f27c58e6a8fd98b2e3c101aa85bbc07409022b6ed"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6a8fd98b2e3c101aa85bbc07409022b6ed">llvm::PPCII::PPC970_FPU</a></div><div class="ttdeci">@ PPC970_FPU</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00056">PPCInstrInfo.h:56</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCII_html_a3712aa9ccaf2ca96597c57d8a3487ed4a4b5f73325be34c748d292f6aac6b9095"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#a3712aa9ccaf2ca96597c57d8a3487ed4a4b5f73325be34c748d292f6aac6b9095">llvm::PPCII::NewDef_Shift</a></div><div class="ttdeci">@ NewDef_Shift</div><div class="ttdoc">Shift count to bypass PPC970 flags.</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00065">PPCInstrInfo.h:65</a></div></div>
<div class="ttc" id="aclassllvm_1_1Type_html"><div class="ttname"><a href="classllvm_1_1Type.html">llvm::Type</a></div><div class="ttdoc">The instances of the Type class are immutable: once they are created, they are never changed.</div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00045">Type.h:45</a></div></div>
<div class="ttc" id="aTargetInstrInfo_8h_html"><div class="ttname"><a href="TargetInstrInfo_8h.html">TargetInstrInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a51043d2a1b0696b32dbf2430676658c6"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a51043d2a1b0696b32dbf2430676658c6">llvm::PPCInstrInfo::getStoreOpcodeForSpill</a></div><div class="ttdeci">unsigned getStoreOpcodeForSpill(const TargetRegisterClass *RC) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l01920">PPCInstrInfo.cpp:1920</a></div></div>
<div class="ttc" id="astructllvm_1_1ImmInstrInfo_html_aae8bd368f3ad729fdc192b2eb4ca80bf"><div class="ttname"><a href="structllvm_1_1ImmInstrInfo.html#aae8bd368f3ad729fdc192b2eb4ca80bf">llvm::ImmInstrInfo::ZeroIsSpecialNew</a></div><div class="ttdeci">uint64_t ZeroIsSpecialNew</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00092">PPCInstrInfo.h:92</a></div></div>
<div class="ttc" id="anamespacellvm_html_acbd62c639eb89998b853a9327a42785ca62e8ee8df07d6b527477605bcec74f7f"><div class="ttname"><a href="namespacellvm.html#acbd62c639eb89998b853a9327a42785ca62e8ee8df07d6b527477605bcec74f7f">llvm::SOK_PairedG8Spill</a></div><div class="ttdeci">@ SOK_PairedG8Spill</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00135">PPCInstrInfo.h:135</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a1d1957071616cdb2d686551e51a5336a"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a1d1957071616cdb2d686551e51a5336a">llvm::PPCInstrInfo::getExtendResourceLenLimit</a></div><div class="ttdeci">int getExtendResourceLenLimit() const override</div><div class="ttdoc">On PowerPC, we try to reassociate FMA chain which will increase instruction size.</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00513">PPCInstrInfo.h:513</a></div></div>
<div class="ttc" id="astructllvm_1_1LoadImmediateInfo_html_acaf80d046c8829eb2e8f84a785ded662"><div class="ttname"><a href="structllvm_1_1LoadImmediateInfo.html#acaf80d046c8829eb2e8f84a785ded662">llvm::LoadImmediateInfo::Is64Bit</a></div><div class="ttdeci">unsigned Is64Bit</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00113">PPCInstrInfo.h:113</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallPtrSet_html"><div class="ttname"><a href="classllvm_1_1SmallPtrSet.html">llvm::SmallPtrSet</a></div><div class="ttdoc">SmallPtrSet - This class implements a set which is optimized for holding SmallSize or less elements.</div><div class="ttdef"><b>Definition:</b> <a href="SmallPtrSet_8h_source.html#l00450">SmallPtrSet.h:450</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a6bc6b3ade5432bb6d51e0039c8482445"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a6bc6b3ade5432bb6d51e0039c8482445">llvm::PPCInstrInfo::isBDNZ</a></div><div class="ttdeci">bool isBDNZ(unsigned Opcode) const</div><div class="ttdoc">Check Opcode is BDNZ (Decrement CTR and branch if it is still nonzero).</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l05531">PPCInstrInfo.cpp:5531</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a5ccaef728fa7584f286ab605174a0b0b"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a5ccaef728fa7584f286ab605174a0b0b">llvm::PPCInstrInfo::setSpecialOperandAttr</a></div><div class="ttdeci">void setSpecialOperandAttr(MachineInstr &amp;OldMI1, MachineInstr &amp;OldMI2, MachineInstr &amp;NewMI1, MachineInstr &amp;NewMI2) const override</div><div class="ttdoc">This is an architecture-specific helper function of reassociateOps.</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l00223">PPCInstrInfo.cpp:223</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_aa88dfb98a274ef5f8da3ce147c8c45eb"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#aa88dfb98a274ef5f8da3ce147c8c45eb">llvm::PPCInstrInfo::getInstrLatency</a></div><div class="ttdeci">unsigned getInstrLatency(const InstrItineraryData *ItinData, const MachineInstr &amp;MI, unsigned *PredCost=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l00138">PPCInstrInfo.cpp:138</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a4b960847db9b452e5be6bbc411fbb8f2"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a4b960847db9b452e5be6bbc411fbb8f2">llvm::PPCInstrInfo::storeRegToStackSlot</a></div><div class="ttdeci">void storeRegToStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, Register SrcReg, bool isKill, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI, Register VReg) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l01973">PPCInstrInfo.cpp:1973</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_af14abbf5d3082cd072fe85f6f5fe2eea"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#af14abbf5d3082cd072fe85f6f5fe2eea">llvm::PPCInstrInfo::insertSelect</a></div><div class="ttdeci">void insertSelect(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, const DebugLoc &amp;DL, Register DstReg, ArrayRef&lt; MachineOperand &gt; Cond, Register TrueReg, Register FalseReg) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l01571">PPCInstrInfo.cpp:1571</a></div></div>
<div class="ttc" id="anamespacellvm_html_acbd62c639eb89998b853a9327a42785cad6f94e7677f5f7e66a69bf57efa2a228"><div class="ttname"><a href="namespacellvm.html#acbd62c639eb89998b853a9327a42785cad6f94e7677f5f7e66a69bf57efa2a228">llvm::SOK_LastOpcodeSpill</a></div><div class="ttdeci">@ SOK_LastOpcodeSpill</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00136">PPCInstrInfo.h:136</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInst_html"><div class="ttname"><a href="classllvm_1_1MCInst.html">llvm::MCInst</a></div><div class="ttdoc">Instances of this class represent a single low-level machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00184">MCInst.h:184</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a16eb84143cfa149db94e8b4b4b2a8629"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a16eb84143cfa149db94e8b4b4b2a8629">llvm::PPCInstrInfo::onlyFoldImmediate</a></div><div class="ttdeci">bool onlyFoldImmediate(MachineInstr &amp;UseMI, MachineInstr &amp;DefMI, Register Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l02063">PPCInstrInfo.cpp:2063</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a63d1433613d2b51a9c6389a63ccd2cce"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a63d1433613d2b51a9c6389a63ccd2cce">llvm::PPCInstrInfo::CreateTargetPostRAHazardRecognizer</a></div><div class="ttdeci">ScheduleHazardRecognizer * CreateTargetPostRAHazardRecognizer(const InstrItineraryData *II, const ScheduleDAG *DAG) const override</div><div class="ttdoc">CreateTargetPostRAHazardRecognizer - Return the postRA hazard recognizer to use for this target when ...</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l00118">PPCInstrInfo.cpp:118</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_acba682e84de176f762ddc4d774819cae"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#acba682e84de176f762ddc4d774819cae">llvm::PPCInstrInfo::shouldReduceRegisterPressure</a></div><div class="ttdeci">bool shouldReduceRegisterPressure(const MachineBasicBlock *MBB, const RegisterClassInfo *RegClassInfo) const override</div><div class="ttdoc">On PowerPC, we leverage machine combiner pass to reduce register pressure when the register pressure ...</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l00617">PPCInstrInfo.cpp:617</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a4d4ad131135377f00881005a7a0163ba"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a4d4ad131135377f00881005a7a0163ba">llvm::PPCInstrInfo::shouldClusterMemOps</a></div><div class="ttdeci">bool shouldClusterMemOps(ArrayRef&lt; const MachineOperand * &gt; BaseOps1, ArrayRef&lt; const MachineOperand * &gt; BaseOps2, unsigned NumLoads, unsigned NumBytes) const override</div><div class="ttdoc">Returns true if the two given memory operations should be scheduled adjacent.</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l02901">PPCInstrInfo.cpp:2901</a></div></div>
<div class="ttc" id="astructllvm_1_1ImmInstrInfo_html_a1749c6946477b2e208391a3555fb94b9"><div class="ttname"><a href="structllvm_1_1ImmInstrInfo.html#a1749c6946477b2e208391a3555fb94b9">llvm::ImmInstrInfo::IsSummingOperands</a></div><div class="ttdeci">uint64_t IsSummingOperands</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00106">PPCInstrInfo.h:106</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01628">MachineSink.cpp:1628</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a844ba3afb5257d4a9f567d42c54c95cb"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a844ba3afb5257d4a9f567d42c54c95cb">llvm::PPCInstrInfo::materializeImmPostRA</a></div><div class="ttdeci">void materializeImmPostRA(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, const DebugLoc &amp;DL, Register Reg, int64_t Imm) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l03323">PPCInstrInfo.cpp:3323</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_ae0793a0ace15ba8cf0d9ee31e30dc2c5"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#ae0793a0ace15ba8cf0d9ee31e30dc2c5">llvm::PPCInstrInfo::replaceInstrWithLI</a></div><div class="ttdeci">void replaceInstrWithLI(MachineInstr &amp;MI, const LoadImmediateInfo &amp;LII) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l03283">PPCInstrInfo.cpp:3283</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARCISD_html_a383dfc381bd557f340886bb106e3d92ea37102c3bc1feaf214eb32e66a1ffc007"><div class="ttname"><a href="namespacellvm_1_1ARCISD.html#a383dfc381bd557f340886bb106e3d92ea37102c3bc1feaf214eb32e66a1ffc007">llvm::ARCISD::BL</a></div><div class="ttdeci">@ BL</div><div class="ttdef"><b>Definition:</b> <a href="ARCISelLowering_8h_source.html#l00034">ARCISelLowering.h:34</a></div></div>
<div class="ttc" id="astructllvm_1_1LoadImmediateInfo_html"><div class="ttname"><a href="structllvm_1_1LoadImmediateInfo.html">llvm::LoadImmediateInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00111">PPCInstrInfo.h:111</a></div></div>
<div class="ttc" id="anamespacellvm_html_acbd62c639eb89998b853a9327a42785ca736992042d4dbfdc9a86d4411a718df8"><div class="ttname"><a href="namespacellvm.html#acbd62c639eb89998b853a9327a42785ca736992042d4dbfdc9a86d4411a718df8">llvm::SOK_Float8Spill</a></div><div class="ttdeci">@ SOK_Float8Spill</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00121">PPCInstrInfo.h:121</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_ab666db2c9fa0785e9298602f26d609f6"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#ab666db2c9fa0785e9298602f26d609f6">llvm::PPCInstrInfo::isCoalescableExtInstr</a></div><div class="ttdeci">bool isCoalescableExtInstr(const MachineInstr &amp;MI, Register &amp;SrcReg, Register &amp;DstReg, unsigned &amp;SubIdx) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l01056">PPCInstrInfo.cpp:1056</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_aedca54ee65b84a32a3bf0c9a595e2fd9"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#aedca54ee65b84a32a3bf0c9a595e2fd9">llvm::PPCInstrInfo::getConstantFromConstantPool</a></div><div class="ttdeci">const Constant * getConstantFromConstantPool(MachineInstr *I) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l00741">PPCInstrInfo.cpp:741</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_abdf7fddb2f6c3650c7cc2dcbaedd0177"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#abdf7fddb2f6c3650c7cc2dcbaedd0177">llvm::PPCInstrInfo::isNoTOCCallInstr</a></div><div class="ttdeci">bool isNoTOCCallInstr(unsigned Opcode) const</div><div class="ttdoc">Check if Opcode corresponds to a call instruction that should be marked with the NOTOC relocation.</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00329">PPCInstrInfo.h:329</a></div></div>
<div class="ttc" id="anamespacellvm_html_a73257f51950d9ea50955e3fb9c724a25"><div class="ttname"><a href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">llvm::get</a></div><div class="ttdeci">decltype(auto) get(const PointerIntPair&lt; PointerTy, IntBits, IntType, PtrTraits, Info &gt; &amp;Pair)</div><div class="ttdef"><b>Definition:</b> <a href="PointerIntPair_8h_source.html#l00234">PointerIntPair.h:234</a></div></div>
<div class="ttc" id="anamespacellvm_1_1BitmaskEnumDetail_html_a91efa71de05b0c2d00730a0279f58658"><div class="ttname"><a href="namespacellvm_1_1BitmaskEnumDetail.html#a91efa71de05b0c2d00730a0279f58658">llvm::BitmaskEnumDetail::Mask</a></div><div class="ttdeci">constexpr std::underlying_type_t&lt; E &gt; Mask()</div><div class="ttdoc">Get a bitmask with 1s in all places up to the high-order bit of E's largest value.</div><div class="ttdef"><b>Definition:</b> <a href="BitmaskEnum_8h_source.html#l00080">BitmaskEnum.h:80</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCII_html_aebfd14c5a918997e894a9698f27c58e6a4b7f050b44fba7f1b01e3a0df85f0138"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6a4b7f050b44fba7f1b01e3a0df85f0138">llvm::PPCII::PPC970_VPERM</a></div><div class="ttdeci">@ PPC970_VPERM</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00059">PPCInstrInfo.h:59</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_adaba46ae7351c9a651fc32fae020cb0d"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#adaba46ae7351c9a651fc32fae020cb0d">llvm::PPCInstrInfo::getInstSizeInBytes</a></div><div class="ttdeci">unsigned getInstSizeInBytes(const MachineInstr &amp;MI) const override</div><div class="ttdoc">GetInstSize - Return the number of bytes of code the specified instruction may be.</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l02959">PPCInstrInfo.cpp:2959</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCII_html_a473fc60ca01874a1d083be05f851f42aa7cec875ed7c232b602c5433ef76e6e73"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#a473fc60ca01874a1d083be05f851f42aa7cec875ed7c232b602c5433ef76e6e73">llvm::PPCII::PPC970_Mask</a></div><div class="ttdeci">@ PPC970_Mask</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00048">PPCInstrInfo.h:48</a></div></div>
<div class="ttc" id="anamespacellvm_html_acbd62c639eb89998b853a9327a42785cab3e5513d06feb9145f3c8b4c1f625616"><div class="ttname"><a href="namespacellvm.html#acbd62c639eb89998b853a9327a42785cab3e5513d06feb9145f3c8b4c1f625616">llvm::SOK_SPESpill</a></div><div class="ttdeci">@ SOK_SPESpill</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00134">PPCInstrInfo.h:134</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a7c1001c415a0435743c316d7b941f56f"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a7c1001c415a0435743c316d7b941f56f">llvm::PPCInstrInfo::insertNoop</a></div><div class="ttdeci">void insertNoop(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l01239">PPCInstrInfo.cpp:1239</a></div></div>
<div class="ttc" id="astructllvm_1_1ImmInstrInfo_html_a0d02c7cf038307122fd7169fe910d72f"><div class="ttname"><a href="structllvm_1_1ImmInstrInfo.html#a0d02c7cf038307122fd7169fe910d72f">llvm::ImmInstrInfo::SignedImm</a></div><div class="ttdeci">uint64_t SignedImm</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00084">PPCInstrInfo.h:84</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCII_html_a473fc60ca01874a1d083be05f851f42aa89de693ba41c59ed962f9571eb6f20b5"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#a473fc60ca01874a1d083be05f851f42aa89de693ba41c59ed962f9571eb6f20b5">llvm::PPCII::PPC970_First</a></div><div class="ttdeci">@ PPC970_First</div><div class="ttdoc">PPC970_First - This instruction starts a new dispatch group, so it will always be the first one in th...</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00035">PPCInstrInfo.h:35</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCSubtarget_html"><div class="ttname"><a href="classllvm_1_1PPCSubtarget.html">llvm::PPCSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCSubtarget_8h_source.html#l00071">PPCSubtarget.h:71</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a463b524077a8bf49aff4cdcdb0a5b107"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a463b524077a8bf49aff4cdcdb0a5b107">llvm::PPCInstrInfo::isXFormMemOp</a></div><div class="ttdeci">bool isXFormMemOp(unsigned Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00314">PPCInstrInfo.h:314</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCII_html_a3712aa9ccaf2ca96597c57d8a3487ed4aabe404a41cd6c42173c719a7911563c5"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#a3712aa9ccaf2ca96597c57d8a3487ed4aabe404a41cd6c42173c719a7911563c5">llvm::PPCII::XFormMemOp</a></div><div class="ttdeci">@ XFormMemOp</div><div class="ttdoc">This instruction is an X-Form memory operation.</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00068">PPCInstrInfo.h:68</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00045">TargetRegisterInfo.h:45</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a2f3dc5cc960be4f46fdfc635895535a5"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a2f3dc5cc960be4f46fdfc635895535a5">llvm::PPCInstrInfo::getNop</a></div><div class="ttdeci">MCInst getNop() const override</div><div class="ttdoc">Return the noop instruction to use for a noop.</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l01259">PPCInstrInfo.cpp:1259</a></div></div>
<div class="ttc" id="aRISCVRedundantCopyElimination_8cpp_html_a1441f79530bc7f3a89118bb8067eac69"><div class="ttname"><a href="RISCVRedundantCopyElimination_8cpp.html#a1441f79530bc7f3a89118bb8067eac69">TBB</a></div><div class="ttdeci">const SmallVectorImpl&lt; MachineOperand &gt; MachineBasicBlock * TBB</div><div class="ttdef"><b>Definition:</b> <a href="RISCVRedundantCopyElimination_8cpp_source.html#l00076">RISCVRedundantCopyElimination.cpp:76</a></div></div>
<div class="ttc" id="anamespacellvm_html_acbd62c639eb89998b853a9327a42785caaca5fdfb3047fe3a193a24053ef69175"><div class="ttname"><a href="namespacellvm.html#acbd62c639eb89998b853a9327a42785caaca5fdfb3047fe3a193a24053ef69175">llvm::SOK_WAccumulatorSpill</a></div><div class="ttdeci">@ SOK_WAccumulatorSpill</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00133">PPCInstrInfo.h:133</a></div></div>
<div class="ttc" id="aPPCInstrInfo_8h_html_a32b4746eb68842a31e5a8673ed46434a"><div class="ttname"><a href="PPCInstrInfo_8h.html#a32b4746eb68842a31e5a8673ed46434a">LoadOpcodesForSpill</a></div><div class="ttdeci">#define LoadOpcodesForSpill</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00208">PPCInstrInfo.h:208</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a5ec71405ff522bfe6e20245ede6aaa91"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a5ec71405ff522bfe6e20245ede6aaa91">llvm::PPCInstrInfo::FoldImmediate</a></div><div class="ttdeci">bool FoldImmediate(MachineInstr &amp;UseMI, MachineInstr &amp;DefMI, Register Reg, MachineRegisterInfo *MRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l02134">PPCInstrInfo.cpp:2134</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_ae1d4c0d71423c8fa3d000f7518a4e8ae"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#ae1d4c0d71423c8fa3d000f7518a4e8ae">llvm::PPCInstrInfo::isImmInstrEligibleForFolding</a></div><div class="ttdeci">bool isImmInstrEligibleForFolding(MachineInstr &amp;MI, unsigned &amp;BaseReg, unsigned &amp;XFormOpcode, int64_t &amp;OffsetOfImmInstr, ImmInstrInfo &amp;III) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l03710">PPCInstrInfo.cpp:3710</a></div></div>
<div class="ttc" id="anamespacellvm_1_1dwarf_html_a5d3c920b66ea797d6adb243862fdf47a"><div class="ttname"><a href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">llvm::dwarf::Index</a></div><div class="ttdeci">Index</div><div class="ttdef"><b>Definition:</b> <a href="Dwarf_8h_source.html#l00550">Dwarf.h:550</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdoc">Describe properties that are true of each instruction in the target description file.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00198">MCInstrDesc.h:198</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00048">MachineOperand.h:48</a></div></div>
<div class="ttc" id="anamespacellvm_html_acbd62c639eb89998b853a9327a42785ca62869775e4043d1aaaf943221f9f3069"><div class="ttname"><a href="namespacellvm.html#acbd62c639eb89998b853a9327a42785ca62869775e4043d1aaaf943221f9f3069">llvm::SOK_UAccumulatorSpill</a></div><div class="ttdeci">@ SOK_UAccumulatorSpill</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00132">PPCInstrInfo.h:132</a></div></div>
<div class="ttc" id="anamespacellvm_html_acbd62c639eb89998b853a9327a42785ca580add5a701eeb4755274b052f930e20"><div class="ttname"><a href="namespacellvm.html#acbd62c639eb89998b853a9327a42785ca580add5a701eeb4755274b052f930e20">llvm::SOK_Int4Spill</a></div><div class="ttdeci">@ SOK_Int4Spill</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00119">PPCInstrInfo.h:119</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a111dcd9b1325e89d9724d5481ddcd1a9"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a111dcd9b1325e89d9724d5481ddcd1a9">llvm::PPCInstrInfo::updatedRC</a></div><div class="ttdeci">const TargetRegisterClass * updatedRC(const TargetRegisterClass *RC) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l05222">PPCInstrInfo.cpp:5222</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a9f6bd20f6d3bb4bb60d84472550ab6e5"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a9f6bd20f6d3bb4bb60d84472550ab6e5">llvm::PPCInstrInfo::findLoopInstr</a></div><div class="ttdeci">MachineInstr * findLoopInstr(MachineBasicBlock &amp;PreHeader, SmallPtrSet&lt; MachineBasicBlock *, 8 &gt; &amp;Visited) const</div><div class="ttdoc">Find the hardware loop instruction used to set-up the specified loop.</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l05625">PPCInstrInfo.cpp:5625</a></div></div>
<div class="ttc" id="astructllvm_1_1LoadImmediateInfo_html_aaf91f2e9fa96f015190607fb90e932b7"><div class="ttname"><a href="structllvm_1_1LoadImmediateInfo.html#aaf91f2e9fa96f015190607fb90e932b7">llvm::LoadImmediateInfo::Imm</a></div><div class="ttdeci">unsigned Imm</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00112">PPCInstrInfo.h:112</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_ae5781ad71db6e0e3bf84f10c4490e291"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#ae5781ad71db6e0e3bf84f10c4490e291">llvm::PPCInstrInfo::PredicateInstruction</a></div><div class="ttdeci">bool PredicateInstruction(MachineInstr &amp;MI, ArrayRef&lt; MachineOperand &gt; Pred) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l02186">PPCInstrInfo.cpp:2186</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCII_html_a3712aa9ccaf2ca96597c57d8a3487ed4a4ff4fdb7188d27bc3d4968e5d675f0c4"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#a3712aa9ccaf2ca96597c57d8a3487ed4a4ff4fdb7188d27bc3d4968e5d675f0c4">llvm::PPCII::SExt32To64</a></div><div class="ttdeci">@ SExt32To64</div><div class="ttdoc">This instruction produced a sign extended result.</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00072">PPCInstrInfo.h:72</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_afadf8e95969c146a28e22d91218db770"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#afadf8e95969c146a28e22d91218db770">llvm::PPCInstrInfo::findCommutedOpIndices</a></div><div class="ttdeci">bool findCommutedOpIndices(const MachineInstr &amp;MI, unsigned &amp;SrcOpIdx1, unsigned &amp;SrcOpIdx2) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l01223">PPCInstrInfo.cpp:1223</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_adc8a417082dae00c6f459b63a65e0ed8"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#adc8a417082dae00c6f459b63a65e0ed8">llvm::PPCInstrInfo::analyzeLoopForPipelining</a></div><div class="ttdeci">std::unique_ptr&lt; TargetInstrInfo::PipelinerLoopInfo &gt; analyzeLoopForPipelining(MachineBasicBlock *LoopBB) const override</div><div class="ttdoc">Analyze loop L, which must be a single-basic-block loop, and if the conditions can be understood enou...</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l05605">PPCInstrInfo.cpp:5605</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_aeae69b1baee541f55a44aaf2804dc007"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#aeae69b1baee541f55a44aaf2804dc007">llvm::PPCInstrInfo::optimizeCmpPostRA</a></div><div class="ttdeci">bool optimizeCmpPostRA(MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l02771">PPCInstrInfo.cpp:2771</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00094">MachineBasicBlock.h:94</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a919a65c38470ee5665afa859cda18025"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a919a65c38470ee5665afa859cda18025">llvm::PPCInstrInfo::isADDIInstrEligibleForFolding</a></div><div class="ttdeci">bool isADDIInstrEligibleForFolding(MachineInstr &amp;ADDIMI, int64_t &amp;Imm) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l03686">PPCInstrInfo.cpp:3686</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a9f02408db99c8acb18352d7398561be4"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a9f02408db99c8acb18352d7398561be4">llvm::PPCInstrInfo::genAlternativeCodeSequence</a></div><div class="ttdeci">void genAlternativeCodeSequence(MachineInstr &amp;Root, MachineCombinerPattern Pattern, SmallVectorImpl&lt; MachineInstr * &gt; &amp;InsInstrs, SmallVectorImpl&lt; MachineInstr * &gt; &amp;DelInstrs, DenseMap&lt; unsigned, unsigned &gt; &amp;InstrIdxForVirtReg) const override</div><div class="ttdoc">When getMachineCombinerPatterns() finds patterns, this function generates the instructions that could...</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l00776">PPCInstrInfo.cpp:776</a></div></div>
<div class="ttc" id="aADT_2tmp_8txt_html_a07ed0bfaa124c15897944fe3eaa971ab"><div class="ttname"><a href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a></div><div class="ttdeci">Class for arbitrary precision integers APInt is a functional replacement for common case unsigned integer type like unsigned long or uint64_t</div><div class="ttdef"><b>Definition:</b> <a href="ADT_2tmp_8txt_source.html#l00001">tmp.txt:1</a></div></div>
<div class="ttc" id="anamespacellvm_html_acbd62c639eb89998b853a9327a42785cab4c1b5f3fe353f772145892831f0a652"><div class="ttname"><a href="namespacellvm.html#acbd62c639eb89998b853a9327a42785cab4c1b5f3fe353f772145892831f0a652">llvm::SOK_CRSpill</a></div><div class="ttdeci">@ SOK_CRSpill</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00123">PPCInstrInfo.h:123</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_aedcc57df983cf17bab675fab4233ac7d"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#aedcc57df983cf17bab675fab4233ac7d">llvm::PPCInstrInfo::ClobbersPredicate</a></div><div class="ttdeci">bool ClobbersPredicate(MachineInstr &amp;MI, std::vector&lt; MachineOperand &gt; &amp;Pred, bool SkipDead) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l02321">PPCInstrInfo.cpp:2321</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a082a8593849ab4e2d9d2b0019de167c3"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a082a8593849ab4e2d9d2b0019de167c3">llvm::PPCInstrInfo::isSchedulingBoundary</a></div><div class="ttdeci">bool isSchedulingBoundary(const MachineInstr &amp;MI, const MachineBasicBlock *MBB, const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l02175">PPCInstrInfo.cpp:2175</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a8cec51f86ff45d3fa0b21d714dcb1970"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a8cec51f86ff45d3fa0b21d714dcb1970">llvm::PPCInstrInfo::isSameClassPhysRegCopy</a></div><div class="ttdeci">static bool isSameClassPhysRegCopy(unsigned Opcode)</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00420">PPCInstrInfo.h:420</a></div></div>
<div class="ttc" id="anamespacellvm_html_acbd62c639eb89998b853a9327a42785ca5ec0d21419045d34ff5207a36bf45f3d"><div class="ttname"><a href="namespacellvm.html#acbd62c639eb89998b853a9327a42785ca5ec0d21419045d34ff5207a36bf45f3d">llvm::SOK_VectorFloat8Spill</a></div><div class="ttdeci">@ SOK_VectorFloat8Spill</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00127">PPCInstrInfo.h:127</a></div></div>
<div class="ttc" id="aclassllvm_1_1Constant_html"><div class="ttname"><a href="classllvm_1_1Constant.html">llvm::Constant</a></div><div class="ttdoc">This is an important base class in LLVM.</div><div class="ttdef"><b>Definition:</b> <a href="Constant_8h_source.html#l00041">Constant.h:41</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCII_html_aebfd14c5a918997e894a9698f27c58e6ad81768864759a838d64839c7b75d958c"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6ad81768864759a838d64839c7b75d958c">llvm::PPCII::PPC970_CRU</a></div><div class="ttdeci">@ PPC970_CRU</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00057">PPCInstrInfo.h:57</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSchedModel_html"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html">llvm::TargetSchedModel</a></div><div class="ttdoc">Provide an instruction scheduling machine model to CodeGen passes.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8h_source.html#l00030">TargetSchedule.h:30</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00066">MachineInstr.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a8d257d0fa9886eeb4ee7c842294d4449"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a8d257d0fa9886eeb4ee7c842294d4449">llvm::PPCInstrInfo::canInsertSelect</a></div><div class="ttdeci">bool canInsertSelect(const MachineBasicBlock &amp;, ArrayRef&lt; MachineOperand &gt; Cond, Register, Register, Register, int &amp;, int &amp;, int &amp;) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l01528">PPCInstrInfo.cpp:1528</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_afd94e27d369270a3c80e08cc32646ce9"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#afd94e27d369270a3c80e08cc32646ce9">llvm::PPCInstrInfo::getSerializableBitmaskMachineOperandTargetFlags</a></div><div class="ttdeci">ArrayRef&lt; std::pair&lt; unsigned, const char * &gt; &gt; getSerializableBitmaskMachineOperandTargetFlags() const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l02999">PPCInstrInfo.cpp:2999</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a0f34e95d290dc051294ec47023d90ca7"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a0f34e95d290dc051294ec47023d90ca7">llvm::PPCInstrInfo::isReallyTriviallyReMaterializable</a></div><div class="ttdeci">bool isReallyTriviallyReMaterializable(const MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l01087">PPCInstrInfo.cpp:1087</a></div></div>
<div class="ttc" id="astructllvm_1_1ImmInstrInfo_html"><div class="ttname"><a href="structllvm_1_1ImmInstrInfo.html">llvm::ImmInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00082">PPCInstrInfo.h:82</a></div></div>
<div class="ttc" id="astructllvm_1_1ImmInstrInfo_html_a606436aa8a72e17a56ccb60ffadd54f2"><div class="ttname"><a href="structllvm_1_1ImmInstrInfo.html#a606436aa8a72e17a56ccb60ffadd54f2">llvm::ImmInstrInfo::IsCommutative</a></div><div class="ttdeci">uint64_t IsCommutative</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00094">PPCInstrInfo.h:94</a></div></div>
<div class="ttc" id="aclassllvm_1_1DenseMap_html"><div class="ttname"><a href="classllvm_1_1DenseMap.html">llvm::DenseMap&lt; unsigned, unsigned &gt;</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="astructllvm_1_1ImmInstrInfo_html_ac6c300b1cfe574d36fe8547c4470f661"><div class="ttname"><a href="structllvm_1_1ImmInstrInfo.html#ac6c300b1cfe574d36fe8547c4470f661">llvm::ImmInstrInfo::TruncateImmTo</a></div><div class="ttdeci">uint64_t TruncateImmTo</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00104">PPCInstrInfo.h:104</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_af7fcfb5e7294b3fe2d66d3349d5acfb7"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#af7fcfb5e7294b3fe2d66d3349d5acfb7">llvm::PPCInstrInfo::getOperandLatency</a></div><div class="ttdeci">int getOperandLatency(const InstrItineraryData *ItinData, const MachineInstr &amp;DefMI, unsigned DefIdx, const MachineInstr &amp;UseMI, unsigned UseIdx) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l00168">PPCInstrInfo.cpp:168</a></div></div>
<div class="ttc" id="anamespacellvm_html_acbd62c639eb89998b853a9327a42785c"><div class="ttname"><a href="namespacellvm.html#acbd62c639eb89998b853a9327a42785c">llvm::SpillOpcodeKey</a></div><div class="ttdeci">SpillOpcodeKey</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00118">PPCInstrInfo.h:118</a></div></div>
<div class="ttc" id="anamespacellvm_html_acbd62c639eb89998b853a9327a42785cad695e1d60cbfdbfdbf4f2f49fdae29a4"><div class="ttname"><a href="namespacellvm.html#acbd62c639eb89998b853a9327a42785cad695e1d60cbfdbfdbf4f2f49fdae29a4">llvm::SOK_Int8Spill</a></div><div class="ttdeci">@ SOK_Int8Spill</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00120">PPCInstrInfo.h:120</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_abb81aa2a9fed25ed7a1762421866fcc3"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#abb81aa2a9fed25ed7a1762421866fcc3">llvm::PPCInstrInfo::hasLowDefLatency</a></div><div class="ttdeci">bool hasLowDefLatency(const TargetSchedModel &amp;SchedModel, const MachineInstr &amp;DefMI, unsigned DefIdx) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00453">PPCInstrInfo.h:453</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a950ab81bc77e4b2b21183e92a7d44e4a"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a950ab81bc77e4b2b21183e92a7d44e4a">llvm::PPCInstrInfo::useMachineCombiner</a></div><div class="ttdeci">bool useMachineCombiner() const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00462">PPCInstrInfo.h:462</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterClassInfo_html"><div class="ttname"><a href="classllvm_1_1RegisterClassInfo.html">llvm::RegisterClassInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="RegisterClassInfo_8h_source.html#l00029">RegisterClassInfo.h:29</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a5d0eb474ed80ff47a9838b71df8cf1f4"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a5d0eb474ed80ff47a9838b71df8cf1f4">llvm::PPCInstrInfo::isLoadFromStackSlot</a></div><div class="ttdeci">unsigned isLoadFromStackSlot(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l01071">PPCInstrInfo.cpp:1071</a></div></div>
<div class="ttc" id="anamespacellvm_html_acbd62c639eb89998b853a9327a42785ca67ecccb7d059c0060e61b4bcf9d088f7"><div class="ttname"><a href="namespacellvm.html#acbd62c639eb89998b853a9327a42785ca67ecccb7d059c0060e61b4bcf9d088f7">llvm::SOK_VectorFloat4Spill</a></div><div class="ttdeci">@ SOK_VectorFloat4Spill</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00128">PPCInstrInfo.h:128</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_aedb2f85719d229f0c9bc62ab1d17e918"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#aedb2f85719d229f0c9bc62ab1d17e918">llvm::PPCInstrInfo::analyzeBranch</a></div><div class="ttdeci">bool analyzeBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *&amp;TBB, MachineBasicBlock *&amp;FBB, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, bool AllowModify) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l01268">PPCInstrInfo.cpp:1268</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a50c42e50d84476f314b12fc325f97cdf"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a50c42e50d84476f314b12fc325f97cdf">llvm::PPCInstrInfo::getFMAPatterns</a></div><div class="ttdeci">bool getFMAPatterns(MachineInstr &amp;Root, SmallVectorImpl&lt; MachineCombinerPattern &gt; &amp;P, bool DoRegPressureReduce) const</div><div class="ttdoc">Return true when there is potentially a faster code sequence for a fma chain ending in Root.</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l00372">PPCInstrInfo.cpp:372</a></div></div>
<div class="ttc" id="anamespacellvm_html_acbd62c639eb89998b853a9327a42785cac13ab3d6d37c4af024472ba9e711fe02"><div class="ttname"><a href="namespacellvm.html#acbd62c639eb89998b853a9327a42785cac13ab3d6d37c4af024472ba9e711fe02">llvm::SOK_AccumulatorSpill</a></div><div class="ttdeci">@ SOK_AccumulatorSpill</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00131">PPCInstrInfo.h:131</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a87b39c65c6a9fd9acdc3cd6ea03ed323"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a87b39c65c6a9fd9acdc3cd6ea03ed323">llvm::PPCInstrInfo::SubsumesPredicate</a></div><div class="ttdeci">bool SubsumesPredicate(ArrayRef&lt; MachineOperand &gt; Pred1, ArrayRef&lt; MachineOperand &gt; Pred2) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l02290">PPCInstrInfo.cpp:2290</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a4f5aa6feffe52b80166f0d252cf354cb"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a4f5aa6feffe52b80166f0d252cf354cb">llvm::PPCInstrInfo::loadRegFromStackSlotNoUpd</a></div><div class="ttdeci">void loadRegFromStackSlotNoUpd(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, unsigned DestReg, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l02006">PPCInstrInfo.cpp:2006</a></div></div>
<div class="ttc" id="astructllvm_1_1ImmInstrInfo_html_ace8444c8f03d1c0079250b15cd607337"><div class="ttname"><a href="structllvm_1_1ImmInstrInfo.html#ace8444c8f03d1c0079250b15cd607337">llvm::ImmInstrInfo::ZeroIsSpecialOrig</a></div><div class="ttdeci">uint64_t ZeroIsSpecialOrig</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00089">PPCInstrInfo.h:89</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00258">MachineFunction.h:258</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAG_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html">llvm::ScheduleDAG</a></div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00554">ScheduleDAG.h:554</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCII_html_a3712aa9ccaf2ca96597c57d8a3487ed4a57c485b93de14e13066ec4f32f99345d"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#a3712aa9ccaf2ca96597c57d8a3487ed4a57c485b93de14e13066ec4f32f99345d">llvm::PPCII::Prefixed</a></div><div class="ttdeci">@ Prefixed</div><div class="ttdoc">This instruction is prefixed.</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00070">PPCInstrInfo.h:70</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef&lt; unsigned &gt;</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a66df27d1558e144f63148f347b79392f"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a66df27d1558e144f63148f347b79392f">llvm::PPCInstrInfo::convertToImmediateForm</a></div><div class="ttdeci">bool convertToImmediateForm(MachineInstr &amp;MI, MachineInstr **KilledDef=nullptr) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l03798">PPCInstrInfo.cpp:3798</a></div></div>
<div class="ttc" id="aBasicBlockSections_8cpp_html_a5fd0741d696f28faf65b33f6c6af8fda"><div class="ttname"><a href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a></div><div class="ttdeci">SmallVector&lt; MachineOperand, 4 &gt; Cond</div><div class="ttdef"><b>Definition:</b> <a href="BasicBlockSections_8cpp_source.html#l00137">BasicBlockSections.cpp:137</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a142a35a3df3a734306ff0a9d751c76bd"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a142a35a3df3a734306ff0a9d751c76bd">llvm::PPCInstrInfo::isPredicated</a></div><div class="ttdeci">bool isPredicated(const MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l02164">PPCInstrInfo.cpp:2164</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_ad5f691fdc1a09aaf6df5fef958b35a3d"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a></div><div class="ttdeci">MachineBasicBlock MachineBasicBlock::iterator MBBI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64SLSHardening_8cpp_source.html#l00075">AArch64SLSHardening.cpp:75</a></div></div>
<div class="ttc" id="anamespacellvm_html_a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4"><div class="ttname"><a href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">llvm::Offset</a></div><div class="ttdeci">@ Offset</div><div class="ttdef"><b>Definition:</b> <a href="DWP_8cpp_source.html#l00406">DWP.cpp:406</a></div></div>
<div class="ttc" id="aSupport_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable.</div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00143">ErrorHandling.h:143</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a9f4c857aeef82cc00528864a88944fbb"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a9f4c857aeef82cc00528864a88944fbb">llvm::PPCInstrInfo::isLoadFromConstantPool</a></div><div class="ttdeci">bool isLoadFromConstantPool(MachineInstr *I) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l00677">PPCInstrInfo.cpp:677</a></div></div>
<div class="ttc" id="aclassllvm_1_1BranchProbability_html"><div class="ttname"><a href="classllvm_1_1BranchProbability.html">llvm::BranchProbability</a></div><div class="ttdef"><b>Definition:</b> <a href="BranchProbability_8h_source.html#l00030">BranchProbability.h:30</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_ad467c4ab9119043f9b7750ab986be61a"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a></div><div class="ttdeci">MachineBasicBlock MachineBasicBlock::iterator DebugLoc DL</div><div class="ttdef"><b>Definition:</b> <a href="AArch64SLSHardening_8cpp_source.html#l00076">AArch64SLSHardening.cpp:76</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_afb977cf93fe8661651e4503ae0722893"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#afb977cf93fe8661651e4503ae0722893">llvm::PPCInstrInfo::instrHasImmForm</a></div><div class="ttdeci">bool instrHasImmForm(unsigned Opc, bool IsVFReg, ImmInstrInfo &amp;III, bool PostRA) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l03987">PPCInstrInfo.cpp:3987</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html">llvm::TargetSubtargetInfo</a></div><div class="ttdoc">TargetSubtargetInfo - Generic base class for all target subtargets.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00062">TargetSubtargetInfo.h:62</a></div></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers.</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a6526c2922e2d306e7d0ab7c584f9781c"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a6526c2922e2d306e7d0ab7c584f9781c">llvm::PPCInstrInfo::isSExt32To64</a></div><div class="ttdeci">bool isSExt32To64(unsigned Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00320">PPCInstrInfo.h:320</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a62e484f70a2007cfe30d42db868f84ab"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a62e484f70a2007cfe30d42db868f84ab">llvm::PPCInstrInfo::isTOCSaveMI</a></div><div class="ttdeci">bool isTOCSaveMI(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l05341">PPCInstrInfo.cpp:5341</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">llvm::ISD::FrameIndex</a></div><div class="ttdeci">@ FrameIndex</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00080">ISDOpcodes.h:80</a></div></div>
<div class="ttc" id="astructllvm_1_1ImmInstrInfo_html_a5dd4306fe361b27da876c8023b219a56"><div class="ttname"><a href="structllvm_1_1ImmInstrInfo.html#a5dd4306fe361b27da876c8023b219a56">llvm::ImmInstrInfo::ImmMustBeMultipleOf</a></div><div class="ttdeci">uint64_t ImmMustBeMultipleOf</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00086">PPCInstrInfo.h:86</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_a5958512eae2979bd2eb383977996a600"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a></div><div class="ttdeci">MachineBasicBlock &amp; MBB</div><div class="ttdef"><b>Definition:</b> <a href="AArch64SLSHardening_8cpp_source.html#l00074">AArch64SLSHardening.cpp:74</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCII_html_a473fc60ca01874a1d083be05f851f42aa8b8512a8f2e954aeeb98c8f24eda1447"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#a473fc60ca01874a1d083be05f851f42aa8b8512a8f2e954aeeb98c8f24eda1447">llvm::PPCII::PPC970_Cracked</a></div><div class="ttdeci">@ PPC970_Cracked</div><div class="ttdoc">PPC970_Cracked - This instruction is cracked into two pieces, requiring two dispatch pipes to be avai...</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00043">PPCInstrInfo.h:43</a></div></div>
<div class="ttc" id="aclassPPCGenInstrInfo_html"><div class="ttname"><a href="classPPCGenInstrInfo.html">PPCGenInstrInfo</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a7736d6dc0c4303c59d1192988b8919e9"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a7736d6dc0c4303c59d1192988b8919e9">llvm::PPCInstrInfo::getRegisterInfo</a></div><div class="ttdeci">const PPCRegisterInfo &amp; getRegisterInfo() const</div><div class="ttdoc">getRegisterInfo - TargetInstrInfo is a superset of MRegister info.</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00312">PPCInstrInfo.h:312</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_afd73e5d524894500c034b811457a29e2"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#afd73e5d524894500c034b811457a29e2">llvm::PPCInstrInfo::getRegNumForOperand</a></div><div class="ttdeci">static unsigned getRegNumForOperand(const MCInstrDesc &amp;Desc, unsigned Reg, unsigned OpNo)</div><div class="ttdoc">getRegNumForOperand - some operands use different numbering schemes for the same registers.</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00796">PPCInstrInfo.h:796</a></div></div>
<div class="ttc" id="aclassuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a0e3a31dc0490f96016dc6f83eb363213"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a0e3a31dc0490f96016dc6f83eb363213">llvm::PPCInstrInfo::combineRLWINM</a></div><div class="ttdeci">bool combineRLWINM(MachineInstr &amp;MI, MachineInstr **ToErase=nullptr) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l03850">PPCInstrInfo.cpp:3850</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a78b9ad4b9b246aab32ff14d856f5769a"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a78b9ad4b9b246aab32ff14d856f5769a">llvm::PPCInstrInfo::isSignOrZeroExtended</a></div><div class="ttdeci">std::pair&lt; bool, bool &gt; isSignOrZeroExtended(const unsigned Reg, const unsigned BinOpDepth, const MachineRegisterInfo *MRI) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l05363">PPCInstrInfo.cpp:5363</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_ab8d93b0ff1b64f553c4e86fdebacff56"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#ab8d93b0ff1b64f553c4e86fdebacff56">llvm::PPCInstrInfo::isAssociativeAndCommutative</a></div><div class="ttdeci">bool isAssociativeAndCommutative(const MachineInstr &amp;Inst, bool Invert) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l00254">PPCInstrInfo.cpp:254</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a3292a10fddf8b776e21e2b2a39ed0622"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a3292a10fddf8b776e21e2b2a39ed0622">llvm::PPCInstrInfo::getMachineCombinerPatterns</a></div><div class="ttdeci">bool getMachineCombinerPatterns(MachineInstr &amp;Root, SmallVectorImpl&lt; MachineCombinerPattern &gt; &amp;P, bool DoRegPressureReduce) const override</div><div class="ttdoc">Return true when there is potentially a faster code sequence for an instruction chain ending in &lt;Root...</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l00761">PPCInstrInfo.cpp:761</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a878d28bcb9d1575d5f5e56c5b1bcf064"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a878d28bcb9d1575d5f5e56c5b1bcf064">llvm::PPCInstrInfo::areMemAccessesTriviallyDisjoint</a></div><div class="ttdeci">bool areMemAccessesTriviallyDisjoint(const MachineInstr &amp;MIa, const MachineInstr &amp;MIb) const override</div><div class="ttdoc">Return true if two MIs access different memory addresses and false otherwise.</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l05663">PPCInstrInfo.cpp:5663</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCII_html_aebfd14c5a918997e894a9698f27c58e6ab2e7d507b6cb4772d11fcc18fed5f80f"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6ab2e7d507b6cb4772d11fcc18fed5f80f">llvm::PPCII::PPC970_FXU</a></div><div class="ttdeci">@ PPC970_FXU</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00054">PPCInstrInfo.h:54</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19aa82b0f1a7296f1ae77fe7a79dcd8631c"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aa82b0f1a7296f1ae77fe7a79dcd8631c">llvm::PPCISD::BCTRL_RM</a></div><div class="ttdeci">@ BCTRL_RM</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00210">PPCISelLowering.h:210</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a830ea3a66d17dde796c0623587a8d701"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a830ea3a66d17dde796c0623587a8d701">llvm::PPCInstrInfo::getSerializableDirectMachineOperandTargetFlags</a></div><div class="ttdeci">ArrayRef&lt; std::pair&lt; unsigned, const char * &gt; &gt; getSerializableDirectMachineOperandTargetFlags() const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l02984">PPCInstrInfo.cpp:2984</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a51f8adee69da15bfd10d880d79d8fbec"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a51f8adee69da15bfd10d880d79d8fbec">llvm::PPCInstrInfo::getLoadOpcodeForSpill</a></div><div class="ttdeci">unsigned getLoadOpcodeForSpill(const TargetRegisterClass *RC) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l01926">PPCInstrInfo.cpp:1926</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a6467ebe1e09a75203dd5f14bdfe21d11"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">llvm::AMDGPU::Hwreg::Width</a></div><div class="ttdeci">Width</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00449">SIDefines.h:449</a></div></div>
<div class="ttc" id="aPPCInstrInfo_8h_html_a749eafd6d931bbd6e3ab69a33b6520f8"><div class="ttname"><a href="PPCInstrInfo_8h.html#a749eafd6d931bbd6e3ab69a33b6520f8">StoreOpcodesForSpill</a></div><div class="ttdeci">#define StoreOpcodesForSpill</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00206">PPCInstrInfo.h:206</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a31fef05bbdd37ce0a7cf6ee85a6b5a9c"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a31fef05bbdd37ce0a7cf6ee85a6b5a9c">llvm::PPCInstrInfo::getRecordFormOpcode</a></div><div class="ttdeci">static int getRecordFormOpcode(unsigned Opcode)</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l05228">PPCInstrInfo.cpp:5228</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVMatInt_html_a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c"><div class="ttname"><a href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">llvm::RISCVMatInt::Imm</a></div><div class="ttdeci">@ Imm</div><div class="ttdef"><b>Definition:</b> <a href="RISCVMatInt_8h_source.html#l00023">RISCVMatInt.h:23</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCII_html_a473fc60ca01874a1d083be05f851f42aacb11d47c910b37516bd9a4fb15c7de43"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#a473fc60ca01874a1d083be05f851f42aacb11d47c910b37516bd9a4fb15c7de43">llvm::PPCII::PPC970_Single</a></div><div class="ttdeci">@ PPC970_Single</div><div class="ttdoc">PPC970_Single - This instruction starts a new dispatch group and terminates it, so it will be the sol...</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00039">PPCInstrInfo.h:39</a></div></div>
<div class="ttc" id="aclassllvm_1_1Pattern_html"><div class="ttname"><a href="classllvm_1_1Pattern.html">llvm::Pattern</a></div><div class="ttdef"><b>Definition:</b> <a href="FileCheckImpl_8h_source.html#l00614">FileCheckImpl.h:614</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a809bcfaa5a36e8e145a700b3e0e21926"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a809bcfaa5a36e8e145a700b3e0e21926">llvm::PPCInstrInfo::isValidToBeChangedReg</a></div><div class="ttdeci">bool isValidToBeChangedReg(MachineInstr *ADDMI, unsigned Index, MachineInstr *&amp;ADDIMI, int64_t &amp;OffsetAddi, int64_t OffsetImm) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l03753">PPCInstrInfo.cpp:3753</a></div></div>
<div class="ttc" id="anamespacellvm_html_acbd62c639eb89998b853a9327a42785ca9a7760fc34bb720e777c2b3a3854e99d"><div class="ttname"><a href="namespacellvm.html#acbd62c639eb89998b853a9327a42785ca9a7760fc34bb720e777c2b3a3854e99d">llvm::SOK_Float4Spill</a></div><div class="ttdeci">@ SOK_Float4Spill</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00122">PPCInstrInfo.h:122</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a7d841f6c4d4a0042484feff56fd25857"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a7d841f6c4d4a0042484feff56fd25857">llvm::PPCInstrInfo::getMemOperandWithOffsetWidth</a></div><div class="ttdeci">bool getMemOperandWithOffsetWidth(const MachineInstr &amp;LdSt, const MachineOperand *&amp;BaseOp, int64_t &amp;Offset, unsigned &amp;Width, const TargetRegisterInfo *TRI) const</div><div class="ttdoc">Return true if get the base operand, byte offset of an instruction and the memory width.</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l05640">PPCInstrInfo.cpp:5640</a></div></div>
<div class="ttc" id="aAArch64ExpandPseudoInsts_8cpp_html_ad3ece0ac2421637044624c9b01c42466"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a></div><div class="ttdeci">MachineInstrBuilder MachineInstrBuilder &amp; DefMI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00108">AArch64ExpandPseudoInsts.cpp:108</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a7640b7b696150d562dad41bf6dfd8d02"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a7640b7b696150d562dad41bf6dfd8d02">llvm::PPCInstrInfo::isZeroExtended</a></div><div class="ttdeci">bool isZeroExtended(const unsigned Reg, const MachineRegisterInfo *MRI) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00734">PPCInstrInfo.h:734</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a0d205be357ca598799bdbca4fe40cc70"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a0d205be357ca598799bdbca4fe40cc70">llvm::PPCInstrInfo::getMemOperandsWithOffsetWidth</a></div><div class="ttdeci">bool getMemOperandsWithOffsetWidth(const MachineInstr &amp;LdSt, SmallVectorImpl&lt; const MachineOperand * &gt; &amp;BaseOps, int64_t &amp;Offset, bool &amp;OffsetIsScalable, unsigned &amp;Width, const TargetRegisterInfo *TRI) const override</div><div class="ttdoc">Get the base operand and byte offset of an instruction that reads/writes memory.</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l02850">PPCInstrInfo.cpp:2850</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a3ea2369e6bcfa35889cf566047e3ca3f"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a3ea2369e6bcfa35889cf566047e3ca3f">llvm::PPCInstrInfo::commuteInstructionImpl</a></div><div class="ttdeci">MachineInstr * commuteInstructionImpl(MachineInstr &amp;MI, bool NewMI, unsigned OpIdx1, unsigned OpIdx2) const override</div><div class="ttdoc">Commutes the operands in the given instruction.</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l01139">PPCInstrInfo.cpp:1139</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_ac73a2a13806418aeb40c26ea794c3dd7"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#ac73a2a13806418aeb40c26ea794c3dd7">llvm::PPCInstrInfo::insertBranch</a></div><div class="ttdeci">unsigned insertBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *TBB, MachineBasicBlock *FBB, ArrayRef&lt; MachineOperand &gt; Cond, const DebugLoc &amp;DL, int *BytesAdded=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l01475">PPCInstrInfo.cpp:1475</a></div></div>
<div class="ttc" id="anamespacellvm_html_acbd62c639eb89998b853a9327a42785ca369155836eb866e4be003ba3d86c9294"><div class="ttname"><a href="namespacellvm.html#acbd62c639eb89998b853a9327a42785ca369155836eb866e4be003ba3d86c9294">llvm::SOK_VSXVectorSpill</a></div><div class="ttdeci">@ SOK_VSXVectorSpill</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00126">PPCInstrInfo.h:126</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl&lt; MachineInstr * &gt;</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a453b3ee2482b8a61bbcf5ce1cd6e395e"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a453b3ee2482b8a61bbcf5ce1cd6e395e">llvm::PPCISD::BCTRL</a></div><div class="ttdeci">@ BCTRL</div><div class="ttdoc">CHAIN,FLAG = BCTRL(CHAIN, INFLAG) - Directly corresponds to a BCTRL instruction.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00198">PPCISelLowering.h:198</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a1517c8d905b7053ac5bdb9582cf49c03"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a1517c8d905b7053ac5bdb9582cf49c03">llvm::PPCInstrInfo::expandVSXMemPseudo</a></div><div class="ttdeci">bool expandVSXMemPseudo(MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l03023">PPCInstrInfo.cpp:3023</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCII_html_aebfd14c5a918997e894a9698f27c58e6a2a7334a88276120f2238e6d4d1a7a51e"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6a2a7334a88276120f2238e6d4d1a7a51e">llvm::PPCII::PPC970_LSU</a></div><div class="ttdeci">@ PPC970_LSU</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00055">PPCInstrInfo.h:55</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCII_html_aebfd14c5a918997e894a9698f27c58e6ad3d339fe9c9bdedb6a7c90a2c58f4fad"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6ad3d339fe9c9bdedb6a7c90a2c58f4fad">llvm::PPCII::PPC970_BRU</a></div><div class="ttdeci">@ PPC970_BRU</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00060">PPCInstrInfo.h:60</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a8abe69762bb82834b786c78b35015734"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a8abe69762bb82834b786c78b35015734">llvm::PPCInstrInfo::CreateTargetHazardRecognizer</a></div><div class="ttdeci">ScheduleHazardRecognizer * CreateTargetHazardRecognizer(const TargetSubtargetInfo *STI, const ScheduleDAG *DAG) const override</div><div class="ttdoc">CreateTargetHazardRecognizer - Return the hazard recognizer to use for this target when scheduling th...</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l00101">PPCInstrInfo.cpp:101</a></div></div>
<div class="ttc" id="aclassllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdoc">A debug info location.</div><div class="ttdef"><b>Definition:</b> <a href="DebugLoc_8h_source.html#l00033">DebugLoc.h:33</a></div></div>
<div class="ttc" id="anamespacellvm_html_acbd62c639eb89998b853a9327a42785ca29a342ffb3f32c297a49b95b8d265acc"><div class="ttname"><a href="namespacellvm.html#acbd62c639eb89998b853a9327a42785ca29a342ffb3f32c297a49b95b8d265acc">llvm::SOK_CRBitSpill</a></div><div class="ttdeci">@ SOK_CRBitSpill</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00124">PPCInstrInfo.h:124</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a9eb43774a0046a364f5c45f94576bc43"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a9eb43774a0046a364f5c45f94576bc43">llvm::PPCInstrInfo::foldFrameOffset</a></div><div class="ttdeci">bool foldFrameOffset(MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l03589">PPCInstrInfo.cpp:3589</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a97de15cd29255b90b2ce510e967340bf"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a97de15cd29255b90b2ce510e967340bf">llvm::PPCInstrInfo::storeRegToStackSlotNoUpd</a></div><div class="ttdeci">void storeRegToStackSlotNoUpd(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, unsigned SrcReg, bool isKill, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l01953">PPCInstrInfo.cpp:1953</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_abcfd8b3068601b3ec4fd32fac98b99b5"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#abcfd8b3068601b3ec4fd32fac98b99b5">llvm::PPCInstrInfo::isProfitableToDupForIfCvt</a></div><div class="ttdeci">bool isProfitableToDupForIfCvt(MachineBasicBlock &amp;MBB, unsigned NumCycles, BranchProbability Probability) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00623">PPCInstrInfo.h:623</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a7a39ff16bf039402969f41f53763d905"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a7a39ff16bf039402969f41f53763d905">llvm::PPCInstrInfo::isProfitableToIfCvt</a></div><div class="ttdeci">bool isProfitableToIfCvt(MachineBasicBlock &amp;MBB, unsigned NumCycles, unsigned ExtraPredCycles, BranchProbability Probability) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00611">PPCInstrInfo.h:611</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a0ddc379f7789e44a2138fa08e92bfe92"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a0ddc379f7789e44a2138fa08e92bfe92">llvm::PPCInstrInfo::PPCInstrInfo</a></div><div class="ttdeci">PPCInstrInfo(PPCSubtarget &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l00092">PPCInstrInfo.cpp:92</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_aa311c9795e28799c06e59252e767c155"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#aa311c9795e28799c06e59252e767c155">llvm::PPCInstrInfo::removeBranch</a></div><div class="ttdeci">unsigned removeBranch(MachineBasicBlock &amp;MBB, int *BytesRemoved=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l01443">PPCInstrInfo.cpp:1443</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleHazardRecognizer_html"><div class="ttname"><a href="classllvm_1_1ScheduleHazardRecognizer.html">llvm::ScheduleHazardRecognizer</a></div><div class="ttdoc">HazardRecognizer - This determines whether or not an instruction can be issued this cycle,...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleHazardRecognizer_8h_source.html#l00025">ScheduleHazardRecognizer.h:25</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="aclassllvm_1_1Value_html"><div class="ttname"><a href="classllvm_1_1Value.html">llvm::Value</a></div><div class="ttdoc">LLVM Value Representation.</div><div class="ttdef"><b>Definition:</b> <a href="Value_8h_source.html#l00074">Value.h:74</a></div></div>
<div class="ttc" id="aclassllvm_1_1InstrItineraryData_html"><div class="ttname"><a href="classllvm_1_1InstrItineraryData.html">llvm::InstrItineraryData</a></div><div class="ttdoc">Itinerary data supplied by a subtarget to be used by a target.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrItineraries_8h_source.html#l00109">MCInstrItineraries.h:109</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_ad5cc934c55e1ea5f64d3493dcbc3b758"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#ad5cc934c55e1ea5f64d3493dcbc3b758">llvm::PPCInstrInfo::isSignExtended</a></div><div class="ttdeci">bool isSignExtended(const unsigned Reg, const MachineRegisterInfo *MRI) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00728">PPCInstrInfo.h:728</a></div></div>
<div class="ttc" id="astructllvm_1_1ImmInstrInfo_html_a1efa58146b5134a31174c35b39cb6bd4"><div class="ttname"><a href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">llvm::ImmInstrInfo::ImmOpcode</a></div><div class="ttdeci">uint64_t ImmOpcode</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00100">PPCInstrInfo.h:100</a></div></div>
<div class="ttc" id="astructllvm_1_1ImmInstrInfo_html_a3c87effe0ac9501aee6aa53828a65c0c"><div class="ttname"><a href="structllvm_1_1ImmInstrInfo.html#a3c87effe0ac9501aee6aa53828a65c0c">llvm::ImmInstrInfo::ImmOpNo</a></div><div class="ttdeci">uint64_t ImmOpNo</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00098">PPCInstrInfo.h:98</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a8ba4f8b2e477a32a27b66aa99566eef9"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a8ba4f8b2e477a32a27b66aa99566eef9">llvm::PPCInstrInfo::finalizeInsInstrs</a></div><div class="ttdeci">void finalizeInsInstrs(MachineInstr &amp;Root, MachineCombinerPattern &amp;P, SmallVectorImpl&lt; MachineInstr * &gt; &amp;InsInstrs) const override</div><div class="ttdoc">Fixup the placeholders we put in genAlternativeCodeSequence() for MachineCombiner.</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l00547">PPCInstrInfo.cpp:547</a></div></div>
<div class="ttc" id="astructllvm_1_1ImmInstrInfo_html_aa50dc0db89af0c3fa23a670a65f4bea5"><div class="ttname"><a href="structllvm_1_1ImmInstrInfo.html#aa50dc0db89af0c3fa23a670a65f4bea5">llvm::ImmInstrInfo::ImmWidth</a></div><div class="ttdeci">uint64_t ImmWidth</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00102">PPCInstrInfo.h:102</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegister_html"><div class="ttname"><a href="classllvm_1_1MCRegister.html">llvm::MCRegister</a></div><div class="ttdoc">Wrapper class representing physical registers. Should be passed by value.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegister_8h_source.html#l00024">MCRegister.h:24</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCII_html_aebfd14c5a918997e894a9698f27c58e6ad2c577175ece5487d0aa1cba0f3f21cf"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6ad2c577175ece5487d0aa1cba0f3f21cf">llvm::PPCII::PPC970_Pseudo</a></div><div class="ttdeci">@ PPC970_Pseudo</div><div class="ttdoc">These are the various PPC970 execution unit pipelines.</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00053">PPCInstrInfo.h:53</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a1ad9d77362b83674dd372fa84a088cbc"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a1ad9d77362b83674dd372fa84a088cbc">llvm::PPCInstrInfo::isVRRegister</a></div><div class="ttdeci">static bool isVRRegister(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00715">PPCInstrInfo.h:715</a></div></div>
<div class="ttc" id="anamespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">llvm::MachineCombinerPattern</a></div><div class="ttdeci">MachineCombinerPattern</div><div class="ttdoc">These are instruction patterns matched by the machine combiner pass.</div><div class="ttdef"><b>Definition:</b> <a href="MachineCombinerPattern_8h_source.html#l00020">MachineCombinerPattern.h:20</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:16:33 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
