{
  "author": {
    "email": "brunosmmm@gmail.com",
    "name": "Bruno Morais"
  },
  "data": {
    "scope": "architecture",
    "tags": [
      "mmap",
      "axi",
      "registers",
      "tools"
    ],
    "text": "Memory map and AXI tools:\n\n**mmap/ module:**\n- TextX grammar (mmap.tx): Parses AXI slave register descriptions\n- AST (ast.py): 23+ node types for register fields, properties, templates, generates\n- Builder (builder.py, 18KB): Visitor-based semantic analyzer, produces MemoryMappedInterface\n- Features: register size config (32-bit default), byte/word addressing, register templates, parameter substitution, generate statements, field properties/defaults/access permissions\n\n**hdllib/aximm.py:** AXI memory-mapped slave patterns (11KB)\n**hdllib/axi/:** AXI slave models\n\n**CLI tools:**\n- axi_slave_builder: Parses .mmap files \u2192 generates complete AXI slave HDL modules\n- mmap_docgen: Generates markdown documentation from .mmap files\n\n**Workflow:** .mmap file \u2192 TextX parser \u2192 AST \u2192 MMBuilder visitor \u2192 MemoryMappedInterface \u2192 AXI slave codegen"
  },
  "entity_id": "know_013231_3e7cky0a3540",
  "lamport_clock": 39,
  "operation_id": "op_20260206_024536_0038c082",
  "operation_type": "knowledge_add",
  "parent_operation": null,
  "timestamp": "2026-02-06T02:45:36.323891+00:00"
}