library ieee;
use ieee.std_logic_1164.all;

entity logic_module is
	port (
		A, B: std_logic_vector(3 downto 0);
		R: out std_logic_vector(3 downto 0);
		
		S0, S1: std_logic;
		Cy: out std_logic
	);
end logic_module;

architecture logic_module_logic of logic_module is



begin

end architecture;