Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Tue Apr 02 02:06:04 2019
| Host         : DESKTOP-5S4MHT1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file UART_TX_control_sets_placed.rpt
| Design       : UART_TX
| Device       : xc7k325t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              11 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------+-------------------------+-------------------------+------------------+----------------+
| Clock Signal |      Enable Signal      |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+--------------+-------------------------+-------------------------+------------------+----------------+
|  clk_BUFG    | tx_i_1_n_0              |                         |                1 |              1 |
|  clk_BUFG    |                         |                         |                2 |              6 |
|  clk_BUFG    | r_Clk_Count[10]_i_2_n_0 | r_Clk_Count[10]_i_1_n_0 |                4 |             11 |
+--------------+-------------------------+-------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 6      |                     1 |
| 11     |                     1 |
+--------+-----------------------+


