{"title":"Debugging Verilog RTP Packetizer frame generation","created_at":"2014-07-18 04:33:00 UTC","author":"Tariq (Ethernet Support)","content":"Packetizer Verilog RTL is somehow missing some packets when i . This was reported in the day before yesterday's blog. I am still trying to debug it. I might go with simulation or chipscope approach. Right now i am making changes and testing in the hardware.<div><br /></div><div>I also posted the instructions on how to reproduce yesterday's blog results of sending one row of 1280 pixels by FPGA and reconstruction in Gstreamer. Please look at the <a href=\"https://bitbucket.org/tariq786/packetizer\">README.md</a></div><div><br /></div><div>Debugging will continue on the weekend or next week as i have some commitment on Friday July 18th. See you after a short break !</div><div class=\"author\">\n  <span>\n    <i>Originally posted on <a href=\"http://hdmi2ethernet.blogspot.com/\">GSOC 2014</a></i>\n  </span>\n</div>\n"}