<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/tallguydesi/Documents/GitHub/DSP_Hi_Res_Audio_DAC/impl/gwsynthesis/DSP_DAC_UDA1334.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/tallguydesi/Documents/GitHub/DSP_Hi_Res_Audio_DAC/src/DSP_DAC_UDA1334.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/tallguydesi/Documents/GitHub/DSP_Hi_Res_Audio_DAC/src/DSP_DAC_UDA1334.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.01 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Jun  4 00:29:16 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>121</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>53</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>3</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2.315</td>
<td>432.000
<td>0.000</td>
<td>1.157</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>2.315</td>
<td>432.000
<td>0.000</td>
<td>1.157</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>208.333</td>
<td>4.800
<td>0.000</td>
<td>104.167</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>6.944</td>
<td>144.000
<td>0.000</td>
<td>3.472</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>27.000(MHz)</td>
<td>212.094(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>4.800(MHz)</td>
<td>33.969(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of dvr/CLK_27_TO_4_8/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>32.322</td>
<td>dvr/btn1_sync_0_s1/Q</td>
<td>dvr/btn1_sync_1_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.315</td>
</tr>
<tr>
<td>2</td>
<td>33.672</td>
<td>dvr/btn1_sync_1_s1/Q</td>
<td>dvr/mute_state_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.965</td>
</tr>
<tr>
<td>3</td>
<td>34.409</td>
<td>dvr/btn1_sync_1_s1/Q</td>
<td>dvr/btn1_prev_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.228</td>
</tr>
<tr>
<td>4</td>
<td>89.447</td>
<td>dvr/bit_count_0_s0/Q</td>
<td>dvr/data_s0/D</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>104.167</td>
<td>-0.019</td>
<td>14.338</td>
</tr>
<tr>
<td>5</td>
<td>98.412</td>
<td>dvr/bit_count_3_s0/Q</td>
<td>dvr/data_s0/RESET</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>104.167</td>
<td>-0.019</td>
<td>5.730</td>
</tr>
<tr>
<td>6</td>
<td>99.932</td>
<td>dvr/bit_count_1_s0/Q</td>
<td>dvr/ws_s2/D</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>104.167</td>
<td>-0.019</td>
<td>3.854</td>
</tr>
<tr>
<td>7</td>
<td>203.165</td>
<td>dvr/bit_count_1_s0/Q</td>
<td>dvr/sine_rom_sine_rom_0_0_s/CE</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>208.333</td>
<td>0.000</td>
<td>4.981</td>
</tr>
<tr>
<td>8</td>
<td>203.680</td>
<td>dvr/bit_count_1_s0/Q</td>
<td>dvr/rom_addr_5_s0/CE</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>208.333</td>
<td>0.000</td>
<td>4.610</td>
</tr>
<tr>
<td>9</td>
<td>203.680</td>
<td>dvr/bit_count_1_s0/Q</td>
<td>dvr/rom_addr_4_s0/CE</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>208.333</td>
<td>0.000</td>
<td>4.610</td>
</tr>
<tr>
<td>10</td>
<td>203.680</td>
<td>dvr/bit_count_1_s0/Q</td>
<td>dvr/rom_addr_3_s0/CE</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>208.333</td>
<td>0.000</td>
<td>4.610</td>
</tr>
<tr>
<td>11</td>
<td>203.680</td>
<td>dvr/bit_count_1_s0/Q</td>
<td>dvr/rom_addr_2_s0/CE</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>208.333</td>
<td>0.000</td>
<td>4.610</td>
</tr>
<tr>
<td>12</td>
<td>203.680</td>
<td>dvr/bit_count_1_s0/Q</td>
<td>dvr/rom_addr_1_s0/CE</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>208.333</td>
<td>0.000</td>
<td>4.610</td>
</tr>
<tr>
<td>13</td>
<td>203.772</td>
<td>dvr/bit_count_1_s0/Q</td>
<td>dvr/rom_addr_7_s0/CE</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>208.333</td>
<td>0.000</td>
<td>4.518</td>
</tr>
<tr>
<td>14</td>
<td>203.772</td>
<td>dvr/bit_count_1_s0/Q</td>
<td>dvr/rom_addr_6_s0/CE</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>208.333</td>
<td>0.000</td>
<td>4.518</td>
</tr>
<tr>
<td>15</td>
<td>204.059</td>
<td>dvr/bit_count_1_s0/Q</td>
<td>dvr/rom_addr_0_s0/CE</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>208.333</td>
<td>0.000</td>
<td>4.231</td>
</tr>
<tr>
<td>16</td>
<td>204.695</td>
<td>dvr/bit_count_2_s0/Q</td>
<td>dvr/bit_count_1_s0/RESET</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>208.333</td>
<td>0.000</td>
<td>3.595</td>
</tr>
<tr>
<td>17</td>
<td>204.695</td>
<td>dvr/bit_count_2_s0/Q</td>
<td>dvr/bit_count_2_s0/RESET</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>208.333</td>
<td>0.000</td>
<td>3.595</td>
</tr>
<tr>
<td>18</td>
<td>204.695</td>
<td>dvr/bit_count_2_s0/Q</td>
<td>dvr/bit_count_3_s0/RESET</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>208.333</td>
<td>0.000</td>
<td>3.595</td>
</tr>
<tr>
<td>19</td>
<td>204.695</td>
<td>dvr/bit_count_2_s0/Q</td>
<td>dvr/bit_count_4_s0/RESET</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>208.333</td>
<td>0.000</td>
<td>3.595</td>
</tr>
<tr>
<td>20</td>
<td>204.695</td>
<td>dvr/bit_count_2_s0/Q</td>
<td>dvr/bit_count_5_s0/RESET</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>208.333</td>
<td>0.000</td>
<td>3.595</td>
</tr>
<tr>
<td>21</td>
<td>204.704</td>
<td>dvr/bit_count_2_s0/Q</td>
<td>dvr/bit_count_0_s0/RESET</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>208.333</td>
<td>0.000</td>
<td>3.586</td>
</tr>
<tr>
<td>22</td>
<td>205.574</td>
<td>dvr/rom_addr_1_s0/Q</td>
<td>dvr/rom_addr_7_s0/D</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>208.333</td>
<td>0.000</td>
<td>2.360</td>
</tr>
<tr>
<td>23</td>
<td>205.631</td>
<td>dvr/rom_addr_1_s0/Q</td>
<td>dvr/rom_addr_6_s0/D</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>208.333</td>
<td>0.000</td>
<td>2.303</td>
</tr>
<tr>
<td>24</td>
<td>205.680</td>
<td>dvr/bit_count_1_s0/Q</td>
<td>dvr/bit_count_5_s0/D</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>208.333</td>
<td>0.000</td>
<td>2.254</td>
</tr>
<tr>
<td>25</td>
<td>205.688</td>
<td>dvr/rom_addr_1_s0/Q</td>
<td>dvr/rom_addr_5_s0/D</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>208.333</td>
<td>0.000</td>
<td>2.246</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>dvr/ws_s2/Q</td>
<td>dvr/ws_s2/D</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>dvr/mute_state_s2/Q</td>
<td>dvr/mute_state_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.709</td>
<td>dvr/rom_addr_0_s0/Q</td>
<td>dvr/rom_addr_0_s0/D</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>4</td>
<td>0.710</td>
<td>dvr/bit_count_0_s0/Q</td>
<td>dvr/bit_count_0_s0/D</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>5</td>
<td>0.730</td>
<td>dvr/rom_addr_6_s0/Q</td>
<td>dvr/rom_addr_6_s0/D</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>6</td>
<td>0.731</td>
<td>dvr/rom_addr_2_s0/Q</td>
<td>dvr/rom_addr_2_s0/D</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.731</td>
</tr>
<tr>
<td>7</td>
<td>0.732</td>
<td>dvr/bit_count_2_s0/Q</td>
<td>dvr/bit_count_2_s0/D</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.732</td>
</tr>
<tr>
<td>8</td>
<td>0.853</td>
<td>dvr/rom_addr_1_s0/Q</td>
<td>dvr/rom_addr_1_s0/D</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.853</td>
</tr>
<tr>
<td>9</td>
<td>0.855</td>
<td>dvr/bit_count_1_s0/Q</td>
<td>dvr/bit_count_1_s0/D</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.855</td>
</tr>
<tr>
<td>10</td>
<td>0.962</td>
<td>dvr/rom_addr_5_s0/Q</td>
<td>dvr/rom_addr_5_s0/D</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.962</td>
</tr>
<tr>
<td>11</td>
<td>0.965</td>
<td>dvr/rom_addr_3_s0/Q</td>
<td>dvr/rom_addr_3_s0/D</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.965</td>
</tr>
<tr>
<td>12</td>
<td>0.965</td>
<td>dvr/rom_addr_4_s0/Q</td>
<td>dvr/rom_addr_4_s0/D</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.965</td>
</tr>
<tr>
<td>13</td>
<td>0.965</td>
<td>dvr/rom_addr_7_s0/Q</td>
<td>dvr/rom_addr_7_s0/D</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.965</td>
</tr>
<tr>
<td>14</td>
<td>0.965</td>
<td>dvr/bit_count_5_s0/Q</td>
<td>dvr/bit_count_5_s0/D</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.965</td>
</tr>
<tr>
<td>15</td>
<td>0.966</td>
<td>dvr/bit_count_3_s0/Q</td>
<td>dvr/bit_count_3_s0/D</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.966</td>
</tr>
<tr>
<td>16</td>
<td>0.973</td>
<td>dvr/bit_count_4_s0/Q</td>
<td>dvr/bit_count_4_s0/D</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.973</td>
</tr>
<tr>
<td>17</td>
<td>1.014</td>
<td>dvr/rom_addr_4_s0/Q</td>
<td>dvr/sine_rom_sine_rom_0_0_s/AD[9]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.168</td>
</tr>
<tr>
<td>18</td>
<td>1.038</td>
<td>dvr/rom_addr_0_s0/Q</td>
<td>dvr/sine_rom_sine_rom_0_0_s/AD[5]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.192</td>
</tr>
<tr>
<td>19</td>
<td>1.253</td>
<td>dvr/rom_addr_5_s0/Q</td>
<td>dvr/sine_rom_sine_rom_0_0_s/AD[10]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.407</td>
</tr>
<tr>
<td>20</td>
<td>1.253</td>
<td>dvr/rom_addr_3_s0/Q</td>
<td>dvr/sine_rom_sine_rom_0_0_s/AD[8]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.407</td>
</tr>
<tr>
<td>21</td>
<td>1.257</td>
<td>dvr/rom_addr_2_s0/Q</td>
<td>dvr/sine_rom_sine_rom_0_0_s/AD[7]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.411</td>
</tr>
<tr>
<td>22</td>
<td>1.260</td>
<td>dvr/rom_addr_7_s0/Q</td>
<td>dvr/sine_rom_sine_rom_0_0_s/AD[12]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.414</td>
</tr>
<tr>
<td>23</td>
<td>1.269</td>
<td>dvr/btn1_sync_1_s1/Q</td>
<td>dvr/btn1_prev_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.269</td>
</tr>
<tr>
<td>24</td>
<td>1.300</td>
<td>dvr/rom_addr_1_s0/Q</td>
<td>dvr/sine_rom_sine_rom_0_0_s/AD[6]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.454</td>
</tr>
<tr>
<td>25</td>
<td>1.319</td>
<td>dvr/rom_addr_6_s0/Q</td>
<td>dvr/sine_rom_sine_rom_0_0_s/AD[11]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.473</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>15.130</td>
<td>16.380</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>dvr/btn1_sync_0_s1</td>
</tr>
<tr>
<td>2</td>
<td>15.130</td>
<td>16.380</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>dvr/btn1_prev_s1</td>
</tr>
<tr>
<td>3</td>
<td>15.130</td>
<td>16.380</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>dvr/mute_state_s2</td>
</tr>
<tr>
<td>4</td>
<td>15.130</td>
<td>16.380</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>dvr/btn1_sync_1_s1</td>
</tr>
<tr>
<td>5</td>
<td>17.701</td>
<td>18.951</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>dvr/btn1_sync_1_s1</td>
</tr>
<tr>
<td>6</td>
<td>17.701</td>
<td>18.951</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>dvr/btn1_sync_0_s1</td>
</tr>
<tr>
<td>7</td>
<td>17.701</td>
<td>18.951</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>dvr/btn1_prev_s1</td>
</tr>
<tr>
<td>8</td>
<td>17.701</td>
<td>18.951</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>dvr/mute_state_s2</td>
</tr>
<tr>
<td>9</td>
<td>102.839</td>
<td>104.089</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>dvr/rom_addr_3_s0</td>
</tr>
<tr>
<td>10</td>
<td>102.839</td>
<td>104.089</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>dvr/bit_count_3_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.322</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.789</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/btn1_sync_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/btn1_sync_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>dvr/btn1_sync_0_s1/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">dvr/btn1_sync_0_s1/Q</td>
</tr>
<tr>
<td>8.789</td>
<td>3.857</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">dvr/btn1_sync_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>dvr/btn1_sync_1_s1/CLK</td>
</tr>
<tr>
<td>41.111</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>dvr/btn1_sync_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.857, 89.378%; tC2Q: 0.458, 10.622%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.672</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/btn1_sync_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/mute_state_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>dvr/btn1_sync_1_s1/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">dvr/btn1_sync_1_s1/Q</td>
</tr>
<tr>
<td>6.407</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>dvr/n13_s3/I0</td>
</tr>
<tr>
<td>7.439</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" background: #97FFFF;">dvr/n13_s3/F</td>
</tr>
<tr>
<td>7.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" font-weight:bold;">dvr/mute_state_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>dvr/mute_state_s2/CLK</td>
</tr>
<tr>
<td>41.111</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>dvr/mute_state_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 34.806%; route: 1.475, 49.736%; tC2Q: 0.458, 15.458%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.409</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.702</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/btn1_sync_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/btn1_prev_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>dvr/btn1_sync_1_s1/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">dvr/btn1_sync_1_s1/Q</td>
</tr>
<tr>
<td>6.702</td>
<td>1.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td style=" font-weight:bold;">dvr/btn1_prev_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td>dvr/btn1_prev_s1/CLK</td>
</tr>
<tr>
<td>41.111</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C23[2][A]</td>
<td>dvr/btn1_prev_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.770, 79.430%; tC2Q: 0.458, 20.570%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>89.447</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>108.397</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/bit_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/data_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.611</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>dvr/bit_count_0_s0/CLK</td>
</tr>
<tr>
<td>5.070</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R15C30[0][A]</td>
<td style=" font-weight:bold;">dvr/bit_count_0_s0/Q</td>
</tr>
<tr>
<td>7.390</td>
<td>2.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>dvr/n238_s4/I0</td>
</tr>
<tr>
<td>8.422</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C22[0][A]</td>
<td style=" background: #97FFFF;">dvr/n238_s4/F</td>
</tr>
<tr>
<td>10.228</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[2][B]</td>
<td>dvr/n373_s32/S0</td>
</tr>
<tr>
<td>10.730</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C20[2][B]</td>
<td style=" background: #97FFFF;">dvr/n373_s32/O</td>
</tr>
<tr>
<td>12.852</td>
<td>2.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[2][A]</td>
<td>dvr/n375_s5/I3</td>
</tr>
<tr>
<td>13.951</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C30[2][A]</td>
<td style=" background: #97FFFF;">dvr/n375_s5/F</td>
</tr>
<tr>
<td>13.957</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td>dvr/n375_s2/I0</td>
</tr>
<tr>
<td>14.779</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td style=" background: #97FFFF;">dvr/n375_s2/F</td>
</tr>
<tr>
<td>14.784</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td>dvr/n375_s0/I1</td>
</tr>
<tr>
<td>15.883</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td style=" background: #97FFFF;">dvr/n375_s0/F</td>
</tr>
<tr>
<td>18.949</td>
<td>3.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB41[A]</td>
<td style=" font-weight:bold;">dvr/data_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>104.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>108.534</td>
<td>4.367</td>
<td>tCL</td>
<td>FF</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>108.797</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB41[A]</td>
<td>dvr/data_s0/CLK</td>
</tr>
<tr>
<td>108.397</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB41[A]</td>
<td>dvr/data_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>104.167</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.554, 31.762%; route: 9.325, 65.041%; tC2Q: 0.458, 3.197%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>98.412</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>108.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/bit_count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/data_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.611</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[1][B]</td>
<td>dvr/bit_count_3_s0/CLK</td>
</tr>
<tr>
<td>5.070</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R15C31[1][B]</td>
<td style=" font-weight:bold;">dvr/bit_count_3_s0/Q</td>
</tr>
<tr>
<td>5.927</td>
<td>0.857</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>dvr/n231_s1/I1</td>
</tr>
<tr>
<td>6.959</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td style=" background: #97FFFF;">dvr/n231_s1/F</td>
</tr>
<tr>
<td>6.964</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][A]</td>
<td>dvr/n231_s0/I0</td>
</tr>
<tr>
<td>7.990</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C29[3][A]</td>
<td style=" background: #97FFFF;">dvr/n231_s0/F</td>
</tr>
<tr>
<td>10.341</td>
<td>2.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB41[A]</td>
<td style=" font-weight:bold;">dvr/data_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>104.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>108.534</td>
<td>4.367</td>
<td>tCL</td>
<td>FF</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>108.797</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB41[A]</td>
<td>dvr/data_s0/CLK</td>
</tr>
<tr>
<td>108.753</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB41[A]</td>
<td>dvr/data_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>104.167</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.058, 35.917%; route: 3.213, 56.084%; tC2Q: 0.458, 7.999%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>99.932</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>108.397</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/bit_count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/ws_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.611</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td>dvr/bit_count_1_s0/CLK</td>
</tr>
<tr>
<td>5.070</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R15C31[0][B]</td>
<td style=" font-weight:bold;">dvr/bit_count_1_s0/Q</td>
</tr>
<tr>
<td>5.921</td>
<td>0.851</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>dvr/n49_s1/I1</td>
</tr>
<tr>
<td>6.947</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td style=" background: #97FFFF;">dvr/n49_s1/F</td>
</tr>
<tr>
<td>7.366</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>dvr/n51_s3/I0</td>
</tr>
<tr>
<td>8.465</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" background: #97FFFF;">dvr/n51_s3/F</td>
</tr>
<tr>
<td>8.465</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" font-weight:bold;">dvr/ws_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>104.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>108.534</td>
<td>4.367</td>
<td>tCL</td>
<td>FF</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>108.797</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>dvr/ws_s2/CLK</td>
</tr>
<tr>
<td>108.397</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>dvr/ws_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>104.167</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.125, 55.143%; route: 1.270, 32.963%; tC2Q: 0.458, 11.894%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>203.165</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.592</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>212.758</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/bit_count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/sine_rom_sine_rom_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.611</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td>dvr/bit_count_1_s0/CLK</td>
</tr>
<tr>
<td>5.070</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R15C31[0][B]</td>
<td style=" font-weight:bold;">dvr/bit_count_1_s0/Q</td>
</tr>
<tr>
<td>5.493</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[3][B]</td>
<td>dvr/n54_s1/I1</td>
</tr>
<tr>
<td>6.525</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C31[3][B]</td>
<td style=" background: #97FFFF;">dvr/n54_s1/F</td>
</tr>
<tr>
<td>7.026</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][B]</td>
<td>dvr/n54_s0/I3</td>
</tr>
<tr>
<td>8.052</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R15C29[3][B]</td>
<td style=" background: #97FFFF;">dvr/n54_s0/F</td>
</tr>
<tr>
<td>9.592</td>
<td>1.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">dvr/sine_rom_sine_rom_0_0_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.333</td>
<td>208.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>212.701</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>212.945</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>dvr/sine_rom_sine_rom_0_0_s/CLK</td>
</tr>
<tr>
<td>212.758</td>
<td>-0.187</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>dvr/sine_rom_sine_rom_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.058, 41.317%; route: 2.465, 49.482%; tC2Q: 0.458, 9.202%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>203.680</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>212.901</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/bit_count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/rom_addr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.611</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td>dvr/bit_count_1_s0/CLK</td>
</tr>
<tr>
<td>5.070</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R15C31[0][B]</td>
<td style=" font-weight:bold;">dvr/bit_count_1_s0/Q</td>
</tr>
<tr>
<td>5.493</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[3][B]</td>
<td>dvr/n54_s1/I1</td>
</tr>
<tr>
<td>6.525</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C31[3][B]</td>
<td style=" background: #97FFFF;">dvr/n54_s1/F</td>
</tr>
<tr>
<td>7.026</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][B]</td>
<td>dvr/n54_s0/I3</td>
</tr>
<tr>
<td>8.052</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R15C29[3][B]</td>
<td style=" background: #97FFFF;">dvr/n54_s0/F</td>
</tr>
<tr>
<td>9.221</td>
<td>1.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td style=" font-weight:bold;">dvr/rom_addr_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.333</td>
<td>208.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>212.701</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>212.945</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>dvr/rom_addr_5_s0/CLK</td>
</tr>
<tr>
<td>212.901</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>dvr/rom_addr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.058, 44.646%; route: 2.093, 45.411%; tC2Q: 0.458, 9.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>203.680</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>212.901</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/bit_count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/rom_addr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.611</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td>dvr/bit_count_1_s0/CLK</td>
</tr>
<tr>
<td>5.070</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R15C31[0][B]</td>
<td style=" font-weight:bold;">dvr/bit_count_1_s0/Q</td>
</tr>
<tr>
<td>5.493</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[3][B]</td>
<td>dvr/n54_s1/I1</td>
</tr>
<tr>
<td>6.525</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C31[3][B]</td>
<td style=" background: #97FFFF;">dvr/n54_s1/F</td>
</tr>
<tr>
<td>7.026</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][B]</td>
<td>dvr/n54_s0/I3</td>
</tr>
<tr>
<td>8.052</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R15C29[3][B]</td>
<td style=" background: #97FFFF;">dvr/n54_s0/F</td>
</tr>
<tr>
<td>9.221</td>
<td>1.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td style=" font-weight:bold;">dvr/rom_addr_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.333</td>
<td>208.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>212.701</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>212.945</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>dvr/rom_addr_4_s0/CLK</td>
</tr>
<tr>
<td>212.901</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>dvr/rom_addr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.058, 44.646%; route: 2.093, 45.411%; tC2Q: 0.458, 9.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>203.680</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>212.901</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/bit_count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/rom_addr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.611</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td>dvr/bit_count_1_s0/CLK</td>
</tr>
<tr>
<td>5.070</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R15C31[0][B]</td>
<td style=" font-weight:bold;">dvr/bit_count_1_s0/Q</td>
</tr>
<tr>
<td>5.493</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[3][B]</td>
<td>dvr/n54_s1/I1</td>
</tr>
<tr>
<td>6.525</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C31[3][B]</td>
<td style=" background: #97FFFF;">dvr/n54_s1/F</td>
</tr>
<tr>
<td>7.026</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][B]</td>
<td>dvr/n54_s0/I3</td>
</tr>
<tr>
<td>8.052</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R15C29[3][B]</td>
<td style=" background: #97FFFF;">dvr/n54_s0/F</td>
</tr>
<tr>
<td>9.221</td>
<td>1.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][B]</td>
<td style=" font-weight:bold;">dvr/rom_addr_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.333</td>
<td>208.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>212.701</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>212.945</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][B]</td>
<td>dvr/rom_addr_3_s0/CLK</td>
</tr>
<tr>
<td>212.901</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C24[1][B]</td>
<td>dvr/rom_addr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.058, 44.646%; route: 2.093, 45.411%; tC2Q: 0.458, 9.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>203.680</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>212.901</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/bit_count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/rom_addr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.611</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td>dvr/bit_count_1_s0/CLK</td>
</tr>
<tr>
<td>5.070</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R15C31[0][B]</td>
<td style=" font-weight:bold;">dvr/bit_count_1_s0/Q</td>
</tr>
<tr>
<td>5.493</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[3][B]</td>
<td>dvr/n54_s1/I1</td>
</tr>
<tr>
<td>6.525</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C31[3][B]</td>
<td style=" background: #97FFFF;">dvr/n54_s1/F</td>
</tr>
<tr>
<td>7.026</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][B]</td>
<td>dvr/n54_s0/I3</td>
</tr>
<tr>
<td>8.052</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R15C29[3][B]</td>
<td style=" background: #97FFFF;">dvr/n54_s0/F</td>
</tr>
<tr>
<td>9.221</td>
<td>1.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td style=" font-weight:bold;">dvr/rom_addr_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.333</td>
<td>208.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>212.701</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>212.945</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>dvr/rom_addr_2_s0/CLK</td>
</tr>
<tr>
<td>212.901</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>dvr/rom_addr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.058, 44.646%; route: 2.093, 45.411%; tC2Q: 0.458, 9.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>203.680</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>212.901</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/bit_count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/rom_addr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.611</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td>dvr/bit_count_1_s0/CLK</td>
</tr>
<tr>
<td>5.070</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R15C31[0][B]</td>
<td style=" font-weight:bold;">dvr/bit_count_1_s0/Q</td>
</tr>
<tr>
<td>5.493</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[3][B]</td>
<td>dvr/n54_s1/I1</td>
</tr>
<tr>
<td>6.525</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C31[3][B]</td>
<td style=" background: #97FFFF;">dvr/n54_s1/F</td>
</tr>
<tr>
<td>7.026</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][B]</td>
<td>dvr/n54_s0/I3</td>
</tr>
<tr>
<td>8.052</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R15C29[3][B]</td>
<td style=" background: #97FFFF;">dvr/n54_s0/F</td>
</tr>
<tr>
<td>9.221</td>
<td>1.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td style=" font-weight:bold;">dvr/rom_addr_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.333</td>
<td>208.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>212.701</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>212.945</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td>dvr/rom_addr_1_s0/CLK</td>
</tr>
<tr>
<td>212.901</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C24[0][B]</td>
<td>dvr/rom_addr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.058, 44.646%; route: 2.093, 45.411%; tC2Q: 0.458, 9.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>203.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.129</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>212.901</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/bit_count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/rom_addr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.611</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td>dvr/bit_count_1_s0/CLK</td>
</tr>
<tr>
<td>5.070</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R15C31[0][B]</td>
<td style=" font-weight:bold;">dvr/bit_count_1_s0/Q</td>
</tr>
<tr>
<td>5.493</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[3][B]</td>
<td>dvr/n54_s1/I1</td>
</tr>
<tr>
<td>6.525</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C31[3][B]</td>
<td style=" background: #97FFFF;">dvr/n54_s1/F</td>
</tr>
<tr>
<td>7.026</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][B]</td>
<td>dvr/n54_s0/I3</td>
</tr>
<tr>
<td>8.052</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R15C29[3][B]</td>
<td style=" background: #97FFFF;">dvr/n54_s0/F</td>
</tr>
<tr>
<td>9.129</td>
<td>1.077</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td style=" font-weight:bold;">dvr/rom_addr_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.333</td>
<td>208.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>212.701</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>212.945</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td>dvr/rom_addr_7_s0/CLK</td>
</tr>
<tr>
<td>212.901</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C25[0][B]</td>
<td>dvr/rom_addr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.058, 45.553%; route: 2.001, 44.302%; tC2Q: 0.458, 10.145%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>203.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.129</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>212.901</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/bit_count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/rom_addr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.611</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td>dvr/bit_count_1_s0/CLK</td>
</tr>
<tr>
<td>5.070</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R15C31[0][B]</td>
<td style=" font-weight:bold;">dvr/bit_count_1_s0/Q</td>
</tr>
<tr>
<td>5.493</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[3][B]</td>
<td>dvr/n54_s1/I1</td>
</tr>
<tr>
<td>6.525</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C31[3][B]</td>
<td style=" background: #97FFFF;">dvr/n54_s1/F</td>
</tr>
<tr>
<td>7.026</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][B]</td>
<td>dvr/n54_s0/I3</td>
</tr>
<tr>
<td>8.052</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R15C29[3][B]</td>
<td style=" background: #97FFFF;">dvr/n54_s0/F</td>
</tr>
<tr>
<td>9.129</td>
<td>1.077</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td style=" font-weight:bold;">dvr/rom_addr_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.333</td>
<td>208.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>212.701</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>212.945</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>dvr/rom_addr_6_s0/CLK</td>
</tr>
<tr>
<td>212.901</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>dvr/rom_addr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.058, 45.553%; route: 2.001, 44.302%; tC2Q: 0.458, 10.145%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>204.059</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.843</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>212.901</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/bit_count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/rom_addr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.611</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td>dvr/bit_count_1_s0/CLK</td>
</tr>
<tr>
<td>5.070</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R15C31[0][B]</td>
<td style=" font-weight:bold;">dvr/bit_count_1_s0/Q</td>
</tr>
<tr>
<td>5.493</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[3][B]</td>
<td>dvr/n54_s1/I1</td>
</tr>
<tr>
<td>6.525</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C31[3][B]</td>
<td style=" background: #97FFFF;">dvr/n54_s1/F</td>
</tr>
<tr>
<td>7.026</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][B]</td>
<td>dvr/n54_s0/I3</td>
</tr>
<tr>
<td>8.052</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R15C29[3][B]</td>
<td style=" background: #97FFFF;">dvr/n54_s0/F</td>
</tr>
<tr>
<td>8.843</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td style=" font-weight:bold;">dvr/rom_addr_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.333</td>
<td>208.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>212.701</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>212.945</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>dvr/rom_addr_0_s0/CLK</td>
</tr>
<tr>
<td>212.901</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>dvr/rom_addr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.058, 48.638%; route: 1.715, 40.530%; tC2Q: 0.458, 10.832%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>204.695</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.206</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>212.901</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/bit_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/bit_count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.611</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[1][A]</td>
<td>dvr/bit_count_2_s0/CLK</td>
</tr>
<tr>
<td>5.070</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R15C31[1][A]</td>
<td style=" font-weight:bold;">dvr/bit_count_2_s0/Q</td>
</tr>
<tr>
<td>5.916</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>dvr/n21_s4/I1</td>
</tr>
<tr>
<td>7.015</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C29[2][A]</td>
<td style=" background: #97FFFF;">dvr/n21_s4/F</td>
</tr>
<tr>
<td>7.026</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>dvr/n21_s3/I3</td>
</tr>
<tr>
<td>7.828</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R15C29[0][B]</td>
<td style=" background: #97FFFF;">dvr/n21_s3/F</td>
</tr>
<tr>
<td>8.206</td>
<td>0.379</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td style=" font-weight:bold;">dvr/bit_count_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.333</td>
<td>208.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>212.701</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>212.945</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td>dvr/bit_count_1_s0/CLK</td>
</tr>
<tr>
<td>212.901</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C31[0][B]</td>
<td>dvr/bit_count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.901, 52.877%; route: 1.236, 34.374%; tC2Q: 0.458, 12.749%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>204.695</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.206</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>212.901</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/bit_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/bit_count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.611</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[1][A]</td>
<td>dvr/bit_count_2_s0/CLK</td>
</tr>
<tr>
<td>5.070</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R15C31[1][A]</td>
<td style=" font-weight:bold;">dvr/bit_count_2_s0/Q</td>
</tr>
<tr>
<td>5.916</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>dvr/n21_s4/I1</td>
</tr>
<tr>
<td>7.015</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C29[2][A]</td>
<td style=" background: #97FFFF;">dvr/n21_s4/F</td>
</tr>
<tr>
<td>7.026</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>dvr/n21_s3/I3</td>
</tr>
<tr>
<td>7.828</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R15C29[0][B]</td>
<td style=" background: #97FFFF;">dvr/n21_s3/F</td>
</tr>
<tr>
<td>8.206</td>
<td>0.379</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[1][A]</td>
<td style=" font-weight:bold;">dvr/bit_count_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.333</td>
<td>208.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>212.701</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>212.945</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[1][A]</td>
<td>dvr/bit_count_2_s0/CLK</td>
</tr>
<tr>
<td>212.901</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C31[1][A]</td>
<td>dvr/bit_count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.901, 52.877%; route: 1.236, 34.374%; tC2Q: 0.458, 12.749%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>204.695</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.206</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>212.901</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/bit_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/bit_count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.611</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[1][A]</td>
<td>dvr/bit_count_2_s0/CLK</td>
</tr>
<tr>
<td>5.070</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R15C31[1][A]</td>
<td style=" font-weight:bold;">dvr/bit_count_2_s0/Q</td>
</tr>
<tr>
<td>5.916</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>dvr/n21_s4/I1</td>
</tr>
<tr>
<td>7.015</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C29[2][A]</td>
<td style=" background: #97FFFF;">dvr/n21_s4/F</td>
</tr>
<tr>
<td>7.026</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>dvr/n21_s3/I3</td>
</tr>
<tr>
<td>7.828</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R15C29[0][B]</td>
<td style=" background: #97FFFF;">dvr/n21_s3/F</td>
</tr>
<tr>
<td>8.206</td>
<td>0.379</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[1][B]</td>
<td style=" font-weight:bold;">dvr/bit_count_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.333</td>
<td>208.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>212.701</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>212.945</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[1][B]</td>
<td>dvr/bit_count_3_s0/CLK</td>
</tr>
<tr>
<td>212.901</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C31[1][B]</td>
<td>dvr/bit_count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.901, 52.877%; route: 1.236, 34.374%; tC2Q: 0.458, 12.749%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>204.695</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.206</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>212.901</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/bit_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/bit_count_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.611</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[1][A]</td>
<td>dvr/bit_count_2_s0/CLK</td>
</tr>
<tr>
<td>5.070</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R15C31[1][A]</td>
<td style=" font-weight:bold;">dvr/bit_count_2_s0/Q</td>
</tr>
<tr>
<td>5.916</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>dvr/n21_s4/I1</td>
</tr>
<tr>
<td>7.015</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C29[2][A]</td>
<td style=" background: #97FFFF;">dvr/n21_s4/F</td>
</tr>
<tr>
<td>7.026</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>dvr/n21_s3/I3</td>
</tr>
<tr>
<td>7.828</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R15C29[0][B]</td>
<td style=" background: #97FFFF;">dvr/n21_s3/F</td>
</tr>
<tr>
<td>8.206</td>
<td>0.379</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[2][A]</td>
<td style=" font-weight:bold;">dvr/bit_count_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.333</td>
<td>208.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>212.701</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>212.945</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[2][A]</td>
<td>dvr/bit_count_4_s0/CLK</td>
</tr>
<tr>
<td>212.901</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C31[2][A]</td>
<td>dvr/bit_count_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.901, 52.877%; route: 1.236, 34.374%; tC2Q: 0.458, 12.749%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>204.695</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.206</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>212.901</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/bit_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/bit_count_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.611</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[1][A]</td>
<td>dvr/bit_count_2_s0/CLK</td>
</tr>
<tr>
<td>5.070</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R15C31[1][A]</td>
<td style=" font-weight:bold;">dvr/bit_count_2_s0/Q</td>
</tr>
<tr>
<td>5.916</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>dvr/n21_s4/I1</td>
</tr>
<tr>
<td>7.015</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C29[2][A]</td>
<td style=" background: #97FFFF;">dvr/n21_s4/F</td>
</tr>
<tr>
<td>7.026</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>dvr/n21_s3/I3</td>
</tr>
<tr>
<td>7.828</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R15C29[0][B]</td>
<td style=" background: #97FFFF;">dvr/n21_s3/F</td>
</tr>
<tr>
<td>8.206</td>
<td>0.379</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[2][B]</td>
<td style=" font-weight:bold;">dvr/bit_count_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.333</td>
<td>208.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>212.701</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>212.945</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[2][B]</td>
<td>dvr/bit_count_5_s0/CLK</td>
</tr>
<tr>
<td>212.901</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C31[2][B]</td>
<td>dvr/bit_count_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.901, 52.877%; route: 1.236, 34.374%; tC2Q: 0.458, 12.749%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>204.704</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.197</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>212.901</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/bit_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/bit_count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.611</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[1][A]</td>
<td>dvr/bit_count_2_s0/CLK</td>
</tr>
<tr>
<td>5.070</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R15C31[1][A]</td>
<td style=" font-weight:bold;">dvr/bit_count_2_s0/Q</td>
</tr>
<tr>
<td>5.916</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>dvr/n21_s4/I1</td>
</tr>
<tr>
<td>7.015</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C29[2][A]</td>
<td style=" background: #97FFFF;">dvr/n21_s4/F</td>
</tr>
<tr>
<td>7.026</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>dvr/n21_s3/I3</td>
</tr>
<tr>
<td>7.828</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R15C29[0][B]</td>
<td style=" background: #97FFFF;">dvr/n21_s3/F</td>
</tr>
<tr>
<td>8.197</td>
<td>0.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td style=" font-weight:bold;">dvr/bit_count_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.333</td>
<td>208.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>212.701</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>212.945</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>dvr/bit_count_0_s0/CLK</td>
</tr>
<tr>
<td>212.901</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>dvr/bit_count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.901, 53.013%; route: 1.227, 34.206%; tC2Q: 0.458, 12.781%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>205.574</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.971</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>212.545</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/rom_addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/rom_addr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.611</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td>dvr/rom_addr_1_s0/CLK</td>
</tr>
<tr>
<td>5.070</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C24[0][B]</td>
<td style=" font-weight:bold;">dvr/rom_addr_1_s0/Q</td>
</tr>
<tr>
<td>5.078</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C24[0][B]</td>
<td>dvr/n110_s/I0</td>
</tr>
<tr>
<td>6.123</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td style=" background: #97FFFF;">dvr/n110_s/COUT</td>
</tr>
<tr>
<td>6.123</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C24[1][A]</td>
<td>dvr/n109_s/CIN</td>
</tr>
<tr>
<td>6.180</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td style=" background: #97FFFF;">dvr/n109_s/COUT</td>
</tr>
<tr>
<td>6.180</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C24[1][B]</td>
<td>dvr/n108_s/CIN</td>
</tr>
<tr>
<td>6.237</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C24[1][B]</td>
<td style=" background: #97FFFF;">dvr/n108_s/COUT</td>
</tr>
<tr>
<td>6.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C24[2][A]</td>
<td>dvr/n107_s/CIN</td>
</tr>
<tr>
<td>6.294</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td style=" background: #97FFFF;">dvr/n107_s/COUT</td>
</tr>
<tr>
<td>6.294</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C24[2][B]</td>
<td>dvr/n106_s/CIN</td>
</tr>
<tr>
<td>6.351</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td style=" background: #97FFFF;">dvr/n106_s/COUT</td>
</tr>
<tr>
<td>6.351</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C25[0][A]</td>
<td>dvr/n105_s/CIN</td>
</tr>
<tr>
<td>6.408</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td style=" background: #97FFFF;">dvr/n105_s/COUT</td>
</tr>
<tr>
<td>6.408</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C25[0][B]</td>
<td>dvr/n104_s/CIN</td>
</tr>
<tr>
<td>6.971</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td style=" background: #97FFFF;">dvr/n104_s/SUM</td>
</tr>
<tr>
<td>6.971</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td style=" font-weight:bold;">dvr/rom_addr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.333</td>
<td>208.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>212.701</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>212.945</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td>dvr/rom_addr_7_s0/CLK</td>
</tr>
<tr>
<td>212.545</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C25[0][B]</td>
<td>dvr/rom_addr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.893, 80.228%; route: 0.008, 0.347%; tC2Q: 0.458, 19.425%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>205.631</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>212.545</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/rom_addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/rom_addr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.611</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td>dvr/rom_addr_1_s0/CLK</td>
</tr>
<tr>
<td>5.070</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C24[0][B]</td>
<td style=" font-weight:bold;">dvr/rom_addr_1_s0/Q</td>
</tr>
<tr>
<td>5.078</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C24[0][B]</td>
<td>dvr/n110_s/I0</td>
</tr>
<tr>
<td>6.123</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td style=" background: #97FFFF;">dvr/n110_s/COUT</td>
</tr>
<tr>
<td>6.123</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C24[1][A]</td>
<td>dvr/n109_s/CIN</td>
</tr>
<tr>
<td>6.180</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td style=" background: #97FFFF;">dvr/n109_s/COUT</td>
</tr>
<tr>
<td>6.180</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C24[1][B]</td>
<td>dvr/n108_s/CIN</td>
</tr>
<tr>
<td>6.237</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C24[1][B]</td>
<td style=" background: #97FFFF;">dvr/n108_s/COUT</td>
</tr>
<tr>
<td>6.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C24[2][A]</td>
<td>dvr/n107_s/CIN</td>
</tr>
<tr>
<td>6.294</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td style=" background: #97FFFF;">dvr/n107_s/COUT</td>
</tr>
<tr>
<td>6.294</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C24[2][B]</td>
<td>dvr/n106_s/CIN</td>
</tr>
<tr>
<td>6.351</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td style=" background: #97FFFF;">dvr/n106_s/COUT</td>
</tr>
<tr>
<td>6.351</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C25[0][A]</td>
<td>dvr/n105_s/CIN</td>
</tr>
<tr>
<td>6.914</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td style=" background: #97FFFF;">dvr/n105_s/SUM</td>
</tr>
<tr>
<td>6.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td style=" font-weight:bold;">dvr/rom_addr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.333</td>
<td>208.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>212.701</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>212.945</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>dvr/rom_addr_6_s0/CLK</td>
</tr>
<tr>
<td>212.545</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>dvr/rom_addr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.836, 79.738%; route: 0.008, 0.356%; tC2Q: 0.458, 19.906%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>205.680</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.865</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>212.545</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/bit_count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/bit_count_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.611</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td>dvr/bit_count_1_s0/CLK</td>
</tr>
<tr>
<td>5.070</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R15C31[0][B]</td>
<td style=" font-weight:bold;">dvr/bit_count_1_s0/Q</td>
</tr>
<tr>
<td>5.086</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C31[0][B]</td>
<td>dvr/n27_s/I0</td>
</tr>
<tr>
<td>6.131</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td style=" background: #97FFFF;">dvr/n27_s/COUT</td>
</tr>
<tr>
<td>6.131</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C31[1][A]</td>
<td>dvr/n26_s/CIN</td>
</tr>
<tr>
<td>6.188</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C31[1][A]</td>
<td style=" background: #97FFFF;">dvr/n26_s/COUT</td>
</tr>
<tr>
<td>6.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C31[1][B]</td>
<td>dvr/n25_s/CIN</td>
</tr>
<tr>
<td>6.245</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C31[1][B]</td>
<td style=" background: #97FFFF;">dvr/n25_s/COUT</td>
</tr>
<tr>
<td>6.245</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C31[2][A]</td>
<td>dvr/n24_s/CIN</td>
</tr>
<tr>
<td>6.302</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C31[2][A]</td>
<td style=" background: #97FFFF;">dvr/n24_s/COUT</td>
</tr>
<tr>
<td>6.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C31[2][B]</td>
<td>dvr/n23_s/CIN</td>
</tr>
<tr>
<td>6.865</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C31[2][B]</td>
<td style=" background: #97FFFF;">dvr/n23_s/SUM</td>
</tr>
<tr>
<td>6.865</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[2][B]</td>
<td style=" font-weight:bold;">dvr/bit_count_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.333</td>
<td>208.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>212.701</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>212.945</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[2][B]</td>
<td>dvr/bit_count_5_s0/CLK</td>
</tr>
<tr>
<td>212.545</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C31[2][B]</td>
<td>dvr/bit_count_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.779, 78.936%; route: 0.016, 0.727%; tC2Q: 0.458, 20.337%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>205.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.857</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>212.545</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/rom_addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/rom_addr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.611</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td>dvr/rom_addr_1_s0/CLK</td>
</tr>
<tr>
<td>5.070</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C24[0][B]</td>
<td style=" font-weight:bold;">dvr/rom_addr_1_s0/Q</td>
</tr>
<tr>
<td>5.078</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C24[0][B]</td>
<td>dvr/n110_s/I0</td>
</tr>
<tr>
<td>6.123</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td style=" background: #97FFFF;">dvr/n110_s/COUT</td>
</tr>
<tr>
<td>6.123</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C24[1][A]</td>
<td>dvr/n109_s/CIN</td>
</tr>
<tr>
<td>6.180</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td style=" background: #97FFFF;">dvr/n109_s/COUT</td>
</tr>
<tr>
<td>6.180</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C24[1][B]</td>
<td>dvr/n108_s/CIN</td>
</tr>
<tr>
<td>6.237</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C24[1][B]</td>
<td style=" background: #97FFFF;">dvr/n108_s/COUT</td>
</tr>
<tr>
<td>6.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C24[2][A]</td>
<td>dvr/n107_s/CIN</td>
</tr>
<tr>
<td>6.294</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td style=" background: #97FFFF;">dvr/n107_s/COUT</td>
</tr>
<tr>
<td>6.294</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C24[2][B]</td>
<td>dvr/n106_s/CIN</td>
</tr>
<tr>
<td>6.857</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td style=" background: #97FFFF;">dvr/n106_s/SUM</td>
</tr>
<tr>
<td>6.857</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td style=" font-weight:bold;">dvr/rom_addr_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.333</td>
<td>208.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>212.701</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>212.945</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>dvr/rom_addr_5_s0/CLK</td>
</tr>
<tr>
<td>212.545</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>dvr/rom_addr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.779, 79.224%; route: 0.008, 0.365%; tC2Q: 0.458, 20.411%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>109.437</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>108.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/ws_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/ws_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>104.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>108.534</td>
<td>4.367</td>
<td>tCL</td>
<td>FF</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>108.729</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>dvr/ws_s2/CLK</td>
</tr>
<tr>
<td>109.063</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R15C29[0][A]</td>
<td style=" font-weight:bold;">dvr/ws_s2/Q</td>
</tr>
<tr>
<td>109.065</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>dvr/n51_s3/I3</td>
</tr>
<tr>
<td>109.437</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" background: #97FFFF;">dvr/n51_s3/F</td>
</tr>
<tr>
<td>109.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" font-weight:bold;">dvr/ws_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>104.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>108.534</td>
<td>4.367</td>
<td>tCL</td>
<td>FF</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>108.729</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>dvr/ws_s2/CLK</td>
</tr>
<tr>
<td>108.729</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>dvr/ws_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/mute_state_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/mute_state_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>dvr/mute_state_s2/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C23[0][A]</td>
<td style=" font-weight:bold;">dvr/mute_state_s2/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>dvr/n13_s3/I2</td>
</tr>
<tr>
<td>4.019</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" background: #97FFFF;">dvr/n13_s3/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" font-weight:bold;">dvr/mute_state_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>dvr/mute_state_s2/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>dvr/mute_state_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.261</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.552</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/rom_addr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/rom_addr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.552</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>dvr/rom_addr_0_s0/CLK</td>
</tr>
<tr>
<td>4.885</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C23[1][A]</td>
<td style=" font-weight:bold;">dvr/rom_addr_0_s0/Q</td>
</tr>
<tr>
<td>4.889</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>dvr/n111_s2/I0</td>
</tr>
<tr>
<td>5.261</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td style=" background: #97FFFF;">dvr/n111_s2/F</td>
</tr>
<tr>
<td>5.261</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td style=" font-weight:bold;">dvr/rom_addr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.552</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>dvr/rom_addr_0_s0/CLK</td>
</tr>
<tr>
<td>4.552</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>dvr/rom_addr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.262</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.552</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/bit_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/bit_count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.552</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>dvr/bit_count_0_s0/CLK</td>
</tr>
<tr>
<td>4.885</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R15C30[0][A]</td>
<td style=" font-weight:bold;">dvr/bit_count_0_s0/Q</td>
</tr>
<tr>
<td>4.890</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>dvr/n28_s2/I0</td>
</tr>
<tr>
<td>5.262</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td style=" background: #97FFFF;">dvr/n28_s2/F</td>
</tr>
<tr>
<td>5.262</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td style=" font-weight:bold;">dvr/bit_count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.552</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>dvr/bit_count_0_s0/CLK</td>
</tr>
<tr>
<td>4.552</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>dvr/bit_count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.282</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.552</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/rom_addr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/rom_addr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.552</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>dvr/rom_addr_6_s0/CLK</td>
</tr>
<tr>
<td>4.885</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C25[0][A]</td>
<td style=" font-weight:bold;">dvr/rom_addr_6_s0/Q</td>
</tr>
<tr>
<td>4.888</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C25[0][A]</td>
<td>dvr/n105_s/I1</td>
</tr>
<tr>
<td>5.282</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td style=" background: #97FFFF;">dvr/n105_s/SUM</td>
</tr>
<tr>
<td>5.282</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td style=" font-weight:bold;">dvr/rom_addr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.552</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>dvr/rom_addr_6_s0/CLK</td>
</tr>
<tr>
<td>4.552</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>dvr/rom_addr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.283</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.552</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/rom_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/rom_addr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.552</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>dvr/rom_addr_2_s0/CLK</td>
</tr>
<tr>
<td>4.885</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C24[1][A]</td>
<td style=" font-weight:bold;">dvr/rom_addr_2_s0/Q</td>
</tr>
<tr>
<td>4.889</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C24[1][A]</td>
<td>dvr/n109_s/I1</td>
</tr>
<tr>
<td>5.283</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td style=" background: #97FFFF;">dvr/n109_s/SUM</td>
</tr>
<tr>
<td>5.283</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td style=" font-weight:bold;">dvr/rom_addr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.552</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>dvr/rom_addr_2_s0/CLK</td>
</tr>
<tr>
<td>4.552</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>dvr/rom_addr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.908%; route: 0.004, 0.485%; tC2Q: 0.333, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.732</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.552</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/bit_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/bit_count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.552</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[1][A]</td>
<td>dvr/bit_count_2_s0/CLK</td>
</tr>
<tr>
<td>4.885</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R15C31[1][A]</td>
<td style=" font-weight:bold;">dvr/bit_count_2_s0/Q</td>
</tr>
<tr>
<td>4.890</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C31[1][A]</td>
<td>dvr/n26_s/I1</td>
</tr>
<tr>
<td>5.284</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C31[1][A]</td>
<td style=" background: #97FFFF;">dvr/n26_s/SUM</td>
</tr>
<tr>
<td>5.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[1][A]</td>
<td style=" font-weight:bold;">dvr/bit_count_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.552</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[1][A]</td>
<td>dvr/bit_count_2_s0/CLK</td>
</tr>
<tr>
<td>4.552</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C31[1][A]</td>
<td>dvr/bit_count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.821%; route: 0.005, 0.645%; tC2Q: 0.333, 45.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.405</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.552</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/rom_addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/rom_addr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.552</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td>dvr/rom_addr_1_s0/CLK</td>
</tr>
<tr>
<td>4.885</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C24[0][B]</td>
<td style=" font-weight:bold;">dvr/rom_addr_1_s0/Q</td>
</tr>
<tr>
<td>4.888</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C24[0][B]</td>
<td>dvr/n110_s/I0</td>
</tr>
<tr>
<td>5.405</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td style=" background: #97FFFF;">dvr/n110_s/SUM</td>
</tr>
<tr>
<td>5.405</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td style=" font-weight:bold;">dvr/rom_addr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.552</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td>dvr/rom_addr_1_s0/CLK</td>
</tr>
<tr>
<td>4.552</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C24[0][B]</td>
<td>dvr/rom_addr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.631%; route: 0.002, 0.277%; tC2Q: 0.333, 39.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.855</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.407</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.552</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/bit_count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/bit_count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.552</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td>dvr/bit_count_1_s0/CLK</td>
</tr>
<tr>
<td>4.885</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R15C31[0][B]</td>
<td style=" font-weight:bold;">dvr/bit_count_1_s0/Q</td>
</tr>
<tr>
<td>4.890</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C31[0][B]</td>
<td>dvr/n27_s/I0</td>
</tr>
<tr>
<td>5.407</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td style=" background: #97FFFF;">dvr/n27_s/SUM</td>
</tr>
<tr>
<td>5.407</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td style=" font-weight:bold;">dvr/bit_count_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.552</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td>dvr/bit_count_1_s0/CLK</td>
</tr>
<tr>
<td>4.552</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C31[0][B]</td>
<td>dvr/bit_count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.464%; route: 0.005, 0.552%; tC2Q: 0.333, 38.984%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.962</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.514</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.552</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/rom_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/rom_addr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.552</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>dvr/rom_addr_5_s0/CLK</td>
</tr>
<tr>
<td>4.885</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C24[2][B]</td>
<td style=" font-weight:bold;">dvr/rom_addr_5_s0/Q</td>
</tr>
<tr>
<td>5.120</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C24[2][B]</td>
<td>dvr/n106_s/I1</td>
</tr>
<tr>
<td>5.514</td>
<td>0.394</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td style=" background: #97FFFF;">dvr/n106_s/SUM</td>
</tr>
<tr>
<td>5.514</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td style=" font-weight:bold;">dvr/rom_addr_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.552</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>dvr/rom_addr_5_s0/CLK</td>
</tr>
<tr>
<td>4.552</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>dvr/rom_addr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.964%; route: 0.234, 24.379%; tC2Q: 0.333, 34.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.965</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.517</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.552</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/rom_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/rom_addr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.552</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][B]</td>
<td>dvr/rom_addr_3_s0/CLK</td>
</tr>
<tr>
<td>4.885</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C24[1][B]</td>
<td style=" font-weight:bold;">dvr/rom_addr_3_s0/Q</td>
</tr>
<tr>
<td>5.123</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C24[1][B]</td>
<td>dvr/n108_s/I1</td>
</tr>
<tr>
<td>5.517</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C24[1][B]</td>
<td style=" background: #97FFFF;">dvr/n108_s/SUM</td>
</tr>
<tr>
<td>5.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[1][B]</td>
<td style=" font-weight:bold;">dvr/rom_addr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.552</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][B]</td>
<td>dvr/rom_addr_3_s0/CLK</td>
</tr>
<tr>
<td>4.552</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C24[1][B]</td>
<td>dvr/rom_addr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.833%; route: 0.238, 24.621%; tC2Q: 0.333, 34.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.965</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.517</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.552</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/rom_addr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/rom_addr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.552</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>dvr/rom_addr_4_s0/CLK</td>
</tr>
<tr>
<td>4.885</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C24[2][A]</td>
<td style=" font-weight:bold;">dvr/rom_addr_4_s0/Q</td>
</tr>
<tr>
<td>5.123</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C24[2][A]</td>
<td>dvr/n107_s/I1</td>
</tr>
<tr>
<td>5.517</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td style=" background: #97FFFF;">dvr/n107_s/SUM</td>
</tr>
<tr>
<td>5.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td style=" font-weight:bold;">dvr/rom_addr_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.552</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>dvr/rom_addr_4_s0/CLK</td>
</tr>
<tr>
<td>4.552</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>dvr/rom_addr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.833%; route: 0.238, 24.621%; tC2Q: 0.333, 34.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.965</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.517</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.552</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/rom_addr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/rom_addr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.552</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td>dvr/rom_addr_7_s0/CLK</td>
</tr>
<tr>
<td>4.885</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C25[0][B]</td>
<td style=" font-weight:bold;">dvr/rom_addr_7_s0/Q</td>
</tr>
<tr>
<td>5.123</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C25[0][B]</td>
<td>dvr/n104_s/I1</td>
</tr>
<tr>
<td>5.517</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td style=" background: #97FFFF;">dvr/n104_s/SUM</td>
</tr>
<tr>
<td>5.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td style=" font-weight:bold;">dvr/rom_addr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.552</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td>dvr/rom_addr_7_s0/CLK</td>
</tr>
<tr>
<td>4.552</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C25[0][B]</td>
<td>dvr/rom_addr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.833%; route: 0.238, 24.621%; tC2Q: 0.333, 34.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.965</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.517</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.552</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/bit_count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/bit_count_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.552</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[2][B]</td>
<td>dvr/bit_count_5_s0/CLK</td>
</tr>
<tr>
<td>4.885</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R15C31[2][B]</td>
<td style=" font-weight:bold;">dvr/bit_count_5_s0/Q</td>
</tr>
<tr>
<td>5.123</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C31[2][B]</td>
<td>dvr/n23_s/I1</td>
</tr>
<tr>
<td>5.517</td>
<td>0.394</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C31[2][B]</td>
<td style=" background: #97FFFF;">dvr/n23_s/SUM</td>
</tr>
<tr>
<td>5.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[2][B]</td>
<td style=" font-weight:bold;">dvr/bit_count_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.552</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[2][B]</td>
<td>dvr/bit_count_5_s0/CLK</td>
</tr>
<tr>
<td>4.552</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C31[2][B]</td>
<td>dvr/bit_count_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.827%; route: 0.238, 24.632%; tC2Q: 0.333, 34.541%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.966</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.552</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/bit_count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/bit_count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.552</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[1][B]</td>
<td>dvr/bit_count_3_s0/CLK</td>
</tr>
<tr>
<td>4.885</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R15C31[1][B]</td>
<td style=" font-weight:bold;">dvr/bit_count_3_s0/Q</td>
</tr>
<tr>
<td>5.124</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C31[1][B]</td>
<td>dvr/n25_s/I1</td>
</tr>
<tr>
<td>5.518</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C31[1][B]</td>
<td style=" background: #97FFFF;">dvr/n25_s/SUM</td>
</tr>
<tr>
<td>5.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[1][B]</td>
<td style=" font-weight:bold;">dvr/bit_count_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.552</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[1][B]</td>
<td>dvr/bit_count_3_s0/CLK</td>
</tr>
<tr>
<td>4.552</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C31[1][B]</td>
<td>dvr/bit_count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.783%; route: 0.239, 24.713%; tC2Q: 0.333, 34.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.973</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.552</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/bit_count_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/bit_count_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.552</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[2][A]</td>
<td>dvr/bit_count_4_s0/CLK</td>
</tr>
<tr>
<td>4.885</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R15C31[2][A]</td>
<td style=" font-weight:bold;">dvr/bit_count_4_s0/Q</td>
</tr>
<tr>
<td>5.131</td>
<td>0.246</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C31[2][A]</td>
<td>dvr/n24_s/I1</td>
</tr>
<tr>
<td>5.525</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C31[2][A]</td>
<td style=" background: #97FFFF;">dvr/n24_s/SUM</td>
</tr>
<tr>
<td>5.525</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[2][A]</td>
<td style=" font-weight:bold;">dvr/bit_count_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.552</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[2][A]</td>
<td>dvr/bit_count_4_s0/CLK</td>
</tr>
<tr>
<td>4.552</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C31[2][A]</td>
<td>dvr/bit_count_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.473%; route: 0.246, 25.285%; tC2Q: 0.333, 34.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.720</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/rom_addr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/sine_rom_sine_rom_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.552</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>dvr/rom_addr_4_s0/CLK</td>
</tr>
<tr>
<td>4.885</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C24[2][A]</td>
<td style=" font-weight:bold;">dvr/rom_addr_4_s0/Q</td>
</tr>
<tr>
<td>5.720</td>
<td>0.835</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">dvr/sine_rom_sine_rom_0_0_s/AD[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.552</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>dvr/sine_rom_sine_rom_0_0_s/CLK</td>
</tr>
<tr>
<td>4.706</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>dvr/sine_rom_sine_rom_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.835, 71.459%; tC2Q: 0.333, 28.541%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.038</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/rom_addr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/sine_rom_sine_rom_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.552</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>dvr/rom_addr_0_s0/CLK</td>
</tr>
<tr>
<td>4.885</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C23[1][A]</td>
<td style=" font-weight:bold;">dvr/rom_addr_0_s0/Q</td>
</tr>
<tr>
<td>5.744</td>
<td>0.858</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">dvr/sine_rom_sine_rom_0_0_s/AD[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.552</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>dvr/sine_rom_sine_rom_0_0_s/CLK</td>
</tr>
<tr>
<td>4.706</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>dvr/sine_rom_sine_rom_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.858, 72.029%; tC2Q: 0.333, 27.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.253</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.958</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/rom_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/sine_rom_sine_rom_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.552</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>dvr/rom_addr_5_s0/CLK</td>
</tr>
<tr>
<td>4.885</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C24[2][B]</td>
<td style=" font-weight:bold;">dvr/rom_addr_5_s0/Q</td>
</tr>
<tr>
<td>5.958</td>
<td>1.073</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">dvr/sine_rom_sine_rom_0_0_s/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.552</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>dvr/sine_rom_sine_rom_0_0_s/CLK</td>
</tr>
<tr>
<td>4.706</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>dvr/sine_rom_sine_rom_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.073, 76.301%; tC2Q: 0.333, 23.699%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.253</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.958</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/rom_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/sine_rom_sine_rom_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.552</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][B]</td>
<td>dvr/rom_addr_3_s0/CLK</td>
</tr>
<tr>
<td>4.885</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C24[1][B]</td>
<td style=" font-weight:bold;">dvr/rom_addr_3_s0/Q</td>
</tr>
<tr>
<td>5.958</td>
<td>1.073</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">dvr/sine_rom_sine_rom_0_0_s/AD[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.552</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>dvr/sine_rom_sine_rom_0_0_s/CLK</td>
</tr>
<tr>
<td>4.706</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>dvr/sine_rom_sine_rom_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.073, 76.301%; tC2Q: 0.333, 23.699%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.257</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/rom_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/sine_rom_sine_rom_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.552</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>dvr/rom_addr_2_s0/CLK</td>
</tr>
<tr>
<td>4.885</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C24[1][A]</td>
<td style=" font-weight:bold;">dvr/rom_addr_2_s0/Q</td>
</tr>
<tr>
<td>5.963</td>
<td>1.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">dvr/sine_rom_sine_rom_0_0_s/AD[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.552</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>dvr/sine_rom_sine_rom_0_0_s/CLK</td>
</tr>
<tr>
<td>4.706</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>dvr/sine_rom_sine_rom_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.078, 76.375%; tC2Q: 0.333, 23.625%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.260</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/rom_addr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/sine_rom_sine_rom_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.552</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td>dvr/rom_addr_7_s0/CLK</td>
</tr>
<tr>
<td>4.885</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C25[0][B]</td>
<td style=" font-weight:bold;">dvr/rom_addr_7_s0/Q</td>
</tr>
<tr>
<td>5.965</td>
<td>1.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">dvr/sine_rom_sine_rom_0_0_s/AD[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.552</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>dvr/sine_rom_sine_rom_0_0_s/CLK</td>
</tr>
<tr>
<td>4.706</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>dvr/sine_rom_sine_rom_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.080, 76.418%; tC2Q: 0.333, 23.582%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.269</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.580</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/btn1_sync_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/btn1_prev_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>dvr/btn1_sync_1_s1/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">dvr/btn1_sync_1_s1/Q</td>
</tr>
<tr>
<td>4.580</td>
<td>0.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td style=" font-weight:bold;">dvr/btn1_prev_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td>dvr/btn1_prev_s1/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C23[2][A]</td>
<td>dvr/btn1_prev_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.936, 73.731%; tC2Q: 0.333, 26.269%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.300</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.006</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/rom_addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/sine_rom_sine_rom_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.552</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td>dvr/rom_addr_1_s0/CLK</td>
</tr>
<tr>
<td>4.885</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C24[0][B]</td>
<td style=" font-weight:bold;">dvr/rom_addr_1_s0/Q</td>
</tr>
<tr>
<td>6.006</td>
<td>1.121</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">dvr/sine_rom_sine_rom_0_0_s/AD[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.552</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>dvr/sine_rom_sine_rom_0_0_s/CLK</td>
</tr>
<tr>
<td>4.706</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>dvr/sine_rom_sine_rom_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.121, 77.079%; tC2Q: 0.333, 22.921%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/rom_addr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/sine_rom_sine_rom_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.552</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>dvr/rom_addr_6_s0/CLK</td>
</tr>
<tr>
<td>4.885</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C25[0][A]</td>
<td style=" font-weight:bold;">dvr/rom_addr_6_s0/Q</td>
</tr>
<tr>
<td>6.025</td>
<td>1.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">dvr/sine_rom_sine_rom_0_0_s/AD[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.552</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>dvr/sine_rom_sine_rom_0_0_s/CLK</td>
</tr>
<tr>
<td>4.706</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>dvr/sine_rom_sine_rom_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.140, 77.376%; tC2Q: 0.333, 22.624%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.130</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.380</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dvr/btn1_sync_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>dvr/btn1_sync_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.659</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.854</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>dvr/btn1_sync_0_s1/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.130</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.380</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dvr/btn1_prev_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>dvr/btn1_prev_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.659</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.854</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>dvr/btn1_prev_s1/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.130</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.380</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dvr/mute_state_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>dvr/mute_state_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.659</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.854</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>dvr/mute_state_s2/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.130</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.380</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dvr/btn1_sync_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>dvr/btn1_sync_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.659</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.854</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>dvr/btn1_sync_1_s1/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.701</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.951</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dvr/btn1_sync_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.134</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.397</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>dvr/btn1_sync_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>40.163</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.348</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>dvr/btn1_sync_1_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.701</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.951</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dvr/btn1_sync_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.134</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.397</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>dvr/btn1_sync_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>40.163</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.348</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>dvr/btn1_sync_0_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.701</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.951</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dvr/btn1_prev_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.134</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.397</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>dvr/btn1_prev_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>40.163</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.348</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>dvr/btn1_prev_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.701</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.951</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dvr/mute_state_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.134</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.397</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>dvr/mute_state_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>40.163</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.348</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>dvr/mute_state_s2/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>102.839</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>104.089</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dvr/rom_addr_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>108.534</td>
<td>4.367</td>
<td>tCL</td>
<td>FF</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>108.797</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>dvr/rom_addr_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>208.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>212.701</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>212.885</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>dvr/rom_addr_3_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>102.839</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>104.089</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dvr/bit_count_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>108.534</td>
<td>4.367</td>
<td>tCL</td>
<td>FF</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>108.797</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>dvr/bit_count_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>208.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>212.701</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>212.885</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>dvr/bit_count_3_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>20</td>
<td>bit_count[0]</td>
<td>89.447</td>
<td>2.380</td>
</tr>
<tr>
<td>18</td>
<td>bck_d</td>
<td>89.447</td>
<td>0.661</td>
</tr>
<tr>
<td>11</td>
<td>bit_count[4]</td>
<td>96.952</td>
<td>0.851</td>
</tr>
<tr>
<td>10</td>
<td>bit_count[3]</td>
<td>96.514</td>
<td>0.857</td>
</tr>
<tr>
<td>9</td>
<td>n54_3</td>
<td>203.165</td>
<td>2.136</td>
</tr>
<tr>
<td>7</td>
<td>bit_count[1]</td>
<td>90.673</td>
<td>1.305</td>
</tr>
<tr>
<td>7</td>
<td>bit_count[5]</td>
<td>97.164</td>
<td>0.852</td>
</tr>
<tr>
<td>6</td>
<td>n239_11</td>
<td>89.649</td>
<td>1.506</td>
</tr>
<tr>
<td>6</td>
<td>n21_6</td>
<td>204.695</td>
<td>0.499</td>
</tr>
<tr>
<td>6</td>
<td>bit_count[2]</td>
<td>91.024</td>
<td>1.150</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R15C31</td>
<td>66.67%</td>
</tr>
<tr>
<td>R15C24</td>
<td>56.94%</td>
</tr>
<tr>
<td>R15C23</td>
<td>44.44%</td>
</tr>
<tr>
<td>R15C29</td>
<td>41.67%</td>
</tr>
<tr>
<td>R15C25</td>
<td>41.67%</td>
</tr>
<tr>
<td>R15C30</td>
<td>33.33%</td>
</tr>
<tr>
<td>R10C20</td>
<td>27.78%</td>
</tr>
<tr>
<td>R15C17</td>
<td>25.00%</td>
</tr>
<tr>
<td>R10C21</td>
<td>20.83%</td>
</tr>
<tr>
<td>R11C20</td>
<td>16.67%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
