Release 12.1 - xst M.53d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.91 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.91 secs
 
--> Reading design: Testing_2.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Testing_2.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Testing_2"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : Testing_2
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : auto
Reduce Control Sets                : auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Library Search Order               : Testing_2.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing Verilog file "E:\CEME\7th Semester\Digital System Design\Project\DSD_Project\Testing_2.v" into library work
Parsing module <Testing_2>.
Parsing module <LookAHeadAdder>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Testing_2>.

Elaborating module <LookAHeadAdder>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Testing_2>.
    Related source file is "e:/ceme/7th semester/digital system design/project/dsd_project/testing_2.v".
    Found 1x1-bit multiplier for signal <n0088> created at line 70.
    Found 1x1-bit multiplier for signal <n0089> created at line 71.
    Found 1x1-bit multiplier for signal <n0090> created at line 72.
    Found 1x1-bit multiplier for signal <n0091> created at line 73.
    Found 1x1-bit multiplier for signal <n0092> created at line 74.
    Found 1x1-bit multiplier for signal <n0093> created at line 75.
    Found 1x1-bit multiplier for signal <n0094> created at line 76.
    Found 1x1-bit multiplier for signal <n0095> created at line 77.
    Found 1x1-bit multiplier for signal <n0096> created at line 78.
    Found 1x1-bit multiplier for signal <n0097> created at line 79.
    Found 1x1-bit multiplier for signal <n0098> created at line 80.
    Found 1x1-bit multiplier for signal <n0099> created at line 81.
    Found 1x1-bit multiplier for signal <n0100> created at line 82.
    Found 1x1-bit multiplier for signal <n0101> created at line 83.
    Found 1x1-bit multiplier for signal <n0102> created at line 84.
    Found 1x1-bit multiplier for signal <n0103> created at line 85.
    Found 1x1-bit multiplier for signal <n0104> created at line 86.
    Found 1x1-bit multiplier for signal <n0105> created at line 87.
    Found 1x1-bit multiplier for signal <n0106> created at line 88.
    Found 1x1-bit multiplier for signal <n0107> created at line 89.
    Found 1x1-bit multiplier for signal <n0108> created at line 90.
    Found 1x1-bit multiplier for signal <n0109> created at line 91.
    Found 1x1-bit multiplier for signal <n0110> created at line 92.
    Found 1x1-bit multiplier for signal <n0111> created at line 93.
    Found 1x1-bit multiplier for signal <n0112> created at line 94.
    Found 1x1-bit multiplier for signal <n0113> created at line 95.
    Found 1x1-bit multiplier for signal <n0114> created at line 96.
    Found 1x1-bit multiplier for signal <n0115> created at line 97.
    Found 1x1-bit multiplier for signal <n0116> created at line 98.
    Found 1x1-bit multiplier for signal <n0117> created at line 99.
    Found 1x1-bit multiplier for signal <n0118> created at line 100.
    Found 1x1-bit multiplier for signal <n0119> created at line 101.
    Summary:
	inferred  32 Multiplier(s).
Unit <Testing_2> synthesized.

Synthesizing Unit <LookAHeadAdder>.
    Related source file is "e:/ceme/7th semester/digital system design/project/dsd_project/testing_2.v".
    Found 1-bit adder for signal <c1> created at line 176.
    Found 1-bit adder for signal <n0249> created at line 177.
    Found 1-bit adder for signal <c2> created at line 177.
    Found 1-bit adder for signal <n0255> created at line 178.
    Found 1-bit adder for signal <n0258> created at line 178.
    Found 1-bit adder for signal <c3> created at line 178.
    Found 1-bit adder for signal <n0264> created at line 179.
    Found 1-bit adder for signal <n0267> created at line 179.
    Found 1-bit adder for signal <n0270> created at line 179.
    Found 1-bit adder for signal <c4> created at line 179.
    Found 1-bit adder for signal <n0276> created at line 180.
    Found 1-bit adder for signal <n0279> created at line 180.
    Found 1-bit adder for signal <n0282> created at line 180.
    Found 1-bit adder for signal <n0285> created at line 180.
    Found 1-bit adder for signal <c5> created at line 180.
    Found 1-bit adder for signal <n0291> created at line 181.
    Found 1-bit adder for signal <n0294> created at line 181.
    Found 1-bit adder for signal <n0297> created at line 181.
    Found 1-bit adder for signal <n0300> created at line 181.
    Found 1-bit adder for signal <n0303> created at line 181.
    Found 1-bit adder for signal <c6> created at line 181.
    Found 1-bit adder for signal <n0309> created at line 182.
    Found 1-bit adder for signal <n0312> created at line 182.
    Found 1-bit adder for signal <n0315> created at line 182.
    Found 1-bit adder for signal <n0318> created at line 182.
    Found 1-bit adder for signal <n0321> created at line 182.
    Found 1-bit adder for signal <n0324> created at line 182.
    Found 1-bit adder for signal <c7> created at line 182.
    Found 1-bit adder for signal <n0330> created at line 183.
    Found 1-bit adder for signal <n0333> created at line 183.
    Found 1-bit adder for signal <n0336> created at line 183.
    Found 1-bit adder for signal <n0339> created at line 183.
    Found 1-bit adder for signal <n0342> created at line 183.
    Found 1-bit adder for signal <n0345> created at line 183.
    Found 1-bit adder for signal <n0348> created at line 183.
    Found 1-bit adder for signal <c8> created at line 183.
    Found 1-bit adder for signal <n0354> created at line 186.
    Found 1-bit adder for signal <sum<0>> created at line 186.
    Found 1-bit adder for signal <n0360> created at line 187.
    Found 1-bit adder for signal <sum<1>> created at line 187.
    Found 1-bit adder for signal <n0366> created at line 188.
    Found 1-bit adder for signal <sum<2>> created at line 188.
    Found 1-bit adder for signal <n0372> created at line 189.
    Found 1-bit adder for signal <sum<3>> created at line 189.
    Found 1-bit adder for signal <n0378> created at line 190.
    Found 1-bit adder for signal <sum<4>> created at line 190.
    Found 1-bit adder for signal <n0384> created at line 191.
    Found 1-bit adder for signal <sum<5>> created at line 191.
    Found 1-bit adder for signal <n0390> created at line 192.
    Found 1-bit adder for signal <sum<6>> created at line 192.
    Found 1-bit adder for signal <n0396> created at line 193.
    Found 1-bit adder for signal <sum<7>> created at line 193.
    Found 1x1-bit multiplier for signal <n0132> created at line 176.
    Found 1x1-bit multiplier for signal <n0133> created at line 177.
    Found 1x1-bit multiplier for signal <n0135> created at line 177.
    Found 1x1-bit multiplier for signal <n0136> created at line 177.
    Found 1x1-bit multiplier for signal <n0137> created at line 178.
    Found 1x1-bit multiplier for signal <n0139> created at line 178.
    Found 1x1-bit multiplier for signal <n0140> created at line 178.
    Found 1x1-bit multiplier for signal <n0142> created at line 178.
    Found 1x1-bit multiplier for signal <n0143> created at line 178.
    Found 1x1-bit multiplier for signal <n0144> created at line 179.
    Found 1x1-bit multiplier for signal <n0146> created at line 179.
    Found 1x1-bit multiplier for signal <n0147> created at line 179.
    Found 1x1-bit multiplier for signal <n0149> created at line 179.
    Found 1x1-bit multiplier for signal <n0150> created at line 179.
    Found 1x1-bit multiplier for signal <n0152> created at line 179.
    Found 1x1-bit multiplier for signal <n0153> created at line 179.
    Found 1x1-bit multiplier for signal <n0154> created at line 180.
    Found 1x1-bit multiplier for signal <n0156> created at line 180.
    Found 1x1-bit multiplier for signal <n0157> created at line 180.
    Found 1x1-bit multiplier for signal <n0159> created at line 180.
    Found 1x1-bit multiplier for signal <n0160> created at line 180.
    Found 1x1-bit multiplier for signal <n0162> created at line 180.
    Found 1x1-bit multiplier for signal <n0163> created at line 180.
    Found 1x1-bit multiplier for signal <n0165> created at line 180.
    Found 1x1-bit multiplier for signal <n0166> created at line 180.
    Found 1x1-bit multiplier for signal <n0167> created at line 181.
    Found 1x1-bit multiplier for signal <n0169> created at line 181.
    Found 1x1-bit multiplier for signal <n0170> created at line 181.
    Found 1x1-bit multiplier for signal <n0172> created at line 181.
    Found 1x1-bit multiplier for signal <n0173> created at line 181.
    Found 1x1-bit multiplier for signal <n0175> created at line 181.
    Found 1x1-bit multiplier for signal <n0176> created at line 181.
    Found 1x1-bit multiplier for signal <n0178> created at line 181.
    Found 1x1-bit multiplier for signal <n0179> created at line 181.
    Found 1x1-bit multiplier for signal <n0181> created at line 181.
    Found 1x1-bit multiplier for signal <n0182> created at line 181.
    Found 1x1-bit multiplier for signal <n0183> created at line 182.
    Found 1x1-bit multiplier for signal <n0185> created at line 182.
    Found 1x1-bit multiplier for signal <n0186> created at line 182.
    Found 1x1-bit multiplier for signal <n0188> created at line 182.
    Found 1x1-bit multiplier for signal <n0189> created at line 182.
    Found 1x1-bit multiplier for signal <n0191> created at line 182.
    Found 1x1-bit multiplier for signal <n0192> created at line 182.
    Found 1x1-bit multiplier for signal <n0194> created at line 182.
    Found 1x1-bit multiplier for signal <n0195> created at line 182.
    Found 1x1-bit multiplier for signal <n0197> created at line 182.
    Found 1x1-bit multiplier for signal <n0198> created at line 182.
    Found 1x1-bit multiplier for signal <n0200> created at line 182.
    Found 1x1-bit multiplier for signal <n0201> created at line 182.
    Found 1x1-bit multiplier for signal <n0202> created at line 183.
    Found 1x1-bit multiplier for signal <n0204> created at line 183.
    Found 1x1-bit multiplier for signal <n0205> created at line 183.
    Found 1x1-bit multiplier for signal <n0207> created at line 183.
    Found 1x1-bit multiplier for signal <n0208> created at line 183.
    Found 1x1-bit multiplier for signal <n0210> created at line 183.
    Found 1x1-bit multiplier for signal <n0211> created at line 183.
    Found 1x1-bit multiplier for signal <n0213> created at line 183.
    Found 1x1-bit multiplier for signal <n0214> created at line 183.
    Found 1x1-bit multiplier for signal <n0216> created at line 183.
    Found 1x1-bit multiplier for signal <n0217> created at line 183.
    Found 1x1-bit multiplier for signal <n0219> created at line 183.
    Found 1x1-bit multiplier for signal <n0220> created at line 183.
    Found 1x1-bit multiplier for signal <n0222> created at line 183.
    Found 1x1-bit multiplier for signal <n0223> created at line 183.
    Summary:
	inferred  64 Multiplier(s).
	inferred  52 Adder/Subtractor(s).
Unit <LookAHeadAdder> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 288
 1x1-bit multiplier                                    : 288
# Adders/Subtractors                                   : 208
 1-bit adder                                           : 208
# Xors                                                 : 32
 1-bit xor2                                            : 32

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 288
 1x1-bit multiplier                                    : 288
# Adders/Subtractors                                   : 124
 1-bit adder                                           : 40
 1-bit adder carry in                                  : 84
# Xors                                                 : 32
 1-bit xor2                                            : 32

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Testing_2> ...

Optimizing unit <LookAHeadAdder> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Testing_2, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Testing_2.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 180
#      LUT2                        : 29
#      LUT3                        : 21
#      LUT4                        : 8
#      LUT5                        : 16
#      LUT6                        : 99
#      MUXF7                       : 7
# IO Buffers                       : 98
#      IBUF                        : 65
#      OBUF                        : 33

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice LUTs:                  173  out of   9112     1%  
    Number used as Logic:               173  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    173
   Number with an unused Flip Flop:     173  out of    173   100%  
   Number with an unused LUT:             0  out of    173     0%  
   Number of fully used LUT-FF pairs:     0  out of    173     0%  
   Number of unique control sets:         0

IO Utilization: 
 Number of IOs:                          98
 Number of bonded IOBs:                  98  out of    232    42%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 20.908ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 10794 / 33
-------------------------------------------------------------------------
Delay:               20.908ns (Levels of Logic = 18)
  Source:            a<4> (PAD)
  Destination:       sum<29> (PAD)

  Data Path: a<4> to sum<29>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   1.228   1.338  a_4_IBUF (a_4_IBUF)
     LUT6:I0->O            3   0.254   0.651  LHA_1/Madd_n0279_Madd_xor<0>111 (LHA_1/N13)
     LUT3:I2->O            2   0.254   1.047  LHA_1/Madd_n0318_Madd_xor<0>111 (LHA_1/N5)
     LUT5:I0->O            1   0.254   0.580  LHA_1/Madd_c8_Madd_lut<0>_SW1 (N48)
     LUT6:I5->O            1   0.254   0.688  LHA_1/Madd_c8_Madd_lut<0>_SW2 (N78)
     LUT6:I4->O            1   0.250   1.035  LHA_1/Madd_c8_Madd_lut<0> (LHA_1/Madd_c8_Madd_lut<0>)
     LUT6:I0->O            4   0.254   0.684  LHA_1/Madd_c8_Madd_xor<0>1 (c8)
     LUT5:I4->O            8   0.254   0.803  LHA_2/Madd_c8_Madd_xor<0>151 (LHA_2/N23)
     LUT6:I5->O            1   0.254   0.580  LHA_2/Madd_c8_Madd_xor<0>1_SW0 (N84)
     LUT6:I5->O            4   0.254   0.684  LHA_2/Madd_c8_Madd_xor<0>1 (c16)
     LUT5:I4->O            8   0.254   0.803  LHA_3/Madd_c8_Madd_xor<0>151 (LHA_3/N23)
     LUT6:I5->O            1   0.254   0.580  LHA_3/Madd_c8_Madd_xor<0>1_SW0 (N82)
     LUT6:I5->O            4   0.254   0.684  LHA_3/Madd_c8_Madd_xor<0>1 (c24)
     LUT5:I4->O            8   0.254   0.803  LHA_4/Madd_c8_Madd_xor<0>151 (LHA_4/N23)
     LUT6:I5->O            1   0.254   0.580  LHA_4/Madd_sum<5>_Madd_lut<0>1_SW0 (N86)
     LUT5:I4->O            1   0.254   0.808  LHA_4/Madd_sum<5>_Madd_lut<0>1 (LHA_4/Madd_sum<5>_Madd_lut<0>)
     LUT3:I0->O            1   0.235   0.579  LHA_4/Madd_sum<5>_Madd_xor<0>11 (sum_29_OBUF)
     OBUF:I->O                 2.715          sum_29_OBUF (sum<29>)
    ----------------------------------------
    Total                     20.908ns (7.984ns logic, 12.924ns route)
                                       (38.2% logic, 61.8% route)

=========================================================================


Total REAL time to Xst completion: 19.00 secs
Total CPU time to Xst completion: 19.07 secs
 
--> 

Total memory usage is 193160 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

