ARM GAS  e:\temp\ccCoqDxN.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m0
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 4
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.syntax unified
  15              		.file	"PDSS_PORT0_SAR_CLK.c"
  16              		.text
  17              	.Ltext0:
  18              		.section	.gnu.lto_.profile.62410242,"",%progbits
  19 0000 789C6361 		.ascii	"x\234ca`d`a`\000\222r\222\000\000\277\000B"
  19      60646061 
  19      60009272 
  19      920000BF 
  19      0042
  20              		.text
  21              		.section	.gnu.lto_.icf.62410242,"",%progbits
  22 0000 789C6361 		.ascii	"x\234ca`d\000\001\005\006\004`e8\273\256\355*+\343\312"
  22      60640001 
  22      05060460 
  22      6538BBAE 
  22      ED2A2BE3 
  23 0015 E39336F1 		.ascii	"\343\2236\3610}jk\274\304\304\274\377{\337\006.\226"
  23      307D6A6B 
  23      BCC4C4BC 
  23      FF7BDF06 
  23      2E96
  24 0027 D94DF3A6 		.ascii	"\331M\363\246\3600\000\000\357}\015\366"
  24      F0300000 
  24      EF7D0DF6 
  25              		.text
  26              		.section	.gnu.lto_.jmpfuncs.62410242,"",%progbits
  27 0000 789C6361 		.ascii	"x\234ca`d\000\001q\006\004`e`dd\254\007\21231122\327"
  27      60640001 
  27      71060460 
  27      65606464 
  27      AC078A33 
  28 0019 D7333330 		.ascii	"\327330\260\000\205\001\026\322\001\263"
  28      B0008501 
  28      16D201B3 
  29              		.text
  30              		.section	.gnu.lto_.inline.62410242,"",%progbits
  31 0000 789C458B 		.ascii	"x\234E\213\261\015\2000\014\004\337\316\007B(`\003("
  31      B10D8030 
  31      0C04DFCE 
  31      07422860 
  31      0328
  32 0012 10E33013 		.ascii	"\020\3430\023#PRf\016\246`$l!\310\027\226\375\347#\004"
  32      23505266 
ARM GAS  e:\temp\ccCoqDxN.s 			page 2


  32      0EA66024 
  32      6C21C817 
  32      96FDE723 
  33 0027 9E1D3511 		.ascii	"\236\0355\021\350V\021\314\206B\272N\242)\223\202e\242"
  33      E85611CC 
  33      8642BA4E 
  33      A2299382 
  33      65A2
  34 0039 6341BB08 		.ascii	"cA\273\010\264\002\213\242\317\242\030\315\220d\203"
  34      B4028BA2 
  34      CFA218CD 
  34      906483
  35 0048 F9D85EA8 		.ascii	"\371\330^\250\367@W\223\277\005D\232j\347o\022A\255"
  35      F7405793 
  35      BF05449A 
  35      6AE76F12 
  35      41AD
  36 005a B2ED6BF0 		.ascii	"\262\355k\360\000t\\\014$"
  36      00745C0C 
  36      24
  37              		.text
  38              		.section	.gnu.lto_.pureconst.62410242,"",%progbits
  39 0000 789C6361 		.ascii	"x\234ca`d\340f```e\220b\224b\222b\226ba\000\000\003"
  39      6064E066 
  39      60606065 
  39      90629462 
  39      92629662 
  40 0018 E40088   		.ascii	"\344\000\210"
  41              		.text
  42              		.section	.gnu.lto_PDSS_PORT0_SAR_CLK_StartEx.62410242,"",%progbits
  43 0000 789C5551 		.ascii	"x\234UQMh\023Q\020\236\357\275\335\315j\332\336\205"
  43      4D681351 
  43      109EEFBD 
  43      DDCD6ADA 
  43      DE85
  44 0012 1E7A2B05 		.ascii	"\036z+\005Q\017\236\274\225\024\025\024\014Y\217\205"
  44      510F9EBC 
  44      95141514 
  44      0C598F85 
  45 0022 50EA22D5 		.ascii	"P\352\"\325\322BQ\257\276dw\033\024\017\005\261\207"
  45      D24251AF 
  45      BE64771B 
  45      140F05B1 
  45      87
  46 0033 A2040569 		.ascii	"\242\004\005i\253\266\351\352I\274\304\210\010\202\221"
  46      ABB6E9EA 
  46      49BCC488 
  46      088291
  47 0042 5E2CDEFC 		.ascii	"^,\336\374\301=\210\207DS\021\305\306\231l\017v`g\336"
  47      C13D8887 
  47      445311C5 
  47      C6996C0F 
  47      766067DE 
  48 0056 0CDFCC7C 		.ascii	"\014\337\314|\337\254E \261\001Et\214\343q\376\340\020"
  48      DFAC4520 
  48      B1014574 
  48      8CE371FE 
ARM GAS  e:\temp\ccCoqDxN.s 			page 3


  48      E010
  49 0068 D44293A8 		.ascii	"\324B\223\250\344*\350\364\241\225}\343\025\221\331"
  49      E42AE8F4 
  49      A1957DE3 
  49      1591D9
  50 0077 6F851932 		.ascii	"o\205\0312}vZ\037\265\000\211\306\005]U\332\266\300"
  50      7D765A1F 
  50      B50089C6 
  50      055D55DA 
  50      B6C0
  51 0089 9E52DB56 		.ascii	"\236R\333V\177\025\032\225\344\251\032Y6l\037\276\334"
  51      7F151A95 
  51      E4A91A59 
  51      366C1FBE 
  51      DC
  52 009a D466A58E 		.ascii	"\324f\245\216\210\001]\225b\260\214\021Fm\206\033\267"
  52      88015D95 
  52      62B08C11 
  52      466D861B 
  52      B7
  53 00ab 7547451A 		.ascii	"uGE\032\2608m\277Y\372< \251\302\020\247\327^\374|n"
  53      B0386DBF 
  53      59FA3C20 
  53      A9C210A7 
  53      D75EFC7C 
  54 00c0 E9C3207E 		.ascii	"\351\303 ~\307?\252I\377\360}c\312\306\304\276\331\027"
  54      C73FAA49 
  54      FFF07D63 
  54      CAC6C4BE 
  54      D917
  55 00d2 698D07D0 		.ascii	"i\215\007\320<\017\253\030\304\012\006\211K\204\207"
  55      3C0FAB18 
  55      C40A0689 
  55      4B8487
  56 00e1 1816F8A7 		.ascii	"\030\026\370\247x\347V\277\023\312\372\241t)\036\301"
  56      78E756BF 
  56      13CAFAA1 
  56      74291EC1 
  57 00f1 11C5B542 		.ascii	"\021\305\265B\335t\273\201\251\307\366\232v\025wY\232"
  57      DD74BB81 
  57      A9C7F69A 
  57      76157759 
  57      9A
  58 0102 1D2B905E 		.ascii	"\035+\220^[rG\034Q\213\333XsK)\016\272\315\372X\261"
  58      5B72471C 
  58      518BDB58 
  58      734B290E 
  58      BACDFA58 
  59 0117 4ED0F87D 		.ascii	"N\320\370}\375\335K-\363\002-R\027\243\306\333\214\260"
  59      FDDD4B2D 
  59      F3022D52 
  59      17A3C6DB 
  59      8CB0
  60 0129 767A4CEF 		.ascii	"vzL\357\335\375\263e\247\2511\241\021]\225hs\265\257"
  60      DDFDB365 
  60      A7A931A1 
  60      115D9568 
ARM GAS  e:\temp\ccCoqDxN.s 			page 4


  60      73B5AF
  61 013c 8A3BA590 		.ascii	"\212;\245\220\217\220\301:\023^c\302\204\032\252\240"
  61      8F90C13A 
  61      135E63C2 
  61      841AAAA0 
  62 014c 04E5EF95 		.ascii	"\004\345\357\225o\007\322\201\232g\322G\204\315\340"
  62      6F07D281 
  62      9A67D247 
  62      84CDE0
  63 015b C26EE1FF 		.ascii	"\302n\341\377\0156\010\033\322IB\317&\3763h+K\370%\010"
  63      0D36081B 
  63      D24942CF 
  63      26FE3368 
  63      2B4BF825 
  64 0170 5AF3CDC4 		.ascii	"Z\363\315\304N\273\354@\313\342\245g\235\327=..\\\304"
  64      4EBBEC40 
  64      CBE2A567 
  64      9DD73D2E 
  64      2E5CC4
  65 0183 DCC8A85F 		.ascii	"\334\310\250_\363\235L\012\022\034\203\266\027\326\337"
  65      F39D4C0A 
  65      121C83B6 
  65      17D6DF
  66 0192 67056421 		.ascii	"g\005d!\342{\271x\334\0036\026\333\265\223\002\334#"
  66      E27BB978 
  66      DC033616 
  66      DBB59302 
  66      DC23
  67 01a4 A0644C76 		.ascii	"\240dLv\257\206'\254\201g\321W\224\353[\275\365\273"
  67      AF8627AC 
  67      8167D157 
  67      94EB5BBD 
  67      F5BB
  68 01b6 F4C0B4F8 		.ascii	"\364\300\264\370\204\007O\3703\376\334\304%\377\\\321"
  68      84074FF8 
  68      33FEDCC4 
  68      25FF5CD1 
  69 01c6 9BBD3C37 		.ascii	"\233\275<7\351\217\347\275\331\334\321\361\374\230\347"
  69      E98FE7BD 
  69      D9DCD1F1 
  69      FC98E7
  70 01d5 15F3670A 		.ascii	"\025\363g\012g\217\024\275\321B1w\372\324\241I\312N"
  70      678F14BD 
  70      D1423177 
  70      FAD4A149 
  70      CA4E
  71 01e7 4C4F9D9F 		.ascii	"LO\235\237\311M_\034\233\272\362\017nY\304?"
  71      C94D5F1C 
  71      9BBAF20F 
  71      6E59C43F 
  72              		.text
  73              		.section	.gnu.lto_PDSS_PORT0_SAR_CLK_Stop.62410242,"",%progbits
  74 0000 789C5590 		.ascii	"x\234U\220\275K\003A\020\305\347\355\336%Q\343\037 "
  74      BD4B0341 
  74      10C5E7ED 
  74      DE2551E3 
  74      1F20
ARM GAS  e:\temp\ccCoqDxN.s 			page 5


  75 0012 58D80A22 		.ascii	"X\330\012\"\026\026\266!\242\205\202!g)\034\022\323"
  75      1616B621 
  75      A2858221 
  75      67291C12 
  75      D3
  76 0023 081A085A 		.ascii	"\010\032\010Z\273I\356\010\210\205\026Z)A\033\023?\261"
  76      BB49EE08 
  76      8885165A 
  76      29411B13 
  76      3FB1
  77 0035 B48B69D4 		.ascii	"\264\213i\324F\021\304\264*\230B\002&\022\033E\343\254"
  77      4611C4B4 
  77      2A984202 
  77      26121B45 
  77      E3AC
  78 0047 97C20CEC 		.ascii	"\227\302\014\354\316\356\354\333y?\306 \220\216\005"
  78      CEEEECDB 
  78      793FC620 
  78      908E05
  79 0056 4E839CC7 		.ascii	"N\203\234\307x\301G\020\3537D\251\200\200\364\016R\230"
  79      78C14710 
  79      EB3744A9 
  79      8080F40E 
  79      5298
  80 0068 6B9744AA 		.ascii	"k\227D\252\323p\374\244\202\246W\017\031\200\316*\000"
  80      D370FCA4 
  80      82A6570F 
  80      1980CE2A 
  80      00
  81 0079 5A11D234 		.ascii	"Z\021\3224\300;y\361!\276\005J\331\312\271\350\337W"
  81      C03B79F1 
  81      21BE054A 
  81      D9CAB9E8 
  81      DF57
  82 008b 1C8F2F6F 		.ascii	"\034\217/oC*_\204\313\202\246\3604\330G?\261\354\371"
  82      432A5F84 
  82      CB82A6F0 
  82      34D8473F 
  82      B1ECF9
  83 009e EC67B3DB 		.ascii	"\354g\263\333\347hY\237\367\210<|\232\3544ZT\315fF\025"
  83      E768599F 
  83      F7883C7C 
  83      9AEC345A 
  83      54CD6646 
  84 00b3 37FC170F 		.ascii	"7\374\027\017~S\220+!ycM\215\027\303\324\204\340$\353"
  84      7E53902B 
  84      2179634D 
  84      8D17C3D4 
  84      84E024EB 
  85 00c7 6CCC28B2 		.ascii	"l\314(\262\202\322\347je{D7\310H\315\260\345\226n\375"
  85      82D2E76A 
  85      657B4437 
  85      C848CDB0 
  85      E5966EFD 
  86 00db 0DE14A09 		.ascii	"\015\341J\011\355\265\267\373U6\275\253R\2162\270\224"
  86      EDB5B7FB 
  86      5536BDAB 
ARM GAS  e:\temp\ccCoqDxN.s 			page 6


  86      528E32B8 
  86      94
  87 00ec 75EF0AC1 		.ascii	"u\357\012\301\034vR\016\323\0318@/\012\350e\210C\344"
  87      1C76520E 
  87      D3193840 
  87      2F0AE865 
  87      8843E4
  88 00ff 4015A4DF 		.ascii	"@\025\244\337\263\325\036\257\241\344\236\364\004\347"
  88      B3D51EAF 
  88      A1E49EF4 
  88      04E7
  89 010d 2633DF2A 		.ascii	"&3\337*\374w\020 \034\351\237\244\361L\342\221\241."
  89      FC771020 
  89      1CE99FA4 
  89      F14CE291 
  89      A12E
  90 011f 0CCDC75C 		.ascii	"\014\315\307\\\215Z5\325\241\177\265Y\246\224\352jw"
  90      8D5A35D5 
  90      A17FB559 
  90      A694EA6A 
  90      77
  91 0130 3D665796 		.ascii	"=fW\226\\\275^\337\377\201\002.\017\306\300\011\277"
  91      5CBD5EDF 
  91      FF81022E 
  91      0FC6C009 
  91      BF
  92 0141 BE225D2C 		.ascii	"\276\"],\217\353&-\023ps\036\304\300x|1\236\234]\212"
  92      8FEB262D 
  92      1370731E 
  92      C4C0787C 
  92      319E9C5D 
  93 0156 CFD95662 		.ascii	"\317\331Vb9\031\213\317D\254Dxx&2jYvd*:=d[\241\250\035"
  93      39198BCF 
  93      44AC4478 
  93      7826326A 
  93      5976642A 
  94 0171 9E9C188C 		.ascii	"\236\234\030\214\321/kn\220\021"
  94      D12F6B6E 
  94      9011
  95              		.text
  96              		.section	.gnu.lto_PDSS_PORT0_SAR_CLK_SetFractionalDividerRegister.62410242,"",%progbits
  97 0000 789C6D52 		.ascii	"x\234mR[HTA\030\236\177f\367\354\331\213\227\327\310"
  97      5B485441 
  97      189E7F66 
  97      F7ECD98B 
  97      97D7C8
  98 0013 075F4484 		.ascii	"\007_D\204(\243\036\242\207 \224\212\012\0247|\022\226"
  98      28A31EA2 
  98      8720948A 
  98      0A14377C 
  98      1296
  99 0025 655D4234 		.ascii	"e]B4\205M{u\366r\326X\210$JJ\022\037\304t\325t7\273"
  99      854D7B75 
  99      F672D658 
  99      88244A4A 
  99      121FC474 
 100 003d 9982DB82 		.ascii	"\231\202\333\202=H\031E\2277\013\023\213\210Z\3052l"
ARM GAS  e:\temp\ccCoqDxN.s 			page 7


 100      3D481945 
 100      97370B13 
 100      8B885AC5 
 100      326C
 101 004f 6DFBFF33 		.ascii	"m\373\3773k!4pf\346\377\317\367}\377m,\014\030\255\016"
 101      6B213470 
 101      66E6FFCF 
 101      F77DFF6D 
 101      2C0C18AD 
 102 0064 C1583D9E 		.ascii	"\301X=\236\273\361\003\301\200w/0\026\3249\000]\244"
 102      BBF103C1 
 102      80772F30 
 102      16D43900 
 102      5DA4
 103 0076 0EAC9343 		.ascii	"\016\254\223C'|\347[\034\322]+S\274bH\342z?7\260_\016"
 103      277CE75B 
 103      1CD25D2B 
 103      53BC6248 
 103      E27A3F37 
 104 008d A7C0407A 		.ascii	"\247\300@z\216\233J\014\206\240\002Qs\271\215T\321:"
 104      8E9B4A0C 
 104      86A00251 
 104      73B98D54 
 104      D13A
 105 009f 37040091 		.ascii	"7\004\000\221^f\236\3669\311\344P\214ft\355\355\262"
 105      5E669EF6 
 105      39C9E450 
 105      8C6674ED 
 105      EDB2
 106 00b1 4BEC0386 		.ascii	"K\354\003\206\367\321\304l\254\250|P\312\220\224\277"
 106      F7D1C46C 
 106      ACA87C50 
 106      CA9094BF 
 107 00c1 BCD26A08 		.ascii	"\274\322j\010\001# P\017\342P\002\303P\302\320\305`"
 107      01232050 
 107      0FE25002 
 107      C350C2D0 
 107      C560
 108 00d3 14CA11DD 		.ascii	"\024\312\021\335\225\274u\245P\0346\231\203\0277\307"
 108      95BC75A5 
 108      501C3699 
 108      831737C7 
 109 00e3 20CF9C7D 		.ascii	" \317\234}\342\224\225\206\260\300\230\242\036(\201"
 109      E2949586 
 109      B0C098A2 
 109      1E2881
 110 00f2 4A225A18 		.ascii	"J\"Z\030\334\206rB\277\210$n\012\225\221\005\315\325"
 110      DC867242 
 110      BF88246E 
 110      0A959105 
 110      CDD5
 111 0104 67BD1F0A 		.ascii	"g\275\037\012UF\245h~\375\270x\271@\2340u\277]\227\305"
 111      5546A568 
 111      7EFDB878 
 111      B9409C30 
 111      75BF5D97 
 112 0119 6503249B 		.ascii	"e\003$\233\232\214\025\336\220\251H\251!\254\220P\312"
ARM GAS  e:\temp\ccCoqDxN.s 			page 8


 112      9A8C15DE 
 112      90A948A9 
 112      21AC9050 
 112      CA
 113 012a 1398D438 		.ascii	"\023\230\3248&E\013\301\0233\211\327\\\324\230\304\361"
 113      26450BC1 
 113      133389D7 
 113      5CD498C4 
 113      F1
 114 013b 4BC9712D 		.ascii	"K\311q-\317L\314\273dwP'\342\235\377\022\227\222\277"
 114      CF4CCCBB 
 114      64775027 
 114      E29DFF12 
 114      9792BF
 115 014e AF156811 		.ascii	"\257\025h\021\352c)LB\031$\241Lu\021\356\202\206s\341"
 115      EA63294C 
 115      421924A1 
 115      4C7511EE 
 115      828673E1 
 116 0162 DBDE89BA 		.ascii	"\333\336\211\272\224\314\345\3022\325\357x\234u\024"
 116      94CCE5C2 
 116      32D5EF78 
 116      9C7514
 117 0171 722C4BC3 		.ascii	"r,K\303\206\340_\013P[\254\344\320h\263\321\246\003"
 117      86E05F0B 
 117      505BACE4 
 117      D068B3D1 
 117      A603
 118 0183 956CA7AB 		.ascii	"\225l\247\253\2036'm.f\352\263\014\006\240\231\256r"
 118      8336276D 
 118      2E66EAB3 
 118      0C06A099 
 118      AE72
 119 0195 4EA75881 		.ascii	"N\247X\201\364f\354G\374\010\305\014\013\032U\217\221"
 119      F466EC47 
 119      FC08C50C 
 119      0B1A558F 
 119      91
 120 01a6 7E6EA3C6 		.ascii	"~n\243\306\330\314\2326\007?\305\034\312\274\032\211"
 120      D8CC9A36 
 120      073FC51C 
 120      CABC1A89 
 121 01b6 486ADDBB 		.ascii	"Hj\335\273\370\306\002\364C_0\202\223\327\341>\326u"
 121      F8C602F4 
 121      435F3082 
 121      93D7E13E 
 121      D675
 122 01c8 8FEA8207 		.ascii	"\217\352\202\007\350e+\020\316F\277\200\022\024Js=f"
 122      E8652B10 
 122      CE46BF80 
 122      12144A73 
 122      3D66
 123 01da 6C98BDD7 		.ascii	"l\230\275\327\300\006\017\021\273\004\334\254\022k@"
 123      C0060F11 
 123      BB04DCAC 
 123      126B40
 124 01e9 1072426B 		.ascii	"\020rBk]oF\352\025\311\032\306\261\241L&\272\274Ky\310"
ARM GAS  e:\temp\ccCoqDxN.s 			page 9


 124      5D6F46EA 
 124      15C91AC6 
 124      B1A14C26 
 124      BABC4B79 
 125 01fe 8932BDD3 		.ascii	"\2112\275\323\353\363V\222\261\203\016S(\203\240\237"
 125      EBF35692 
 125      B1830E53 
 125      2883A09F 
 126 020e D1859106 		.ascii	"\321\205\221\006\205\262\231\3614\245\266\270\255f\017"
 126      85B299F1 
 126      34A5B6B8 
 126      AD660F
 127 021d 0B5DA9BD 		.ascii	"\013]\251\275\312'\345@'=\344\265\304\220K\251\011x"
 127      CA27E540 
 127      273DE4B5 
 127      C4904BA9 
 127      0978
 128 022f A4D4B2D1 		.ascii	"\244\324\262\321l>\244\023q4^c9\256\253\314s\000\323"
 128      6C3EA413 
 128      71345E63 
 128      39AEABCC 
 128      7300D3
 129 0242 FF621E52 		.ascii	"\377b\036R0\227\031\326\371\267\240$\025\344BP\272g"
 129      309719D6 
 129      F9B7A024 
 129      15E44250 
 129      BA67
 130 0254 75316427 		.ascii	"u1d'\337\216\216\005\245t\356l\332\014\376 \312g\010"
 130      DF8E8E05 
 130      A574EE6C 
 130      DA0CFE20 
 130      CA6708
 131 0267 A5B64E12 		.ascii	"\245\266N\022\301|!\031\0164 \034\327\236\343\376V\177"
 131      C17C2119 
 131      0E34201C 
 131      D79EE3FE 
 131      567F
 132 0279 C0DBEE6F 		.ascii	"\300\333\356o\364\270\333:\002>\177C\255\273\255\352"
 132      F4B8DB3A 
 132      023E7F43 
 132      ADBBADEA 
 133 0289 60436DB5 		.ascii	"`Cm\265\333\355\251\255\251;S\351q\037\255\363T\235"
 133      DBEDA9AD 
 133      A93B53E9 
 133      711FADF3 
 133      549D
 134 029b 3EB5D7C7 		.ascii	">\265\327\307\034\276\226\346\352\246\013M\215\376@"
 134      1CBE96E6 
 134      EAA60B4D 
 134      8DFE40
 135 02aa 015E8F05 		.ascii	"\001^\217\005\274\276\366\246\266Vo\213\026\360\237"
 135      BCBEF6A6 
 135      B6566F8B 
 135      16F09F
 136 02b9 ADF7B6D8 		.ascii	"\255\367\266\330\316y\3177\343\371\007\316\377:\223"
 136      CE79CF37 
 136      E3F907CE 
ARM GAS  e:\temp\ccCoqDxN.s 			page 10


 136      FF3A93
 137              		.text
 138              		.section	.gnu.lto_PDSS_PORT0_SAR_CLK_GetDividerRegister.62410242,"",%progbits
 139 0000 789C2D50 		.ascii	"x\234-PAK\002Q\020~\337{\253-I\324=\017\035\023B:\324"
 139      414B0251 
 139      107EDF7B 
 139      AB2D49D4 
 139      3D0F1D13 
 140 0017 0F10A30E 		.ascii	"\017\020\243\016\005\211\333QX\302\366\232 uvuw\011"
 140      0589DB51 
 140      58C2F69A 
 140      20757675 
 140      7709
 141 0029 3C75A80E 		.ascii	"<u\250\016\201t)L+\245k]L\350\022aP\020\335\212\010"
 141      8174294C 
 141      2BA56B5D 
 141      4CE81261 
 141      5010DD8A 
 142 003e 894E2685 		.ascii	"\211N&\205 \3246\203\015\314\373\3367\357\233\231\217"
 142      20D43683 
 142      0DCCFBDE 
 142      37EF9B99 
 142      8F
 143 004f A709088E 		.ascii	"\247\011\010\216Y\202(\3418%\224\200\334n\011\221\327"
 143      598228E1 
 143      38259480 
 143      DC6E0991 
 143      D7
 144 0060 25C0175B 		.ascii	"%\300\027[\207\310I\344\360-\177$\256\375^c\364Kz,#"
 144      87C849E4 
 144      F02D7F24 
 144      AEFD5E63 
 144      F44B7A2C 
 145 0075 7ADFB92D 		.ascii	"z\337\271-\205\230\002cD\253\207\365\256\036)\333v\301"
 145      85980263 
 145      44AB87F5 
 145      AE1E29DB 
 145      76C1
 146 0087 7EF12E62 		.ascii	"~\361.by\307\233\364\224\024\276\0248F\030e\204yE\005"
 146      79C79BF4 
 146      9414BE14 
 146      38461865 
 146      84794505 
 147 009b 1141E2D7 		.ascii	"\021A\342\327\363\337\335\221\240kSL\260\204^\252\010"
 147      F3DFDD91 
 147      A06B534C 
 147      B0845EAA 
 147      08
 148 00ac B2A57AB2 		.ascii	"\262\245z\262a\373\276c7\036BWO\241\000\204\247\224"
 148      61FBBE63 
 148      371E4257 
 148      4FA10084 
 148      A794
 149 00be E243133C 		.ascii	"\342C\023<Nt(\331\332\247\224\214\252\215f\277\370X"
 149      4E7428D9 
 149      DAA7948C 
 149      AA8D66BF 
ARM GAS  e:\temp\ccCoqDxN.s 			page 11


 149      F858
 150 00d0 4B71BFA3 		.ascii	"Kq\277\243\024\315\336\363\232wC\354K\003\257\352\037"
 150      14CDDEF3 
 150      9A7743EC 
 150      4B03AFEA 
 150      1F
 151 00e1 BD178707 		.ascii	"\275\027\207\007t\307um\215J\317\225^\013\007(\345]"
 151      74C7756D 
 151      8D4ACF95 
 151      5E0B0728 
 151      E55D
 152 00f3 782A8053 		.ascii	"x*\200S\262w\302\366pFU\321\206\323\235\027\216\302"
 152      B277C2F6 
 152      704655D1 
 152      86D39D17 
 152      8EC2
 153 0105 60DCFEE5 		.ascii	"`\334\376\345\327M\200\373\203\320Q#Y\033\205\356\326"
 153      D74D80FB 
 153      83D05123 
 153      591B85EE 
 153      D6
 154 0116 1B060B35 		.ascii	"\033\006\0135\322\211\017\310\177\306_\332\221`g\344"
 154      D2890FC8 
 154      7FC65FDA 
 154      916067E4 
 155 0126 736AC15A 		.ascii	"sj\301Z\267\262\253\033\326\232id6\263i+\22502\361\231"
 155      B7B2AB1B 
 155      D69A6964 
 155      36B3692B 
 155      953032F1 
 156 013b 5462CE30 		.ascii	"Tb\3160\314\304rre\3324bI3\276\264\030M\213?UKx\242"
 156      CCC47272 
 156      65DA3462 
 156      4933BEB4 
 156      184D8B3F 
 157              		.text
 158              		.section	.gnu.lto_PDSS_PORT0_SAR_CLK_GetFractionalDividerRegister.62410242,"",%progbits
 159 0000 789C6361 		.ascii	"x\234ca`d\000\201i@\254\007\304\322@\314\310\314\300"
 159      60640081 
 159      6940AC07 
 159      C4D240CC 
 159      C8CCC0
 160 0013 C834E11C 		.ascii	"\3104\341\034\003C#\007\023##\210\321\300\301\310P\317"
 160      03432307 
 160      13232388 
 160      D1C0C1C8 
 160      50CF
 161 0025 C458CFF8 		.ascii	"\304X\317\370\225\351/\023\343\351\357'z\2704\22774"
 161      95E92F13 
 161      E3E9EF27 
 161      7AB83497 
 161      3734
 162 0037 34353C38 		.ascii	"45<8\372\330r\372\212\003\214\255\314\014\014\377\231"
 162      FAD872FA 
 162      8A038CAD 
 162      CC0C0CFF 
 162      99
ARM GAS  e:\temp\ccCoqDxN.s 			page 12


 163 0048 18188D65 		.ascii	"\030\030\215e\030\015d@F,g\324d\000*}\264\361\337T^"
 163      180D6440 
 163      462C67D4 
 163      64002A7D 
 163      B4F1DF54 
 164 005d B6960620 		.ascii	"\266\226\006 P\000)\000\312\254`d\003Y\271>\350@\303"
 164      50002900 
 164      CAAC6064 
 164      0359B93E 
 164      E840C3
 165 0070 FFFFCD0D 		.ascii	"\377\377\315\015\007\346\363\035\334\307\007\224\371"
 165      07E6F31D 
 165      DCC70794 
 165      F9
 166 007d 00C420BB 		.ascii	"\000\304 \273>21\201h\346W\214M\007v\367\361\201\324"
 166      3E323181 
 166      68E6578C 
 166      4D0776F7 
 166      F181D4
 167 0090 030D9AD6 		.ascii	"\003\015\232\326z\350<\373\027&\240=\214\014\214+\031"
 167      7AE83CFB 
 167      1726A03D 
 167      8C0C8C2B 
 167      19
 168 00a1 41760075 		.ascii	"Av\000u0\202T\002\365\351\270\247\346\245\026%\226\244"
 168      30825402 
 168      F5E9B8A7 
 168      E6A51625 
 168      96A4
 169 00b3 A6C407E7 		.ascii	"\246\304\007\347\227\026%\247\306\004\004\347;\233\304"
 169      971625A7 
 169      C60404E7 
 169      3B9BC4
 170 00c2 04B80407 		.ascii	"\004\270\004\007\307\007\370\007\205\030\304\007;\006"
 170      C707F807 
 170      8518C407 
 170      3B06
 171 00d0 C53BFB78 		.ascii	"\305;\373x\353%3\000\000\022SF>"
 171      EB253300 
 171      00125346 
 171      3E
 172              		.text
 173              		.section	.gnu.lto_.symbol_nodes.62410242,"",%progbits
 174 0000 789C6361 		.ascii	"x\234ca`d\010g\000\002&\206z\006\206\011\347\030@\324"
 174      60640867 
 174      00022686 
 174      7A068609 
 174      E71840D4 
 175 0014 AE0645A0 		.ascii	"\256\006E\240\000c=#\252\000S=\023\252\000s=3\252\000"
 175      00633D23 
 175      AA00533D 
 175      13AA0073 
 175      3D33AA00 
 176 0028 4B3D0B8A 		.ascii	"K=\013\212\000\003\000U/\023\016"
 176      00030055 
 176      2F130E
 177              		.text
ARM GAS  e:\temp\ccCoqDxN.s 			page 13


 178              		.section	.gnu.lto_.refs.62410242,"",%progbits
 179 0000 789C6361 		.ascii	"x\234ca`\004B \000\000\0009\000\007"
 179      60044220 
 179      00000039 
 179      0007
 180              		.text
 181              		.section	.gnu.lto_.decls.62410242,"",%progbits
 182 0000 789C8D54 		.ascii	"x\234\215T}LSW\024\277\347\275\266\312\243\210!f#\246"
 182      7D4C5357 
 182      14BFE7BD 
 182      B6CAA388 
 182      216623A6 
 183 0014 C998C90A 		.ascii	"\311\230\311\012K\014\212,\313\376\331\262\005f\227"
 183      4B0C8A2C 
 183      CBFED9B2 
 183      056697
 184 0023 6C99844E 		.ascii	"l\231\204N\3762i\020_X\023\003\246V3\223%\273\033j\312"
 184      FE326910 
 184      5F581303 
 184      A6563393 
 184      25BB1B6A 
 185 0038 DC1F25D9 		.ascii	"\334\037%\331`\020\272\371\221i\021\344CQ\251\316R\374"
 185      6010BAF9 
 185      916911E4 
 185      4351A9CE 
 185      52FC
 186 004a 00ACC0F8 		.ascii	"\000\254\300\370\020\335f&Lf\262Ec:\246sB\364\355\334"
 186      10DD6626 
 186      4C66B245 
 186      633AA673 
 186      42F4EDDC 
 187 005e FB5EFB5A 		.ascii	"\373^\373Zx,\273y\347\275{\317;\347\374~\347#\327D\200"
 187      782CBB79 
 187      E7BD7BCF 
 187      3BE7FC7E 
 187      E723D744 
 188 0073 B0556921 		.ascii	"\260Ui!d-n\267\243(\270\360H\312\210\276\314(\247Qz"
 188      642D6EB7 
 188      A328B8F0 
 188      48CA88BE 
 188      CC28A751 
 189 0088 500650A2 		.ascii	"P\006P\242(\303d\361b6i\232o\026\312*\224\016\224\\"
 189      28C364F1 
 189      6236699A 
 189      6F16CA2A 
 189      940E945C 
 190 009c 94519449 		.ascii	"\224Q\224I\224\353(\2334{\320|\026\256\036\015\263\314"
 190      94EB289B 
 190      347BD07C 
 190      16AE1E0D 
 190      B3CC
 191 00ae C037EED7 		.ascii	"\3007\356\327c\340\307\270I\013\360/\241\204\223x\030"
 191      63E0C7B8 
 191      490BF02F 
 191      A1849378 
 191      18
 192 00bf 71183088 		.ascii	"q\0300\210\305r\\\266 \316R\376Q\003\377a\355_8\311"
ARM GAS  e:\temp\ccCoqDxN.s 			page 14


 192      C5725CB6 
 192      20CE52FE 
 192      5103FF61 
 192      ED5F38C9 
 193 00d3 CEA8664F 		.ascii	"\316\250fO\005P\002\355\301\264[\360\023\010\2405\204"
 193      055002ED 
 193      C1B45BF0 
 193      1308A035 
 193      84
 194 00e4 00A86FE0 		.ascii	"\000\250o\340BT\341G\334\010\374M\022\252\304\207\260"
 194      4254E147 
 194      DC08FC4D 
 194      12AAC487 
 194      B0
 195 00f5 3751EDB9 		.ascii	"7Q\355\271N\017\306\237\370W\211/\036D\217\016\232\023"
 195      4E0FC69F 
 195      F857892F 
 195      1E448F0E 
 195      9A13
 196 0107 2418A85E 		.ascii	"$\030\250^\352\177A3#jpAwH\212\247\322M\342\004\251"
 196      EA7F4133 
 196      236A7041 
 196      77488AA7 
 196      D24DE204 
 197 011c 39413CE9 		.ascii	"9A<\351\013\2557G\322D\214\211\373\251'\301\215\371"
 197      0BAD3747 
 197      D2448C89 
 197      FBA927C1 
 197      8DF9
 198 012e 6D14979F 		.ascii	"m\024\227\237R\341u\2752\277\014\266\264\212\017\005"
 198      52E175BD 
 198      32BF0CB6 
 198      B48A0F05 
 199 013e C8958085 		.ascii	"\310\225\200\205\317DU\307\375\320\223\014U\305,\242"
 199      CF4455C7 
 199      FDD0930C 
 199      55C52CA2 
 200 014e 537767D3 		.ascii	"Swg\323D;\337\217\355\355lf\326Y\022\230\360\370\347"
 200      443BDF8F 
 200      EDED6C66 
 200      D6591298 
 200      F0F8E7
 201 0161 70D3CC0A 		.ascii	"p\323\314\012<\256\222 \347\251 \2147\336\237\262\200"
 201      3CAE9220 
 201      E7A9208C 
 201      37DE9FB2 
 201      80
 202 0172 94E7A3F4 		.ascii	"\224\347\243\3643\352\257\241Y\357\020h\007\033\234"
 202      33EAAFA1 
 202      59EF1068 
 202      071B9C
 203 0181 001B814E 		.ascii	"\000\033\201N\310c\021[ \237@+*\217\243\362(#4}>\364"
 203      C863115B 
 203      209F402B 
 203      2A8FA3F2 
 203      2823347D 
 204 0197 4688D295 		.ascii	"F\210\322\225\320\001\022\264\201\310M0\215\\I\353\335"
ARM GAS  e:\temp\ccCoqDxN.s 			page 15


 204      D00112B4 
 204      81C84D30 
 204      8D5C49EB 
 204      DD
 205 01a8 74B75F30 		.ascii	"t\267_0\011\250a\006[MLwEy\034\311Ty\010x\034\217\015"
 205      09A86106 
 205      5B4D4C77 
 205      45791CC9 
 205      54790878 
 206 01bf 05D2551E 		.ascii	"\005\322U\036+\3618\331\034\233H\317\256g\301i\015\315"
 206      2BF138D9 
 206      1C9B48CF 
 206      AE67C169 
 206      0DCD
 207 01d1 11A0EC39 		.ascii	"\021\240\35498\205\220'\021\222@7d\343\273\013Lj\370"
 207      38859027 
 207      11924037 
 207      64E3BB0B 
 207      4C6AF8
 208 01e4 AE96DB6D 		.ascii	"\256\226\333m\351k\016\322\203\235t\272\267?\267\276"
 208      E96B0ED2 
 208      839D74BA 
 208      B73FB7BE 
 209 01f4 8606D12D 		.ascii	"\206\006\321-\207\231APg\203[\3669\006\267\260\332\247"
 209      87994150 
 209      67835BF6 
 209      3906B7B0 
 209      DAA7
 210 0206 610D7ACE 		.ascii	"a\015z\316\336\350\0334\213\037\363\302\334\0137*\031"
 210      DEE81B34 
 210      8B1FF3C2 
 210      DC0B372A 
 210      19
 211 0217 4B429EE5 		.ascii	"KB\236\345\220[5\304\372\211\251;\242\212\030y\326o"
 211      905B35C4 
 211      FA89A93B 
 211      A28A1879 
 211      D66F
 212 0229 A5A3E8F3 		.ascii	"\245\243\350\363&\263\2013:\336\231d\274\036\216\327"
 212      26B38133 
 212      3ADE9964 
 212      BC1E8ED7 
 213 0239 E0FB66BF 		.ascii	"\340\373f\277$~\011\034\260c\337o-\3131e\033\366\015"
 213      247E091C 
 213      B063DF6F 
 213      2DCB3165 
 213      1BF60D
 214 024c 929A6653 		.ascii	"\222\232fS\233\326X7\363,]\274\314m\205\211\231\326"
 214      9BD65837 
 214      F32C5DBC 
 214      CC6D8589 
 214      99D6
 215 025e 3F4C9027 		.ascii	"?L\220'i\345\356R\313\035\306j~\257\003\332X\271y\347"
 215      69E5EE52 
 215      CB1DC66A 
 215      7EAF03DA 
 215      58B979E7 
ARM GAS  e:\temp\ccCoqDxN.s 			page 16


 216 0272 6287A925 		.ascii	"b\207\251%\233@\241\015\326c\337.`\337lZ\337\316cF\347"
 216      9B40A10D 
 216      D663DF2E 
 216      60DF6C5A 
 216      DFCE6346 
 217 0287 302304B8 		.ascii	"0#\004\270\333\360\355=\013\357J8\321\225\357\346\346"
 217      DBF0ED3D 
 217      0BEF4A38 
 217      D195EFE6 
 217      E6
 218 0298 636C3AEC 		.ascii	"cl:\354l\226\304$Rv\225T\360P\377)I\214\252\244\036"
 218      6C96C424 
 218      52769554 
 218      F050FF29 
 218      498CAAA4 
 219 02ad 740FFC98 		.ascii	"t\017\374\230\021\037\026\254\231\224G\022\025\203\313"
 219      111F16AC 
 219      99944712 
 219      1583CB
 220 02bc 086AD740 		.ascii	"\010j\327@\373P\031\211\017K\244\351\005*\300%\204\274"
 220      FB501989 
 220      0F4BA4E9 
 220      052AC025 
 220      84BC
 221 02ce A853B76B 		.ascii	"\250S\267k\22324\252\004\255\234\0233\350\005N\352\367"
 221      933234AA 
 221      04AD9C13 
 221      33E8054E 
 221      EAF7
 222 02e0 B939D392 		.ascii	"\2719\323\222\215\351\347\215\271\022\237\205\300\247"
 222      8DE9E78D 
 222      B9129F85 
 222      C0A7
 223 02ee 7B1F49F1 		.ascii	"{\037I\361Y\330\357\270s\222\322}\350gbv\020\322\001"
 223      59D8EFB8 
 223      7392D27D 
 223      E8676276 
 223      10D201
 224 0301 43C9CD19 		.ascii	"C\311\315\031\340\315\231\237U^\026\307\324\336<\274"
 224      E0CD999F 
 224      555E16C7 
 224      D4DE3CBC 
 225 0311 D8F6570A 		.ascii	"\330\366W\012&\243\243\203^M\231\206\0077k\037i\363"
 225      26A3A383 
 225      5E4D9986 
 225      07376B1F 
 225      69F3
 226 0323 17193B60 		.ascii	"\027\031;`m\244\021,\007\346\210V0\250C\016&CF9d\275"
 226      6DA4112C 
 226      07E68856 
 226      30A8430E 
 226      26434639 
 227 0339 AF219829 		.ascii	"\257!\230)>V1\003\376#\307Sf>\234\2029\224\202\331\327"
 227      3E563103 
 227      FE23C753 
 227      663E9C82 
 227      399482D9 
ARM GAS  e:\temp\ccCoqDxN.s 			page 17


 228 034e DEEB6713 		.ascii	"\336\353g\023\330\211\230\201\0211\201\211VpM\307\274"
 228      D8899881 
 228      11318189 
 228      56704DC7 
 228      BC
 229 035f 968C39CC 		.ascii	"\226\2149\3140\305#'\346\217\256\300\250\354\221\232"
 229      30C52327 
 229      E68FAEC0 
 229      A8EC919A 
 230 036f 28362FA6 		.ascii	"(6/\246(\237(\3122\030\005\211p\005\255;\\\354\253["
 230      289F28CA 
 230      32180589 
 230      7005AD3B 
 230      5CECAB5B 
 231 0383 CD153E7E 		.ascii	"\315\025>~\343\244\336\004\204\377!\360\003\236GX\263"
 231      E3A4DE04 
 231      84FF21F0 
 231      039E4758 
 231      B3
 232 0394 F1889C6A 		.ascii	"\361\210\234j\177\375\352g\263\344c\354\377\317\325"
 232      7FFDEA67 
 232      B3E463EC 
 232      FFCFD5
 233 03a3 811EE76E 		.ascii	"\201\036\347n\323f\263x\214_p\302\344\201\263_\213\372"
 233      D366B378 
 233      8C5F70C2 
 233      E481B35F 
 233      8BFA
 234 03b5 8C1FDA5C 		.ascii	"\214\037\332\\W\3132\272\216U\030\3273\032\003m\312"
 234      57CB32BA 
 234      8E5518D7 
 234      331A036D 
 234      CA
 235 03c6 17834C18 		.ascii	"\027\203L\030\203\374\375\317\325/\254\326\317\0237"
 235      83FCFDCF 
 235      D52FACD6 
 235      CF1337
 236 03d5 1A8FA8A7 		.ascii	"\032\217\250\2472\011V~\361\262\357\352\222b\247\323"
 236      3209567E 
 236      F1B2EFEA 
 236      9262A7D3 
 237 03e5 55B2A9F4 		.ascii	"U\262\251\364\203\365.\347[\245\256\242\367\336u9\275"
 237      83F52EE7 
 237      5BA5AEA2 
 237      F7DE7539 
 237      BD
 238 03f6 E51EEFDB 		.ascii	"\345\036\357\333\037-w\274\2779\247\250\240\200Xv\271"
 238      1F2D77BC 
 238      BF39A7A8 
 238      A0805876 
 238      B9
 239 0407 ABBC851B 		.ascii	"\253\274\205\033^t\310U\262\247\334+os9\253wy*\344-"
 239      5E74C855 
 239      B2A7DC2B 
 239      6F7339AB 
 239      77792AE4 
 240 041c 25CEEAA2 		.ascii	"%\316\352\242W\326U\354\361\356\331!\357\314\377\220"
ARM GAS  e:\temp\ccCoqDxN.s 			page 18


 240      57D655EC 
 240      F1EED921 
 240      EFCCFF90 
 241 042c AC35B6D8 		.ascii	"\2545\266\330\262\030#\277\202<o\210\\\275c\235\221"
 241      B21823BF 
 241      823C6F88 
 241      5CBD639D 
 241      91
 242 043d 5EF66EF4 		.ascii	"^\366n\364\224Wx\335\325U\345\333\213\335\273\335\333"
 242      945778DD 
 242      D555E5DB 
 242      8BDDBBDD 
 242      DB
 243 044e 644FA95C 		.ascii	"dO\251\\\351\336\351\225=f\306\3565\316\261\340\325"
 243      E9DEE995 
 243      3D66C6EE 
 243      35CEB1E0 
 243      D5
 244 045f 970C9C1D 		.ascii	"\227\014\234\035\262w\201\213\021\204\343\277 <re\341"
 244      B277818B 
 244      1184E3BF 
 244      203C7265 
 244      E1
 245 0470 867F0102 		.ascii	"\206\177\001\002WJ\207"
 245      574A87
 246              		.text
 247              		.section	.gnu.lto_.symtab.62410242,"",%progbits
 248 0000 50445353 		.ascii	"PDSS_PORT0_SAR_CLK_StartEx\000"
 248      5F504F52 
 248      54305F53 
 248      41525F43 
 248      4C4B5F53 
 249 001b 00       		.ascii	"\000"
 250 001c 00       		.ascii	"\000"
 251 001d 00       		.ascii	"\000"
 252 001e 00000000 		.ascii	"\000\000\000\000\000\000\000\000"
 252      00000000 
 253 0026 B5000000 		.ascii	"\265\000\000\000"
 254 002a 50445353 		.ascii	"PDSS_PORT0_SAR_CLK_Stop\000"
 254      5F504F52 
 254      54305F53 
 254      41525F43 
 254      4C4B5F53 
 255 0042 00       		.ascii	"\000"
 256 0043 00       		.ascii	"\000"
 257 0044 00       		.ascii	"\000"
 258 0045 00000000 		.ascii	"\000\000\000\000\000\000\000\000"
 258      00000000 
 259 004d B8000000 		.ascii	"\270\000\000\000"
 260 0051 50445353 		.ascii	"PDSS_PORT0_SAR_CLK_SetFractionalDividerRegister\000"
 260      5F504F52 
 260      54305F53 
 260      41525F43 
 260      4C4B5F53 
 261 0081 00       		.ascii	"\000"
 262 0082 00       		.ascii	"\000"
 263 0083 00       		.ascii	"\000"
ARM GAS  e:\temp\ccCoqDxN.s 			page 19


 264 0084 00000000 		.ascii	"\000\000\000\000\000\000\000\000"
 264      00000000 
 265 008c C7000000 		.ascii	"\307\000\000\000"
 266 0090 50445353 		.ascii	"PDSS_PORT0_SAR_CLK_GetDividerRegister\000"
 266      5F504F52 
 266      54305F53 
 266      41525F43 
 266      4C4B5F47 
 267 00b6 00       		.ascii	"\000"
 268 00b7 00       		.ascii	"\000"
 269 00b8 00       		.ascii	"\000"
 270 00b9 00000000 		.ascii	"\000\000\000\000\000\000\000\000"
 270      00000000 
 271 00c1 CA000000 		.ascii	"\312\000\000\000"
 272 00c5 50445353 		.ascii	"PDSS_PORT0_SAR_CLK_GetFractionalDividerRegister\000"
 272      5F504F52 
 272      54305F53 
 272      41525F43 
 272      4C4B5F47 
 273 00f5 00       		.ascii	"\000"
 274 00f6 00       		.ascii	"\000"
 275 00f7 00       		.ascii	"\000"
 276 00f8 00000000 		.ascii	"\000\000\000\000\000\000\000\000"
 276      00000000 
 277 0100 CD000000 		.ascii	"\315\000\000\000"
 278              		.text
 279              		.section	.gnu.lto_.opts,"",%progbits
 280 0000 272D666D 		.ascii	"'-fmath-errno' '-fsigned-zeros' '-ftrapping-math' '"
 280      6174682D 
 280      6572726E 
 280      6F272027 
 280      2D667369 
 281 0033 2D666E6F 		.ascii	"-fno-trapv' '-fno-openmp' '-fno-openacc' '-mcpu=cor"
 281      2D747261 
 281      70762720 
 281      272D666E 
 281      6F2D6F70 
 282 0066 7465782D 		.ascii	"tex-m0' '-mthumb' '-g' '-Os' '-Werror' '-ffunction-"
 282      6D302720 
 282      272D6D74 
 282      68756D62 
 282      2720272D 
 283 0099 73656374 		.ascii	"sections' '-ffat-lto-objects' '-finline-functions' "
 283      696F6E73 
 283      2720272D 
 283      66666174 
 283      2D6C746F 
 284 00cc 272D666C 		.ascii	"'-flto' '-fno-strict-aliasing'\000"
 284      746F2720 
 284      272D666E 
 284      6F2D7374 
 284      72696374 
 285              		.text
 286              		.cfi_sections	.debug_frame
 287              		.section	.text.PDSS_PORT0_SAR_CLK_StartEx,"ax",%progbits
 288              		.align	1
 289              		.global	PDSS_PORT0_SAR_CLK_StartEx
ARM GAS  e:\temp\ccCoqDxN.s 			page 20


 290              		.code	16
 291              		.thumb_func
 292              		.type	PDSS_PORT0_SAR_CLK_StartEx, %function
 293              	PDSS_PORT0_SAR_CLK_StartEx:
 294              	.LFB0:
 295              		.file 1 "Generated_Source\\PSoC4\\PDSS_PORT0_SAR_CLK.c"
   1:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** /*******************************************************************************
   2:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** * File Name: PDSS_PORT0_SAR_CLK.c
   3:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** * Version 2.20
   4:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** *
   5:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** *  Description:
   6:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** *   Provides system API for the clocking, interrupts and watchdog timer.
   7:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** *
   8:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** *  Note:
   9:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** *   Documentation of the API's in this file is located in the
  10:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** *   System Reference Guide provided with PSoC Creator.
  11:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** *
  12:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** ********************************************************************************
  13:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** * Copyright 2008-2012, Cypress Semiconductor Corporation.  All rights reserved.
  14:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** * You may use this file only in accordance with the license, terms, conditions,
  15:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** * disclaimers, and limitations in the end user license agreement accompanying
  16:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** * the software package with which this file was provided.
  17:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** *******************************************************************************/
  18:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** 
  19:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** #include <cydevice_trm.h>
  20:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** #include "PDSS_PORT0_SAR_CLK.h"
  21:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** 
  22:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** #if defined CYREG_PERI_DIV_CMD
  23:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** 
  24:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** /*******************************************************************************
  25:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** * Function Name: PDSS_PORT0_SAR_CLK_StartEx
  26:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** ********************************************************************************
  27:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** *
  28:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** * Summary:
  29:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** *  Starts the clock, aligned to the specified running clock.
  30:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** *
  31:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** * Parameters:
  32:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** *  alignClkDiv:  The divider to which phase alignment is performed when the
  33:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** *    clock is started.
  34:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** *
  35:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** * Returns:
  36:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** *  None
  37:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** *
  38:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** *******************************************************************************/
  39:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** void PDSS_PORT0_SAR_CLK_StartEx(uint32 alignClkDiv)
  40:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** {
 296              		.loc 1 40 0
 297              		.cfi_startproc
 298              		@ args = 0, pretend = 0, frame = 0
 299              		@ frame_needed = 0, uses_anonymous_args = 0
 300              		@ link register save eliminated.
 301              	.LVL0:
  41:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c ****     /* Make sure any previous start command has finished. */
  42:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c ****     while((PDSS_PORT0_SAR_CLK_CMD_REG & PDSS_PORT0_SAR_CLK_CMD_ENABLE_MASK) != 0u)
 302              		.loc 1 42 0
 303 0000 044A     		ldr	r2, .L5
 304              	.L2:
ARM GAS  e:\temp\ccCoqDxN.s 			page 21


 305              		.loc 1 42 0 is_stmt 0 discriminator 1
 306 0002 1368     		ldr	r3, [r2]
 307 0004 002B     		cmp	r3, #0
 308 0006 FCDB     		blt	.L2
  43:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c ****     {
  44:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c ****     }
  45:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c ****     
  46:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c ****     /* Specify the target divider and it's alignment divider, and enable. */
  47:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c ****     PDSS_PORT0_SAR_CLK_CMD_REG =
  48:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c ****         ((uint32)PDSS_PORT0_SAR_CLK__DIV_ID << PDSS_PORT0_SAR_CLK_CMD_DIV_SHIFT)|
  49:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c ****         (alignClkDiv << PDSS_PORT0_SAR_CLK_CMD_PA_DIV_SHIFT) |
 309              		.loc 1 49 0 is_stmt 1
 310 0008 034B     		ldr	r3, .L5+4
 311 000a 0002     		lsls	r0, r0, #8
 312              	.LVL1:
 313 000c 1843     		orrs	r0, r3
  47:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c ****         ((uint32)PDSS_PORT0_SAR_CLK__DIV_ID << PDSS_PORT0_SAR_CLK_CMD_DIV_SHIFT)|
 314              		.loc 1 47 0
 315 000e 014B     		ldr	r3, .L5
  50:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c ****         (uint32)PDSS_PORT0_SAR_CLK_CMD_ENABLE_MASK;
  51:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** }
 316              		.loc 1 51 0
 317              		@ sp needed
  47:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c ****         ((uint32)PDSS_PORT0_SAR_CLK__DIV_ID << PDSS_PORT0_SAR_CLK_CMD_DIV_SHIFT)|
 318              		.loc 1 47 0
 319 0010 1860     		str	r0, [r3]
 320              		.loc 1 51 0
 321 0012 7047     		bx	lr
 322              	.L6:
 323              		.align	2
 324              	.L5:
 325 0014 00000140 		.word	1073807360
 326 0018 05000080 		.word	-2147483643
 327              		.cfi_endproc
 328              	.LFE0:
 329              		.size	PDSS_PORT0_SAR_CLK_StartEx, .-PDSS_PORT0_SAR_CLK_StartEx
 330              		.section	.text.PDSS_PORT0_SAR_CLK_Stop,"ax",%progbits
 331              		.align	1
 332              		.global	PDSS_PORT0_SAR_CLK_Stop
 333              		.code	16
 334              		.thumb_func
 335              		.type	PDSS_PORT0_SAR_CLK_Stop, %function
 336              	PDSS_PORT0_SAR_CLK_Stop:
 337              	.LFB1:
  52:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** 
  53:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** #else
  54:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** 
  55:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** /*******************************************************************************
  56:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** * Function Name: PDSS_PORT0_SAR_CLK_Start
  57:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** ********************************************************************************
  58:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** *
  59:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** * Summary:
  60:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** *  Starts the clock.
  61:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** *
  62:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** * Parameters:
  63:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** *  None
  64:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** *
ARM GAS  e:\temp\ccCoqDxN.s 			page 22


  65:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** * Returns:
  66:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** *  None
  67:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** *
  68:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** *******************************************************************************/
  69:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** 
  70:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** void PDSS_PORT0_SAR_CLK_Start(void)
  71:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** {
  72:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c ****     /* Set the bit to enable the clock. */
  73:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c ****     PDSS_PORT0_SAR_CLK_ENABLE_REG |= PDSS_PORT0_SAR_CLK__ENABLE_MASK;
  74:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** }
  75:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** 
  76:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** #endif /* CYREG_PERI_DIV_CMD */
  77:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** 
  78:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** 
  79:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** /*******************************************************************************
  80:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** * Function Name: PDSS_PORT0_SAR_CLK_Stop
  81:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** ********************************************************************************
  82:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** *
  83:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** * Summary:
  84:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** *  Stops the clock and returns immediately. This API does not require the
  85:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** *  source clock to be running but may return before the hardware is actually
  86:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** *  disabled.
  87:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** *
  88:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** * Parameters:
  89:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** *  None
  90:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** *
  91:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** * Returns:
  92:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** *  None
  93:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** *
  94:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** *******************************************************************************/
  95:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** void PDSS_PORT0_SAR_CLK_Stop(void)
  96:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** {
 338              		.loc 1 96 0
 339              		.cfi_startproc
 340              		@ args = 0, pretend = 0, frame = 0
 341              		@ frame_needed = 0, uses_anonymous_args = 0
 342              		@ link register save eliminated.
  97:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** #if defined CYREG_PERI_DIV_CMD
  98:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** 
  99:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c ****     /* Make sure any previous start command has finished. */
 100:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c ****     while((PDSS_PORT0_SAR_CLK_CMD_REG & PDSS_PORT0_SAR_CLK_CMD_ENABLE_MASK) != 0u)
 343              		.loc 1 100 0
 344 0000 034A     		ldr	r2, .L10
 345              	.L8:
 346              		.loc 1 100 0 is_stmt 0 discriminator 1
 347 0002 1368     		ldr	r3, [r2]
 348 0004 002B     		cmp	r3, #0
 349 0006 FCDB     		blt	.L8
 101:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c ****     {
 102:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c ****     }
 103:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c ****     
 104:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c ****     /* Specify the target divider and it's alignment divider, and disable. */
 105:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c ****     PDSS_PORT0_SAR_CLK_CMD_REG =
 350              		.loc 1 105 0 is_stmt 1
 351 0008 024A     		ldr	r2, .L10+4
 352 000a 014B     		ldr	r3, .L10
 106:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c ****         ((uint32)PDSS_PORT0_SAR_CLK__DIV_ID << PDSS_PORT0_SAR_CLK_CMD_DIV_SHIFT)|
ARM GAS  e:\temp\ccCoqDxN.s 			page 23


 107:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c ****         ((uint32)PDSS_PORT0_SAR_CLK_CMD_DISABLE_MASK);
 108:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** 
 109:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** #else
 110:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** 
 111:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c ****     /* Clear the bit to disable the clock. */
 112:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c ****     PDSS_PORT0_SAR_CLK_ENABLE_REG &= (uint32)(~PDSS_PORT0_SAR_CLK__ENABLE_MASK);
 113:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c ****     
 114:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** #endif /* CYREG_PERI_DIV_CMD */
 115:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** }
 353              		.loc 1 115 0
 354              		@ sp needed
 105:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c ****         ((uint32)PDSS_PORT0_SAR_CLK__DIV_ID << PDSS_PORT0_SAR_CLK_CMD_DIV_SHIFT)|
 355              		.loc 1 105 0
 356 000c 1A60     		str	r2, [r3]
 357              		.loc 1 115 0
 358 000e 7047     		bx	lr
 359              	.L11:
 360              		.align	2
 361              	.L10:
 362 0010 00000140 		.word	1073807360
 363 0014 05000040 		.word	1073741829
 364              		.cfi_endproc
 365              	.LFE1:
 366              		.size	PDSS_PORT0_SAR_CLK_Stop, .-PDSS_PORT0_SAR_CLK_Stop
 367              		.section	.text.PDSS_PORT0_SAR_CLK_SetFractionalDividerRegister,"ax",%progbits
 368              		.align	1
 369              		.global	PDSS_PORT0_SAR_CLK_SetFractionalDividerRegister
 370              		.code	16
 371              		.thumb_func
 372              		.type	PDSS_PORT0_SAR_CLK_SetFractionalDividerRegister, %function
 373              	PDSS_PORT0_SAR_CLK_SetFractionalDividerRegister:
 374              	.LFB2:
 116:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** 
 117:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** 
 118:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** /*******************************************************************************
 119:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** * Function Name: PDSS_PORT0_SAR_CLK_SetFractionalDividerRegister
 120:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** ********************************************************************************
 121:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** *
 122:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** * Summary:
 123:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** *  Modifies the clock divider and the fractional divider.
 124:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** *
 125:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** * Parameters:
 126:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** *  clkDivider:  Divider register value (0-65535). This value is NOT the
 127:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** *    divider; the clock hardware divides by clkDivider plus one. For example,
 128:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** *    to divide the clock by 2, this parameter should be set to 1.
 129:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** *  fracDivider:  Fractional Divider register value (0-31).
 130:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** * Returns:
 131:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** *  None
 132:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** *
 133:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** *******************************************************************************/
 134:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** void PDSS_PORT0_SAR_CLK_SetFractionalDividerRegister(uint16 clkDivider, uint8 clkFractional)
 135:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** {
 375              		.loc 1 135 0
 376              		.cfi_startproc
 377              		@ args = 0, pretend = 0, frame = 0
 378              		@ frame_needed = 0, uses_anonymous_args = 0
 379              	.LVL2:
ARM GAS  e:\temp\ccCoqDxN.s 			page 24


 136:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c ****     uint32 maskVal;
 137:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c ****     uint32 regVal;
 138:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c ****     
 139:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** #if defined (PDSS_PORT0_SAR_CLK__FRAC_MASK) || defined (CYREG_PERI_DIV_CMD)
 140:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c ****     
 141:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** 	/* get all but divider bits */
 142:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c ****     maskVal = PDSS_PORT0_SAR_CLK_DIV_REG & 
 143:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c ****                     (uint32)(~(uint32)(PDSS_PORT0_SAR_CLK_DIV_INT_MASK | PDSS_PORT0_SAR_CLK_DIV_FRA
 144:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** 	/* combine mask and new divider vals into 32-bit value */
 145:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c ****     regVal = maskVal |
 380              		.loc 1 145 0
 381 0000 FF22     		movs	r2, #255
 382 0002 C900     		lsls	r1, r1, #3
 383              	.LVL3:
 384 0004 1140     		ands	r1, r2
 385 0006 0202     		lsls	r2, r0, #8
 386 0008 1143     		orrs	r1, r2
 387 000a 0723     		movs	r3, #7
 388 000c 0800     		movs	r0, r1
 389              	.LVL4:
 135:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c ****     uint32 maskVal;
 390              		.loc 1 135 0
 391 000e 30B5     		push	{r4, r5, lr}
 392              		.cfi_def_cfa_offset 12
 393              		.cfi_offset 4, -12
 394              		.cfi_offset 5, -8
 395              		.cfi_offset 14, -4
 142:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c ****                     (uint32)(~(uint32)(PDSS_PORT0_SAR_CLK_DIV_INT_MASK | PDSS_PORT0_SAR_CLK_DIV_FRA
 396              		.loc 1 142 0
 397 0010 024C     		ldr	r4, .L13
 146:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c ****         ((uint32)((uint32)clkDivider <<  PDSS_PORT0_SAR_CLK_DIV_INT_SHIFT) & PDSS_PORT0_SAR_CLK_DIV
 147:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c ****         ((uint32)((uint32)clkFractional << PDSS_PORT0_SAR_CLK_DIV_FRAC_SHIFT) & PDSS_PORT0_SAR_CLK_
 148:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c ****     
 149:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** #else
 150:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c ****     /* get all but integer divider bits */
 151:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c ****     maskVal = PDSS_PORT0_SAR_CLK_DIV_REG & (uint32)(~(uint32)PDSS_PORT0_SAR_CLK__DIVIDER_MASK);
 152:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c ****     /* combine mask and new divider val into 32-bit value */
 153:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c ****     regVal = clkDivider | maskVal;
 154:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c ****     
 155:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** #endif /* PDSS_PORT0_SAR_CLK__FRAC_MASK || CYREG_PERI_DIV_CMD */
 156:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** 
 157:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c ****     PDSS_PORT0_SAR_CLK_DIV_REG = regVal;
 158:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** }
 398              		.loc 1 158 0
 399              		@ sp needed
 142:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c ****                     (uint32)(~(uint32)(PDSS_PORT0_SAR_CLK_DIV_INT_MASK | PDSS_PORT0_SAR_CLK_DIV_FRA
 400              		.loc 1 142 0
 401 0012 2568     		ldr	r5, [r4]
 402              	.LVL5:
 145:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c ****         ((uint32)((uint32)clkDivider <<  PDSS_PORT0_SAR_CLK_DIV_INT_SHIFT) & PDSS_PORT0_SAR_CLK_DIV
 403              		.loc 1 145 0
 404 0014 2B40     		ands	r3, r5
 405              	.LVL6:
 406 0016 1843     		orrs	r0, r3
 407              	.LVL7:
 157:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** }
 408              		.loc 1 157 0
ARM GAS  e:\temp\ccCoqDxN.s 			page 25


 409 0018 2060     		str	r0, [r4]
 410              		.loc 1 158 0
 411 001a 30BD     		pop	{r4, r5, pc}
 412              	.L14:
 413              		.align	2
 414              	.L13:
 415 001c 14020140 		.word	1073807892
 416              		.cfi_endproc
 417              	.LFE2:
 418              		.size	PDSS_PORT0_SAR_CLK_SetFractionalDividerRegister, .-PDSS_PORT0_SAR_CLK_SetFractionalDividerRe
 419              		.section	.text.PDSS_PORT0_SAR_CLK_GetDividerRegister,"ax",%progbits
 420              		.align	1
 421              		.global	PDSS_PORT0_SAR_CLK_GetDividerRegister
 422              		.code	16
 423              		.thumb_func
 424              		.type	PDSS_PORT0_SAR_CLK_GetDividerRegister, %function
 425              	PDSS_PORT0_SAR_CLK_GetDividerRegister:
 426              	.LFB3:
 159:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** 
 160:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** 
 161:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** /*******************************************************************************
 162:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** * Function Name: PDSS_PORT0_SAR_CLK_GetDividerRegister
 163:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** ********************************************************************************
 164:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** *
 165:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** * Summary:
 166:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** *  Gets the clock divider register value.
 167:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** *
 168:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** * Parameters:
 169:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** *  None
 170:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** *
 171:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** * Returns:
 172:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** *  Divide value of the clock minus 1. For example, if the clock is set to
 173:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** *  divide by 2, the return value will be 1.
 174:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** *
 175:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** *******************************************************************************/
 176:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** uint16 PDSS_PORT0_SAR_CLK_GetDividerRegister(void)
 177:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** {
 427              		.loc 1 177 0
 428              		.cfi_startproc
 429              		@ args = 0, pretend = 0, frame = 0
 430              		@ frame_needed = 0, uses_anonymous_args = 0
 431              		@ link register save eliminated.
 178:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c ****     return (uint16)((PDSS_PORT0_SAR_CLK_DIV_REG & PDSS_PORT0_SAR_CLK_DIV_INT_MASK)
 432              		.loc 1 178 0
 433 0000 024B     		ldr	r3, .L16
 179:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c ****         >> PDSS_PORT0_SAR_CLK_DIV_INT_SHIFT);
 180:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** }
 434              		.loc 1 180 0
 435              		@ sp needed
 178:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c ****     return (uint16)((PDSS_PORT0_SAR_CLK_DIV_REG & PDSS_PORT0_SAR_CLK_DIV_INT_MASK)
 436              		.loc 1 178 0
 437 0002 1868     		ldr	r0, [r3]
 438 0004 000A     		lsrs	r0, r0, #8
 439 0006 80B2     		uxth	r0, r0
 440              		.loc 1 180 0
 441 0008 7047     		bx	lr
 442              	.L17:
ARM GAS  e:\temp\ccCoqDxN.s 			page 26


 443 000a C046     		.align	2
 444              	.L16:
 445 000c 14020140 		.word	1073807892
 446              		.cfi_endproc
 447              	.LFE3:
 448              		.size	PDSS_PORT0_SAR_CLK_GetDividerRegister, .-PDSS_PORT0_SAR_CLK_GetDividerRegister
 449              		.section	.text.PDSS_PORT0_SAR_CLK_GetFractionalDividerRegister,"ax",%progbits
 450              		.align	1
 451              		.global	PDSS_PORT0_SAR_CLK_GetFractionalDividerRegister
 452              		.code	16
 453              		.thumb_func
 454              		.type	PDSS_PORT0_SAR_CLK_GetFractionalDividerRegister, %function
 455              	PDSS_PORT0_SAR_CLK_GetFractionalDividerRegister:
 456              	.LFB4:
 181:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** 
 182:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** 
 183:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** /*******************************************************************************
 184:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** * Function Name: PDSS_PORT0_SAR_CLK_GetFractionalDividerRegister
 185:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** ********************************************************************************
 186:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** *
 187:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** * Summary:
 188:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** *  Gets the clock fractional divider register value.
 189:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** *
 190:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** * Parameters:
 191:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** *  None
 192:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** *
 193:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** * Returns:
 194:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** *  Fractional Divide value of the clock
 195:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** *  0 if the fractional divider is not in use.
 196:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** *
 197:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** *******************************************************************************/
 198:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** uint8 PDSS_PORT0_SAR_CLK_GetFractionalDividerRegister(void)
 199:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** {
 457              		.loc 1 199 0
 458              		.cfi_startproc
 459              		@ args = 0, pretend = 0, frame = 0
 460              		@ frame_needed = 0, uses_anonymous_args = 0
 461              		@ link register save eliminated.
 200:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** #if defined (PDSS_PORT0_SAR_CLK__FRAC_MASK)
 201:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c ****     /* return fractional divider bits */
 202:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c ****     return (uint8)((PDSS_PORT0_SAR_CLK_DIV_REG & PDSS_PORT0_SAR_CLK_DIV_FRAC_MASK)
 203:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c ****         >> PDSS_PORT0_SAR_CLK_DIV_FRAC_SHIFT);
 204:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** #else
 205:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c ****     return 0u;
 206:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** #endif /* PDSS_PORT0_SAR_CLK__FRAC_MASK */
 207:Generated_Source\PSoC4/PDSS_PORT0_SAR_CLK.c **** }
 462              		.loc 1 207 0
 463 0000 0020     		movs	r0, #0
 464              		@ sp needed
 465 0002 7047     		bx	lr
 466              		.cfi_endproc
 467              	.LFE4:
 468              		.size	PDSS_PORT0_SAR_CLK_GetFractionalDividerRegister, .-PDSS_PORT0_SAR_CLK_GetFractionalDividerRe
 469              		.text
 470              	.Letext0:
 471              		.file 2 "Generated_Source\\PSoC4/cytypes.h"
 472              		.section	.debug_info,"",%progbits
ARM GAS  e:\temp\ccCoqDxN.s 			page 27


 473              	.Ldebug_info0:
 474 0000 62010000 		.4byte	0x162
 475 0004 0400     		.2byte	0x4
 476 0006 00000000 		.4byte	.Ldebug_abbrev0
 477 000a 04       		.byte	0x4
 478 000b 01       		.uleb128 0x1
 479 000c 79010000 		.4byte	.LASF25
 480 0010 0C       		.byte	0xc
 481 0011 01010000 		.4byte	.LASF26
 482 0015 85020000 		.4byte	.LASF27
 483 0019 00000000 		.4byte	.Ldebug_ranges0+0
 484 001d 00000000 		.4byte	0
 485 0021 00000000 		.4byte	.Ldebug_line0
 486 0025 02       		.uleb128 0x2
 487 0026 01       		.byte	0x1
 488 0027 06       		.byte	0x6
 489 0028 79020000 		.4byte	.LASF0
 490 002c 02       		.uleb128 0x2
 491 002d 01       		.byte	0x1
 492 002e 08       		.byte	0x8
 493 002f 44000000 		.4byte	.LASF1
 494 0033 02       		.uleb128 0x2
 495 0034 02       		.byte	0x2
 496 0035 05       		.byte	0x5
 497 0036 48020000 		.4byte	.LASF2
 498 003a 02       		.uleb128 0x2
 499 003b 02       		.byte	0x2
 500 003c 07       		.byte	0x7
 501 003d A5000000 		.4byte	.LASF3
 502 0041 02       		.uleb128 0x2
 503 0042 04       		.byte	0x4
 504 0043 05       		.byte	0x5
 505 0044 58020000 		.4byte	.LASF4
 506 0048 02       		.uleb128 0x2
 507 0049 04       		.byte	0x4
 508 004a 07       		.byte	0x7
 509 004b 78000000 		.4byte	.LASF5
 510 004f 02       		.uleb128 0x2
 511 0050 08       		.byte	0x8
 512 0051 05       		.byte	0x5
 513 0052 35020000 		.4byte	.LASF6
 514 0056 02       		.uleb128 0x2
 515 0057 08       		.byte	0x8
 516 0058 07       		.byte	0x7
 517 0059 62010000 		.4byte	.LASF7
 518 005d 03       		.uleb128 0x3
 519 005e 04       		.byte	0x4
 520 005f 05       		.byte	0x5
 521 0060 696E7400 		.ascii	"int\000"
 522 0064 02       		.uleb128 0x2
 523 0065 04       		.byte	0x4
 524 0066 07       		.byte	0x7
 525 0067 55010000 		.4byte	.LASF8
 526 006b 04       		.uleb128 0x4
 527 006c 52020000 		.4byte	.LASF9
 528 0070 02       		.byte	0x2
 529 0071 E401     		.2byte	0x1e4
ARM GAS  e:\temp\ccCoqDxN.s 			page 28


 530 0073 2C000000 		.4byte	0x2c
 531 0077 04       		.uleb128 0x4
 532 0078 47010000 		.4byte	.LASF10
 533 007c 02       		.byte	0x2
 534 007d E501     		.2byte	0x1e5
 535 007f 3A000000 		.4byte	0x3a
 536 0083 04       		.uleb128 0x4
 537 0084 4E010000 		.4byte	.LASF11
 538 0088 02       		.byte	0x2
 539 0089 E601     		.2byte	0x1e6
 540 008b 48000000 		.4byte	0x48
 541 008f 02       		.uleb128 0x2
 542 0090 04       		.byte	0x4
 543 0091 04       		.byte	0x4
 544 0092 3E000000 		.4byte	.LASF12
 545 0096 02       		.uleb128 0x2
 546 0097 08       		.byte	0x8
 547 0098 04       		.byte	0x4
 548 0099 FA000000 		.4byte	.LASF13
 549 009d 02       		.uleb128 0x2
 550 009e 01       		.byte	0x1
 551 009f 08       		.byte	0x8
 552 00a0 43020000 		.4byte	.LASF14
 553 00a4 04       		.uleb128 0x4
 554 00a5 00000000 		.4byte	.LASF15
 555 00a9 02       		.byte	0x2
 556 00aa 9002     		.2byte	0x290
 557 00ac B0000000 		.4byte	0xb0
 558 00b0 05       		.uleb128 0x5
 559 00b1 83000000 		.4byte	0x83
 560 00b5 06       		.uleb128 0x6
 561 00b6 8A000000 		.4byte	.LASF16
 562 00ba 01       		.byte	0x1
 563 00bb 27       		.byte	0x27
 564 00bc 00000000 		.4byte	.LFB0
 565 00c0 1C000000 		.4byte	.LFE0-.LFB0
 566 00c4 01       		.uleb128 0x1
 567 00c5 9C       		.byte	0x9c
 568 00c6 DA000000 		.4byte	0xda
 569 00ca 07       		.uleb128 0x7
 570 00cb 2D010000 		.4byte	.LASF18
 571 00cf 01       		.byte	0x1
 572 00d0 27       		.byte	0x27
 573 00d1 83000000 		.4byte	0x83
 574 00d5 00000000 		.4byte	.LLST0
 575 00d9 00       		.byte	0
 576 00da 08       		.uleb128 0x8
 577 00db 61020000 		.4byte	.LASF28
 578 00df 01       		.byte	0x1
 579 00e0 5F       		.byte	0x5f
 580 00e1 00000000 		.4byte	.LFB1
 581 00e5 18000000 		.4byte	.LFE1-.LFB1
 582 00e9 01       		.uleb128 0x1
 583 00ea 9C       		.byte	0x9c
 584 00eb 06       		.uleb128 0x6
 585 00ec B8000000 		.4byte	.LASF17
 586 00f0 01       		.byte	0x1
ARM GAS  e:\temp\ccCoqDxN.s 			page 29


 587 00f1 86       		.byte	0x86
 588 00f2 00000000 		.4byte	.LFB2
 589 00f6 20000000 		.4byte	.LFE2-.LFB2
 590 00fa 01       		.uleb128 0x1
 591 00fb 9C       		.byte	0x9c
 592 00fc 3B010000 		.4byte	0x13b
 593 0100 07       		.uleb128 0x7
 594 0101 EF000000 		.4byte	.LASF19
 595 0105 01       		.byte	0x1
 596 0106 86       		.byte	0x86
 597 0107 77000000 		.4byte	0x77
 598 010b 21000000 		.4byte	.LLST1
 599 010f 07       		.uleb128 0x7
 600 0110 39010000 		.4byte	.LASF20
 601 0114 01       		.byte	0x1
 602 0115 86       		.byte	0x86
 603 0116 6B000000 		.4byte	0x6b
 604 011a 42000000 		.4byte	.LLST2
 605 011e 09       		.uleb128 0x9
 606 011f 06000000 		.4byte	.LASF21
 607 0123 01       		.byte	0x1
 608 0124 88       		.byte	0x88
 609 0125 83000000 		.4byte	0x83
 610 0129 63000000 		.4byte	.LLST3
 611 012d 0A       		.uleb128 0xa
 612 012e E8000000 		.4byte	.LASF22
 613 0132 01       		.byte	0x1
 614 0133 89       		.byte	0x89
 615 0134 83000000 		.4byte	0x83
 616 0138 01       		.uleb128 0x1
 617 0139 50       		.byte	0x50
 618 013a 00       		.byte	0
 619 013b 0B       		.uleb128 0xb
 620 013c 52000000 		.4byte	.LASF23
 621 0140 01       		.byte	0x1
 622 0141 B0       		.byte	0xb0
 623 0142 77000000 		.4byte	0x77
 624 0146 00000000 		.4byte	.LFB3
 625 014a 10000000 		.4byte	.LFE3-.LFB3
 626 014e 01       		.uleb128 0x1
 627 014f 9C       		.byte	0x9c
 628 0150 0B       		.uleb128 0xb
 629 0151 0E000000 		.4byte	.LASF24
 630 0155 01       		.byte	0x1
 631 0156 C6       		.byte	0xc6
 632 0157 6B000000 		.4byte	0x6b
 633 015b 00000000 		.4byte	.LFB4
 634 015f 04000000 		.4byte	.LFE4-.LFB4
 635 0163 01       		.uleb128 0x1
 636 0164 9C       		.byte	0x9c
 637 0165 00       		.byte	0
 638              		.section	.debug_abbrev,"",%progbits
 639              	.Ldebug_abbrev0:
 640 0000 01       		.uleb128 0x1
 641 0001 11       		.uleb128 0x11
 642 0002 01       		.byte	0x1
 643 0003 25       		.uleb128 0x25
ARM GAS  e:\temp\ccCoqDxN.s 			page 30


 644 0004 0E       		.uleb128 0xe
 645 0005 13       		.uleb128 0x13
 646 0006 0B       		.uleb128 0xb
 647 0007 03       		.uleb128 0x3
 648 0008 0E       		.uleb128 0xe
 649 0009 1B       		.uleb128 0x1b
 650 000a 0E       		.uleb128 0xe
 651 000b 55       		.uleb128 0x55
 652 000c 17       		.uleb128 0x17
 653 000d 11       		.uleb128 0x11
 654 000e 01       		.uleb128 0x1
 655 000f 10       		.uleb128 0x10
 656 0010 17       		.uleb128 0x17
 657 0011 00       		.byte	0
 658 0012 00       		.byte	0
 659 0013 02       		.uleb128 0x2
 660 0014 24       		.uleb128 0x24
 661 0015 00       		.byte	0
 662 0016 0B       		.uleb128 0xb
 663 0017 0B       		.uleb128 0xb
 664 0018 3E       		.uleb128 0x3e
 665 0019 0B       		.uleb128 0xb
 666 001a 03       		.uleb128 0x3
 667 001b 0E       		.uleb128 0xe
 668 001c 00       		.byte	0
 669 001d 00       		.byte	0
 670 001e 03       		.uleb128 0x3
 671 001f 24       		.uleb128 0x24
 672 0020 00       		.byte	0
 673 0021 0B       		.uleb128 0xb
 674 0022 0B       		.uleb128 0xb
 675 0023 3E       		.uleb128 0x3e
 676 0024 0B       		.uleb128 0xb
 677 0025 03       		.uleb128 0x3
 678 0026 08       		.uleb128 0x8
 679 0027 00       		.byte	0
 680 0028 00       		.byte	0
 681 0029 04       		.uleb128 0x4
 682 002a 16       		.uleb128 0x16
 683 002b 00       		.byte	0
 684 002c 03       		.uleb128 0x3
 685 002d 0E       		.uleb128 0xe
 686 002e 3A       		.uleb128 0x3a
 687 002f 0B       		.uleb128 0xb
 688 0030 3B       		.uleb128 0x3b
 689 0031 05       		.uleb128 0x5
 690 0032 49       		.uleb128 0x49
 691 0033 13       		.uleb128 0x13
 692 0034 00       		.byte	0
 693 0035 00       		.byte	0
 694 0036 05       		.uleb128 0x5
 695 0037 35       		.uleb128 0x35
 696 0038 00       		.byte	0
 697 0039 49       		.uleb128 0x49
 698 003a 13       		.uleb128 0x13
 699 003b 00       		.byte	0
 700 003c 00       		.byte	0
ARM GAS  e:\temp\ccCoqDxN.s 			page 31


 701 003d 06       		.uleb128 0x6
 702 003e 2E       		.uleb128 0x2e
 703 003f 01       		.byte	0x1
 704 0040 3F       		.uleb128 0x3f
 705 0041 19       		.uleb128 0x19
 706 0042 03       		.uleb128 0x3
 707 0043 0E       		.uleb128 0xe
 708 0044 3A       		.uleb128 0x3a
 709 0045 0B       		.uleb128 0xb
 710 0046 3B       		.uleb128 0x3b
 711 0047 0B       		.uleb128 0xb
 712 0048 27       		.uleb128 0x27
 713 0049 19       		.uleb128 0x19
 714 004a 11       		.uleb128 0x11
 715 004b 01       		.uleb128 0x1
 716 004c 12       		.uleb128 0x12
 717 004d 06       		.uleb128 0x6
 718 004e 40       		.uleb128 0x40
 719 004f 18       		.uleb128 0x18
 720 0050 9742     		.uleb128 0x2117
 721 0052 19       		.uleb128 0x19
 722 0053 01       		.uleb128 0x1
 723 0054 13       		.uleb128 0x13
 724 0055 00       		.byte	0
 725 0056 00       		.byte	0
 726 0057 07       		.uleb128 0x7
 727 0058 05       		.uleb128 0x5
 728 0059 00       		.byte	0
 729 005a 03       		.uleb128 0x3
 730 005b 0E       		.uleb128 0xe
 731 005c 3A       		.uleb128 0x3a
 732 005d 0B       		.uleb128 0xb
 733 005e 3B       		.uleb128 0x3b
 734 005f 0B       		.uleb128 0xb
 735 0060 49       		.uleb128 0x49
 736 0061 13       		.uleb128 0x13
 737 0062 02       		.uleb128 0x2
 738 0063 17       		.uleb128 0x17
 739 0064 00       		.byte	0
 740 0065 00       		.byte	0
 741 0066 08       		.uleb128 0x8
 742 0067 2E       		.uleb128 0x2e
 743 0068 00       		.byte	0
 744 0069 3F       		.uleb128 0x3f
 745 006a 19       		.uleb128 0x19
 746 006b 03       		.uleb128 0x3
 747 006c 0E       		.uleb128 0xe
 748 006d 3A       		.uleb128 0x3a
 749 006e 0B       		.uleb128 0xb
 750 006f 3B       		.uleb128 0x3b
 751 0070 0B       		.uleb128 0xb
 752 0071 27       		.uleb128 0x27
 753 0072 19       		.uleb128 0x19
 754 0073 11       		.uleb128 0x11
 755 0074 01       		.uleb128 0x1
 756 0075 12       		.uleb128 0x12
 757 0076 06       		.uleb128 0x6
ARM GAS  e:\temp\ccCoqDxN.s 			page 32


 758 0077 40       		.uleb128 0x40
 759 0078 18       		.uleb128 0x18
 760 0079 9742     		.uleb128 0x2117
 761 007b 19       		.uleb128 0x19
 762 007c 00       		.byte	0
 763 007d 00       		.byte	0
 764 007e 09       		.uleb128 0x9
 765 007f 34       		.uleb128 0x34
 766 0080 00       		.byte	0
 767 0081 03       		.uleb128 0x3
 768 0082 0E       		.uleb128 0xe
 769 0083 3A       		.uleb128 0x3a
 770 0084 0B       		.uleb128 0xb
 771 0085 3B       		.uleb128 0x3b
 772 0086 0B       		.uleb128 0xb
 773 0087 49       		.uleb128 0x49
 774 0088 13       		.uleb128 0x13
 775 0089 02       		.uleb128 0x2
 776 008a 17       		.uleb128 0x17
 777 008b 00       		.byte	0
 778 008c 00       		.byte	0
 779 008d 0A       		.uleb128 0xa
 780 008e 34       		.uleb128 0x34
 781 008f 00       		.byte	0
 782 0090 03       		.uleb128 0x3
 783 0091 0E       		.uleb128 0xe
 784 0092 3A       		.uleb128 0x3a
 785 0093 0B       		.uleb128 0xb
 786 0094 3B       		.uleb128 0x3b
 787 0095 0B       		.uleb128 0xb
 788 0096 49       		.uleb128 0x49
 789 0097 13       		.uleb128 0x13
 790 0098 02       		.uleb128 0x2
 791 0099 18       		.uleb128 0x18
 792 009a 00       		.byte	0
 793 009b 00       		.byte	0
 794 009c 0B       		.uleb128 0xb
 795 009d 2E       		.uleb128 0x2e
 796 009e 00       		.byte	0
 797 009f 3F       		.uleb128 0x3f
 798 00a0 19       		.uleb128 0x19
 799 00a1 03       		.uleb128 0x3
 800 00a2 0E       		.uleb128 0xe
 801 00a3 3A       		.uleb128 0x3a
 802 00a4 0B       		.uleb128 0xb
 803 00a5 3B       		.uleb128 0x3b
 804 00a6 0B       		.uleb128 0xb
 805 00a7 27       		.uleb128 0x27
 806 00a8 19       		.uleb128 0x19
 807 00a9 49       		.uleb128 0x49
 808 00aa 13       		.uleb128 0x13
 809 00ab 11       		.uleb128 0x11
 810 00ac 01       		.uleb128 0x1
 811 00ad 12       		.uleb128 0x12
 812 00ae 06       		.uleb128 0x6
 813 00af 40       		.uleb128 0x40
 814 00b0 18       		.uleb128 0x18
ARM GAS  e:\temp\ccCoqDxN.s 			page 33


 815 00b1 9742     		.uleb128 0x2117
 816 00b3 19       		.uleb128 0x19
 817 00b4 00       		.byte	0
 818 00b5 00       		.byte	0
 819 00b6 00       		.byte	0
 820              		.section	.debug_loc,"",%progbits
 821              	.Ldebug_loc0:
 822              	.LLST0:
 823 0000 00000000 		.4byte	.LVL0
 824 0004 0C000000 		.4byte	.LVL1
 825 0008 0100     		.2byte	0x1
 826 000a 50       		.byte	0x50
 827 000b 0C000000 		.4byte	.LVL1
 828 000f 1C000000 		.4byte	.LFE0
 829 0013 0400     		.2byte	0x4
 830 0015 F3       		.byte	0xf3
 831 0016 01       		.uleb128 0x1
 832 0017 50       		.byte	0x50
 833 0018 9F       		.byte	0x9f
 834 0019 00000000 		.4byte	0
 835 001d 00000000 		.4byte	0
 836              	.LLST1:
 837 0021 00000000 		.4byte	.LVL2
 838 0025 0E000000 		.4byte	.LVL4
 839 0029 0100     		.2byte	0x1
 840 002b 50       		.byte	0x50
 841 002c 0E000000 		.4byte	.LVL4
 842 0030 20000000 		.4byte	.LFE2
 843 0034 0400     		.2byte	0x4
 844 0036 F3       		.byte	0xf3
 845 0037 01       		.uleb128 0x1
 846 0038 50       		.byte	0x50
 847 0039 9F       		.byte	0x9f
 848 003a 00000000 		.4byte	0
 849 003e 00000000 		.4byte	0
 850              	.LLST2:
 851 0042 00000000 		.4byte	.LVL2
 852 0046 04000000 		.4byte	.LVL3
 853 004a 0100     		.2byte	0x1
 854 004c 51       		.byte	0x51
 855 004d 04000000 		.4byte	.LVL3
 856 0051 20000000 		.4byte	.LFE2
 857 0055 0400     		.2byte	0x4
 858 0057 F3       		.byte	0xf3
 859 0058 01       		.uleb128 0x1
 860 0059 51       		.byte	0x51
 861 005a 9F       		.byte	0x9f
 862 005b 00000000 		.4byte	0
 863 005f 00000000 		.4byte	0
 864              	.LLST3:
 865 0063 14000000 		.4byte	.LVL5
 866 0067 16000000 		.4byte	.LVL6
 867 006b 0500     		.2byte	0x5
 868 006d 75       		.byte	0x75
 869 006e 00       		.sleb128 0
 870 006f 37       		.byte	0x37
 871 0070 1A       		.byte	0x1a
ARM GAS  e:\temp\ccCoqDxN.s 			page 34


 872 0071 9F       		.byte	0x9f
 873 0072 16000000 		.4byte	.LVL6
 874 0076 20000000 		.4byte	.LFE2
 875 007a 0100     		.2byte	0x1
 876 007c 53       		.byte	0x53
 877 007d 00000000 		.4byte	0
 878 0081 00000000 		.4byte	0
 879              		.section	.debug_aranges,"",%progbits
 880 0000 3C000000 		.4byte	0x3c
 881 0004 0200     		.2byte	0x2
 882 0006 00000000 		.4byte	.Ldebug_info0
 883 000a 04       		.byte	0x4
 884 000b 00       		.byte	0
 885 000c 0000     		.2byte	0
 886 000e 0000     		.2byte	0
 887 0010 00000000 		.4byte	.LFB0
 888 0014 1C000000 		.4byte	.LFE0-.LFB0
 889 0018 00000000 		.4byte	.LFB1
 890 001c 18000000 		.4byte	.LFE1-.LFB1
 891 0020 00000000 		.4byte	.LFB2
 892 0024 20000000 		.4byte	.LFE2-.LFB2
 893 0028 00000000 		.4byte	.LFB3
 894 002c 10000000 		.4byte	.LFE3-.LFB3
 895 0030 00000000 		.4byte	.LFB4
 896 0034 04000000 		.4byte	.LFE4-.LFB4
 897 0038 00000000 		.4byte	0
 898 003c 00000000 		.4byte	0
 899              		.section	.debug_ranges,"",%progbits
 900              	.Ldebug_ranges0:
 901 0000 00000000 		.4byte	.LFB0
 902 0004 1C000000 		.4byte	.LFE0
 903 0008 00000000 		.4byte	.LFB1
 904 000c 18000000 		.4byte	.LFE1
 905 0010 00000000 		.4byte	.LFB2
 906 0014 20000000 		.4byte	.LFE2
 907 0018 00000000 		.4byte	.LFB3
 908 001c 10000000 		.4byte	.LFE3
 909 0020 00000000 		.4byte	.LFB4
 910 0024 04000000 		.4byte	.LFE4
 911 0028 00000000 		.4byte	0
 912 002c 00000000 		.4byte	0
 913              		.section	.debug_line,"",%progbits
 914              	.Ldebug_line0:
 915 0000 DA000000 		.section	.debug_str,"MS",%progbits,1
 915      02004F00 
 915      00000201 
 915      FB0E0D00 
 915      01010101 
 916              	.LASF15:
 917 0000 72656733 		.ascii	"reg32\000"
 917      3200
 918              	.LASF21:
 919 0006 6D61736B 		.ascii	"maskVal\000"
 919      56616C00 
 920              	.LASF24:
 921 000e 50445353 		.ascii	"PDSS_PORT0_SAR_CLK_GetFractionalDividerRegister\000"
 921      5F504F52 
ARM GAS  e:\temp\ccCoqDxN.s 			page 35


 921      54305F53 
 921      41525F43 
 921      4C4B5F47 
 922              	.LASF12:
 923 003e 666C6F61 		.ascii	"float\000"
 923      7400
 924              	.LASF1:
 925 0044 756E7369 		.ascii	"unsigned char\000"
 925      676E6564 
 925      20636861 
 925      7200
 926              	.LASF23:
 927 0052 50445353 		.ascii	"PDSS_PORT0_SAR_CLK_GetDividerRegister\000"
 927      5F504F52 
 927      54305F53 
 927      41525F43 
 927      4C4B5F47 
 928              	.LASF5:
 929 0078 6C6F6E67 		.ascii	"long unsigned int\000"
 929      20756E73 
 929      69676E65 
 929      6420696E 
 929      7400
 930              	.LASF16:
 931 008a 50445353 		.ascii	"PDSS_PORT0_SAR_CLK_StartEx\000"
 931      5F504F52 
 931      54305F53 
 931      41525F43 
 931      4C4B5F53 
 932              	.LASF3:
 933 00a5 73686F72 		.ascii	"short unsigned int\000"
 933      7420756E 
 933      7369676E 
 933      65642069 
 933      6E7400
 934              	.LASF17:
 935 00b8 50445353 		.ascii	"PDSS_PORT0_SAR_CLK_SetFractionalDividerRegister\000"
 935      5F504F52 
 935      54305F53 
 935      41525F43 
 935      4C4B5F53 
 936              	.LASF22:
 937 00e8 72656756 		.ascii	"regVal\000"
 937      616C00
 938              	.LASF19:
 939 00ef 636C6B44 		.ascii	"clkDivider\000"
 939      69766964 
 939      657200
 940              	.LASF13:
 941 00fa 646F7562 		.ascii	"double\000"
 941      6C6500
 942              	.LASF26:
 943 0101 47656E65 		.ascii	"Generated_Source\\PSoC4\\PDSS_PORT0_SAR_CLK.c\000"
 943      72617465 
 943      645F536F 
 943      75726365 
 943      5C50536F 
ARM GAS  e:\temp\ccCoqDxN.s 			page 36


 944              	.LASF18:
 945 012d 616C6967 		.ascii	"alignClkDiv\000"
 945      6E436C6B 
 945      44697600 
 946              	.LASF20:
 947 0139 636C6B46 		.ascii	"clkFractional\000"
 947      72616374 
 947      696F6E61 
 947      6C00
 948              	.LASF10:
 949 0147 75696E74 		.ascii	"uint16\000"
 949      313600
 950              	.LASF11:
 951 014e 75696E74 		.ascii	"uint32\000"
 951      333200
 952              	.LASF8:
 953 0155 756E7369 		.ascii	"unsigned int\000"
 953      676E6564 
 953      20696E74 
 953      00
 954              	.LASF7:
 955 0162 6C6F6E67 		.ascii	"long long unsigned int\000"
 955      206C6F6E 
 955      6720756E 
 955      7369676E 
 955      65642069 
 956              	.LASF25:
 957 0179 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 957      43313120 
 957      352E342E 
 957      31203230 
 957      31363036 
 958 01ac 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m0 -mthumb -g -O"
 958      20726576 
 958      6973696F 
 958      6E203233 
 958      37373135 
 959 01df 73202D66 		.ascii	"s -ffunction-sections -ffat-lto-objects -finline-fu"
 959      66756E63 
 959      74696F6E 
 959      2D736563 
 959      74696F6E 
 960 0212 6E637469 		.ascii	"nctions -flto -fno-strict-aliasing\000"
 960      6F6E7320 
 960      2D666C74 
 960      6F202D66 
 960      6E6F2D73 
 961              	.LASF6:
 962 0235 6C6F6E67 		.ascii	"long long int\000"
 962      206C6F6E 
 962      6720696E 
 962      7400
 963              	.LASF14:
 964 0243 63686172 		.ascii	"char\000"
 964      00
 965              	.LASF2:
 966 0248 73686F72 		.ascii	"short int\000"
ARM GAS  e:\temp\ccCoqDxN.s 			page 37


 966      7420696E 
 966      7400
 967              	.LASF9:
 968 0252 75696E74 		.ascii	"uint8\000"
 968      3800
 969              	.LASF4:
 970 0258 6C6F6E67 		.ascii	"long int\000"
 970      20696E74 
 970      00
 971              	.LASF28:
 972 0261 50445353 		.ascii	"PDSS_PORT0_SAR_CLK_Stop\000"
 972      5F504F52 
 972      54305F53 
 972      41525F43 
 972      4C4B5F53 
 973              	.LASF0:
 974 0279 7369676E 		.ascii	"signed char\000"
 974      65642063 
 974      68617200 
 975              	.LASF27:
 976 0285 433A5C55 		.ascii	"C:\\Users\\Admin\\Desktop\\_FIRMWARE\\DBARLite\\CYP"
 976      73657273 
 976      5C41646D 
 976      696E5C44 
 976      65736B74 
 977 02b2 44353232 		.ascii	"D5225\\CYPD5225-96BZXI_notebook\\CYPD5225-96BZXI_no"
 977      355C4359 
 977      50443532 
 977      32352D39 
 977      36425A58 
 978 02e3 7465626F 		.ascii	"tebook.cydsn\000"
 978      6F6B2E63 
 978      7964736E 
 978      00
 979              		.comm	__gnu_lto_v1,1,1
 980              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
