INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Documents/Lab_5/Lab_5.srcs/sources_1/new/RCA_4bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RCA_4bits
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Documents/Lab_5/Lab_5.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Documents/Lab_5/Lab_5.srcs/sources_1/new/register_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Documents/Lab_5/Lab_5.srcs/sim_1/new/tb_RCA_4bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RCA_4bits
