{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.723178",
   "Default View_TopLeft":"2066,1730",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.7.1 2023-07-26 3bc4126617 VDI=43 GEI=38 GUI=JA:21.0 TLS
#  -string -flagsOSRD
preplace port default_300mhz_clk0 -pg 1 -lvl 0 -x -10 -y 1850 -defaultsOSRD
preplace port vector_regfile_port -pg 1 -lvl 0 -x -10 -y 1100 -defaultsOSRD
preplace port matrix_regfile0_port -pg 1 -lvl 0 -x -10 -y 1040 -defaultsOSRD
preplace port matrix_regfile1_port -pg 1 -lvl 0 -x -10 -y 260 -defaultsOSRD
preplace port matrix_regfile2_port -pg 1 -lvl 0 -x -10 -y 520 -defaultsOSRD
preplace port matrix_regfile3_port -pg 1 -lvl 0 -x -10 -y 780 -defaultsOSRD
preplace port rs232_uart -pg 1 -lvl 10 -x 3230 -y 1960 -defaultsOSRD
preplace port ddr4_sdram_c0 -pg 1 -lvl 10 -x 3230 -y 1730 -defaultsOSRD
preplace port user_si570_clk -pg 1 -lvl 0 -x -10 -y 2420 -defaultsOSRD
preplace port port-id_resetn -pg 1 -lvl 0 -x -10 -y 2090 -defaultsOSRD
preplace port port-id_ui_clk -pg 1 -lvl 10 -x 3230 -y 2610 -defaultsOSRD
preplace port port-id_start_matmul_request -pg 1 -lvl 10 -x 3230 -y 2230 -defaultsOSRD
preplace portBus v_reg_src_addr -pg 1 -lvl 10 -x 3230 -y 2550 -defaultsOSRD
preplace portBus m_reg_src_addr -pg 1 -lvl 10 -x 3230 -y 2350 -defaultsOSRD
preplace portBus v_reg_dest_addr -pg 1 -lvl 10 -x 3230 -y 2450 -defaultsOSRD
preplace portBus matmul_idle -pg 1 -lvl 0 -x -10 -y 1870 -defaultsOSRD
preplace inst axi_cdma -pg 1 -lvl 2 -x 710 -y 1540 -defaultsOSRD
preplace inst bram_init_ctrl -pg 1 -lvl 4 -x 1740 -y 1430 -defaultsOSRD
preplace inst bram_init -pg 1 -lvl 6 -x 2350 -y 1470 -defaultsOSRD
preplace inst clk_wiz -pg 1 -lvl 8 -x 2840 -y 2420 -defaultsOSRD
preplace inst rst_clk_wiz_100M -pg 1 -lvl 1 -x 210 -y 2110 -defaultsOSRD
preplace inst vector_regfile_ctrl -pg 1 -lvl 4 -x 1740 -y 1170 -defaultsOSRD
preplace inst vector_regfile -pg 1 -lvl 6 -x 2350 -y 1220 -defaultsOSRD
preplace inst matrix_regfile0 -pg 1 -lvl 6 -x 2350 -y 960 -defaultsOSRD
preplace inst matrix_regfile_ctrl0 -pg 1 -lvl 4 -x 1740 -y 910 -defaultsOSRD
preplace inst vector_addr_slice -pg 1 -lvl 5 -x 2100 -y 1120 -defaultsOSRD
preplace inst matrix_addr_slice0 -pg 1 -lvl 5 -x 2100 -y 860 -defaultsOSRD
preplace inst matrix_addr_slice1 -pg 1 -lvl 5 -x 2100 -y 80 -defaultsOSRD
preplace inst matrix_regfile1 -pg 1 -lvl 6 -x 2350 -y 180 -defaultsOSRD
preplace inst matrix_regfile_ctrl1 -pg 1 -lvl 4 -x 1740 -y 130 -defaultsOSRD
preplace inst matrix_addr_slice2 -pg 1 -lvl 5 -x 2100 -y 340 -defaultsOSRD
preplace inst matrix_regfile2 -pg 1 -lvl 6 -x 2350 -y 440 -defaultsOSRD
preplace inst matrix_regfile_ctrl2 -pg 1 -lvl 4 -x 1740 -y 390 -defaultsOSRD
preplace inst matrix_addr_slice3 -pg 1 -lvl 5 -x 2100 -y 600 -defaultsOSRD
preplace inst matrix_regfile3 -pg 1 -lvl 6 -x 2350 -y 700 -defaultsOSRD
preplace inst matrix_regfile_ctrl3 -pg 1 -lvl 4 -x 1740 -y 650 -defaultsOSRD
preplace inst microblaze_riscv_0 -pg 1 -lvl 2 -x 710 -y 1730 -defaultsOSRD
preplace inst microblaze_riscv_0_local_memory -pg 1 -lvl 3 -x 1230 -y 1740 -defaultsOSRD
preplace inst mdm_1 -pg 1 -lvl 1 -x 210 -y 1930 -defaultsOSRD
preplace inst axi_gpio -pg 1 -lvl 4 -x 1740 -y 2130 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 3 -x 1230 -y 1470 -defaultsOSRD
preplace inst axi_uart -pg 1 -lvl 4 -x 1740 -y 1970 -defaultsOSRD
preplace inst v_reg_src -pg 1 -lvl 9 -x 3100 -y 2550 -defaultsOSRD
preplace inst m_reg_src -pg 1 -lvl 9 -x 3100 -y 2350 -defaultsOSRD
preplace inst v_reg_dest -pg 1 -lvl 9 -x 3100 -y 2450 -defaultsOSRD
preplace inst start_matmul_request -pg 1 -lvl 8 -x 2840 -y 2290 -defaultsOSRD
preplace inst control_input -pg 1 -lvl 7 -x 2590 -y 2060 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 6 -x 2350 -y 2030 -defaultsOSRD
preplace inst bram_init_addr -pg 1 -lvl 5 -x 2100 -y 1390 -defaultsOSRD
preplace inst bram_init_addr_msb -pg 1 -lvl 4 -x 1740 -y 1600 -defaultsOSRD
preplace inst ddr4_0 -pg 1 -lvl 4 -x 1740 -y 1790 -defaultsOSRD
preplace inst rst_ddr4_0_300M -pg 1 -lvl 3 -x 1230 -y 1210 -defaultsOSRD
preplace inst start_matmul_request_detector -pg 1 -lvl 9 -x 3100 -y 2230 -defaultsOSRD
preplace netloc In3_0_1 1 0 7 10J 1860 NJ 1860 NJ 1860 1410J 2050 NJ 2050 2230J 2090 NJ
preplace netloc axi_bram_ctrl_0_bram1_douta 1 4 2 1940 1190 2210J
preplace netloc axi_bram_ctrl_0_bram_clk_a 1 4 2 1940J 1320 2230
preplace netloc axi_bram_ctrl_0_bram_douta 1 4 2 1950J 1480 N
preplace netloc axi_bram_ctrl_0_bram_en_a 1 4 2 1940J 1470 2230
preplace netloc axi_bram_ctrl_0_bram_rst_a 1 4 2 1940J 1490 2220
preplace netloc axi_bram_ctrl_0_bram_we_a 1 4 2 NJ 1500 2210
preplace netloc axi_bram_ctrl_0_bram_wrdata_a 1 4 2 1970J 1460 N
preplace netloc axi_bram_ctrl_1_bram_clk_a1 1 4 2 1980 1060 2230J
preplace netloc axi_bram_ctrl_1_bram_en_a1 1 4 2 1970 1240 NJ
preplace netloc axi_bram_ctrl_1_bram_rst_a1 1 4 2 1950 1260 NJ
preplace netloc axi_bram_ctrl_1_bram_we_a1 1 4 2 1940 1280 NJ
preplace netloc axi_bram_ctrl_1_bram_wrdata_a1 1 4 2 1980 1200 NJ
preplace netloc axi_cdma_cdma_introut 1 1 6 450 1830 970 2210 NJ 2210 NJ 2210 NJ 2210 2470J
preplace netloc axi_gpio_gpio_io_o 1 4 5 NJ 2150 NJ 2150 2460J 2160 2710 2200 2970
preplace netloc bram_init_addr_dout 1 5 1 2210 1390n
preplace netloc bram_init_addr_msb_dout 1 4 1 1980J 1400n
preplace netloc bram_init_ctrl_bram_addr_a 1 4 1 N 1380
preplace netloc clk_wiz_locked 1 0 9 30 2220 NJ 2220 NJ 2220 NJ 2220 NJ 2220 NJ 2220 2480J 2210 NJ 2210 2960
preplace netloc control_input_dout 1 4 4 NJ 2130 NJ 2130 2480J 2150 2700
preplace netloc ddr4_0_c0_ddr4_ui_clk 1 2 3 1040 1650 1470J 1670 1940
preplace netloc ddr4_0_c0_ddr4_ui_clk_sync_rst 1 2 3 1050 1640 1510J 1660 1960
preplace netloc ddr4_0_c0_init_calib_complete 1 4 3 1980 1950 NJ 1950 2480J
preplace netloc m_reg_src_Dout 1 9 1 NJ 2350
preplace netloc matrix_regfile_ctrl_bram_addr_a 1 4 1 N 860
preplace netloc matrix_regfile_ctrl_bram_addr_a1 1 4 1 N 80
preplace netloc matrix_regfile_ctrl_bram_addr_a2 1 4 1 N 340
preplace netloc matrix_regfile_ctrl_bram_addr_a3 1 4 1 N 600
preplace netloc matrix_regfile_ctrl_bram_clk_a 1 4 2 1980 920 NJ
preplace netloc matrix_regfile_ctrl_bram_clk_a1 1 4 2 1980 140 NJ
preplace netloc matrix_regfile_ctrl_bram_clk_a2 1 4 2 1980 400 NJ
preplace netloc matrix_regfile_ctrl_bram_clk_a3 1 4 2 1940 530 2230J
preplace netloc matrix_regfile_ctrl_bram_en_a 1 4 2 1940 950 2210J
preplace netloc matrix_regfile_ctrl_bram_en_a1 1 4 2 1950 20 2220J
preplace netloc matrix_regfile_ctrl_bram_en_a2 1 4 2 1950 430 2210J
preplace netloc matrix_regfile_ctrl_bram_en_a3 1 4 2 1970 720 NJ
preplace netloc matrix_regfile_ctrl_bram_rst_a 1 4 2 1950 1000 NJ
preplace netloc matrix_regfile_ctrl_bram_rst_a1 1 4 2 1980 220 NJ
preplace netloc matrix_regfile_ctrl_bram_rst_a2 1 4 2 1950 480 NJ
preplace netloc matrix_regfile_ctrl_bram_rst_a3 1 4 2 1950 740 NJ
preplace netloc matrix_regfile_ctrl_bram_we_a 1 4 2 1940 1020 NJ
preplace netloc matrix_regfile_ctrl_bram_we_a1 1 4 2 1950 240 NJ
preplace netloc matrix_regfile_ctrl_bram_we_a2 1 4 2 1940 500 NJ
preplace netloc matrix_regfile_ctrl_bram_we_a3 1 4 2 1940 760 NJ
preplace netloc matrix_regfile_ctrl_bram_wrdata_a 1 4 2 1970 940 NJ
preplace netloc matrix_regfile_ctrl_bram_wrdata_a1 1 4 2 1970 160 NJ
preplace netloc matrix_regfile_ctrl_bram_wrdata_a2 1 4 2 1970 420 NJ
preplace netloc matrix_regfile_ctrl_bram_wrdata_a3 1 4 2 1980 540 2210J
preplace netloc matrix_regfile_douta 1 4 2 1960 960 NJ
preplace netloc matrix_regfile_douta1 1 4 2 1960 150 2210J
preplace netloc matrix_regfile_douta2 1 4 2 1960 440 NJ
preplace netloc matrix_regfile_douta3 1 4 2 1980 700 NJ
preplace netloc mdm_1_debug_sys_rst 1 0 2 20 1840 390
preplace netloc microblaze_riscv_0_Clk 1 0 10 30 1750 420 1440 1030 1830 1490 2230 NJ 2230 NJ 2230 NJ 2230 2700J 2220 2980 2610 NJ
preplace netloc rising_edge_detector_0_pulse 1 9 1 NJ 2230
preplace netloc rst_clk_wiz_100M_mb_reset 1 1 1 440 1770n
preplace netloc rst_clk_wiz_100M_peripheral_aresetn 1 1 8 430 1450 1010 1820 1500 2240 NJ 2240 NJ 2240 NJ 2240 2720J 2230 NJ
preplace netloc rst_ddr4_0_300M_peripheral_aresetn 1 3 1 1520 1250n
preplace netloc start_matmul_request_Dout 1 8 1 2990J 2250n
preplace netloc v_reg_dest_Dout 1 9 1 NJ 2450
preplace netloc vector_regfile_ctrl_bram_addr_a 1 4 1 N 1120
preplace netloc xlconstant_0_dout 1 6 1 NJ 2030
preplace netloc xlslice_0_Dout 1 5 1 2210J 1120n
preplace netloc xlslice_0_Dout1 1 9 1 NJ 2550
preplace netloc xlslice_1_Dout 1 5 1 2230J 860n
preplace netloc xlslice_1_Dout1 1 5 1 2230J 80n
preplace netloc xlslice_1_Dout2 1 5 1 2230J 340n
preplace netloc xlslice_1_Dout3 1 5 1 2220J 600n
preplace netloc resetn_1 1 0 1 NJ 2090
preplace netloc SYS_Rst_1 1 1 3 450 1840 1050 1840 1540
preplace netloc BRAM_PORTB_1_1 1 0 6 NJ 1040 NJ 1040 NJ 1040 NJ 1040 NJ 1040 NJ
preplace netloc BRAM_PORTB_2_1 1 0 6 NJ 260 NJ 260 NJ 260 NJ 260 NJ 260 NJ
preplace netloc BRAM_PORTB_3_1 1 0 6 NJ 520 NJ 520 NJ 520 NJ 520 NJ 520 NJ
preplace netloc BRAM_PORTB_4_1 1 0 6 NJ 780 NJ 780 NJ 780 NJ 780 NJ 780 NJ
preplace netloc CLK_IN1_D_0_1 1 0 8 NJ 2420 NJ 2420 NJ 2420 NJ 2420 NJ 2420 NJ 2420 NJ 2420 NJ
preplace netloc axi_cdma_M_AXI 1 2 1 1020 1450n
preplace netloc axi_smc_M03_AXI 1 3 1 1420 1430n
preplace netloc axi_smc_M09_AXI 1 3 1 1430 1550n
preplace netloc axi_smc_M10_AXI 1 3 1 1480 1570n
preplace netloc axi_uartlite_0_UART 1 4 6 NJ 1960 NJ 1960 NJ 1960 NJ 1960 NJ 1960 NJ
preplace netloc ddr4_0_C0_DDR4 1 4 6 NJ 1730 NJ 1730 NJ 1730 NJ 1730 NJ 1730 NJ
preplace netloc default_300mhz_clk0_1 1 0 4 NJ 1850 NJ 1850 NJ 1850 1530J
preplace netloc microblaze_riscv_0_M_AXI_DP 1 2 1 980 1430n
preplace netloc microblaze_riscv_0_debug 1 1 1 400 1730n
preplace netloc microblaze_riscv_0_dlmb_1 1 2 1 N 1710
preplace netloc microblaze_riscv_0_ilmb_1 1 2 1 N 1730
preplace netloc smartconnect_0_M00_AXI 1 1 3 450 1630 NJ 1630 1410
preplace netloc smartconnect_0_M01_AXI 1 3 1 1460 1390n
preplace netloc smartconnect_0_M02_AXI 1 3 1 N 1410
preplace netloc smartconnect_0_M04_AXI 1 3 1 1450 890n
preplace netloc smartconnect_0_M05_AXI 1 3 1 1430 110n
preplace netloc smartconnect_0_M06_AXI 1 3 1 1440 370n
preplace netloc smartconnect_0_M07_AXI 1 3 1 1480 630n
preplace netloc smartconnect_0_M08_AXI 1 3 1 1510 1150n
preplace netloc vector_regfile_port 1 0 6 NJ 1100 NJ 1100 980J 1310 1460J 1300 NJ 1300 NJ
levelinfo -pg 1 -10 210 710 1230 1740 2100 2350 2590 2840 3100 3230
pagesize -pg 1 -db -bbox -sgen -220 0 3440 2630
"
}
{
   "da_board_cnt":"1",
   "da_clkrst_cnt":"1"
}
