// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module toe_metaLoader (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        eventEng2txEng_event_V_dout,
        eventEng2txEng_event_V_empty_n,
        eventEng2txEng_event_V_read,
        txSar2txEng_upd_rsp_V_dout,
        txSar2txEng_upd_rsp_V_empty_n,
        txSar2txEng_upd_rsp_V_read,
        rxSar2txEng_rsp_V_dout,
        rxSar2txEng_rsp_V_empty_n,
        rxSar2txEng_rsp_V_read,
        txEngFifoReadCount_V_V_din,
        txEngFifoReadCount_V_V_full_n,
        txEngFifoReadCount_V_V_write,
        txEng2txSar_upd_req_V_din,
        txEng2txSar_upd_req_V_full_n,
        txEng2txSar_upd_req_V_write,
        txEng2rxSar_req_V_V_din,
        txEng2rxSar_req_V_V_full_n,
        txEng2rxSar_req_V_V_write,
        txEng2timer_setProbeTimer_V_V_din,
        txEng2timer_setProbeTimer_V_V_full_n,
        txEng2timer_setProbeTimer_V_V_write,
        txEng_ipMetaFifo_V_V_din,
        txEng_ipMetaFifo_V_V_full_n,
        txEng_ipMetaFifo_V_V_write,
        txEng_isLookUpFifo_V_din,
        txEng_isLookUpFifo_V_full_n,
        txEng_isLookUpFifo_V_write,
        txEng2sLookup_rev_req_V_V_din,
        txEng2sLookup_rev_req_V_V_full_n,
        txEng2sLookup_rev_req_V_V_write,
        txEng_tcpMetaFifo_V_din,
        txEng_tcpMetaFifo_V_full_n,
        txEng_tcpMetaFifo_V_write,
        txEng_tupleShortCutFifo_V_din,
        txEng_tupleShortCutFifo_V_full_n,
        txEng_tupleShortCutFifo_V_write,
        txEng2timer_setRetransmitTimer_din,
        txEng2timer_setRetransmitTimer_full_n,
        txEng2timer_setRetransmitTimer_write,
        txMetaloader2memAccessBreakdow_din,
        txMetaloader2memAccessBreakdow_full_n,
        txMetaloader2memAccessBreakdow_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_pp0_stg0_fsm_0 = 1'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv3_6 = 3'b110;
parameter    ap_const_lv3_5 = 3'b101;
parameter    ap_const_lv3_4 = 3'b100;
parameter    ap_const_lv3_3 = 3'b11;
parameter    ap_const_lv3_7 = 3'b111;
parameter    ap_const_lv3_2 = 3'b10;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv16_5B4 = 16'b10110110100;
parameter    ap_const_lv16_4 = 16'b100;
parameter    ap_const_lv32_20 = 32'b100000;
parameter    ap_const_lv32_3F = 32'b111111;
parameter    ap_const_lv32_40 = 32'b1000000;
parameter    ap_const_lv32_4F = 32'b1001111;
parameter    ap_const_lv32_50 = 32'b1010000;
parameter    ap_const_lv32_5F = 32'b1011111;
parameter    ap_const_lv32_60 = 32'b1100000;
parameter    ap_const_lv32_61 = 32'b1100001;
parameter    ap_const_lv32_2F = 32'b101111;
parameter    ap_const_lv32_5B4 = 32'b10110110100;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv32_22 = 32'b100010;
parameter    ap_const_lv32_23 = 32'b100011;
parameter    ap_const_lv32_32 = 32'b110010;
parameter    ap_const_lv32_33 = 32'b110011;
parameter    ap_const_lv32_35 = 32'b110101;
parameter    ap_const_lv32_36 = 32'b110110;
parameter    ap_const_lv32_55 = 32'b1010101;
parameter    ap_const_lv32_56 = 32'b1010110;
parameter    ap_const_lv32_75 = 32'b1110101;
parameter    ap_const_lv32_76 = 32'b1110110;
parameter    ap_const_lv32_85 = 32'b10000101;
parameter    ap_const_lv32_86 = 32'b10000110;
parameter    ap_const_lv32_95 = 32'b10010101;
parameter    ap_const_lv16_FFFF = 16'b1111111111111111;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv32_FFFFFFFF = 32'b11111111111111111111111111111111;
parameter    ap_const_lv16_16D0 = 16'b1011011010000;
parameter    ap_const_lv37_0 = 37'b0000000000000000000000000000000000000;
parameter    ap_const_lv5_5 = 5'b101;
parameter    ap_const_lv5_D = 5'b1101;
parameter    ap_const_lv5_3 = 5'b11;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv15_B68 = 15'b101101101000;
parameter    ap_const_lv5_11 = 5'b10001;
parameter    ap_const_lv5_1 = 5'b1;
parameter    ap_const_lv36_300000000 = 36'b1100000000000000000000000000000000;
parameter    ap_const_lv20_90000 = 20'b10010000000000000000;
parameter    ap_const_lv36_50004FFFF = 36'b10100000000000001001111111111111111;
parameter    ap_const_lv68_40004FFFF00000000 = 68'b1000000000000000100111111111111111100000000000000000000000000000000;
parameter    ap_const_lv20_10000 = 20'b10000000000000000;
parameter    ap_const_lv17_1 = 17'b1;
parameter    ap_const_lv9_181 = 9'b110000001;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [149:0] eventEng2txEng_event_V_dout;
input   eventEng2txEng_event_V_empty_n;
output   eventEng2txEng_event_V_read;
input  [97:0] txSar2txEng_upd_rsp_V_dout;
input   txSar2txEng_upd_rsp_V_empty_n;
output   txSar2txEng_upd_rsp_V_read;
input  [47:0] rxSar2txEng_rsp_V_dout;
input   rxSar2txEng_rsp_V_empty_n;
output   rxSar2txEng_rsp_V_read;
output  [0:0] txEngFifoReadCount_V_V_din;
input   txEngFifoReadCount_V_V_full_n;
output   txEngFifoReadCount_V_V_write;
output  [52:0] txEng2txSar_upd_req_V_din;
input   txEng2txSar_upd_req_V_full_n;
output   txEng2txSar_upd_req_V_write;
output  [15:0] txEng2rxSar_req_V_V_din;
input   txEng2rxSar_req_V_V_full_n;
output   txEng2rxSar_req_V_V_write;
output  [15:0] txEng2timer_setProbeTimer_V_V_din;
input   txEng2timer_setProbeTimer_V_V_full_n;
output   txEng2timer_setProbeTimer_V_V_write;
output  [15:0] txEng_ipMetaFifo_V_V_din;
input   txEng_ipMetaFifo_V_V_full_n;
output   txEng_ipMetaFifo_V_V_write;
output  [0:0] txEng_isLookUpFifo_V_din;
input   txEng_isLookUpFifo_V_full_n;
output   txEng_isLookUpFifo_V_write;
output  [15:0] txEng2sLookup_rev_req_V_V_din;
input   txEng2sLookup_rev_req_V_V_full_n;
output   txEng2sLookup_rev_req_V_V_write;
output  [99:0] txEng_tcpMetaFifo_V_din;
input   txEng_tcpMetaFifo_V_full_n;
output   txEng_tcpMetaFifo_V_write;
output  [95:0] txEng_tupleShortCutFifo_V_din;
input   txEng_tupleShortCutFifo_V_full_n;
output   txEng_tupleShortCutFifo_V_write;
output  [18:0] txEng2timer_setRetransmitTimer_din;
input   txEng2timer_setRetransmitTimer_full_n;
output   txEng2timer_setRetransmitTimer_write;
output  [71:0] txMetaloader2memAccessBreakdow_din;
input   txMetaloader2memAccessBreakdow_full_n;
output   txMetaloader2memAccessBreakdow_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg eventEng2txEng_event_V_read;
reg txSar2txEng_upd_rsp_V_read;
reg rxSar2txEng_rsp_V_read;
reg txEngFifoReadCount_V_V_write;
reg[52:0] txEng2txSar_upd_req_V_din;
reg txEng2txSar_upd_req_V_write;
reg txEng2rxSar_req_V_V_write;
reg txEng2timer_setProbeTimer_V_V_write;
reg[15:0] txEng_ipMetaFifo_V_V_din;
reg txEng_ipMetaFifo_V_V_write;
reg[0:0] txEng_isLookUpFifo_V_din;
reg txEng_isLookUpFifo_V_write;
reg txEng2sLookup_rev_req_V_V_write;
reg[99:0] txEng_tcpMetaFifo_V_din;
reg txEng_tcpMetaFifo_V_write;
reg txEng_tupleShortCutFifo_V_write;
reg[18:0] txEng2timer_setRetransmitTimer_din;
reg txEng2timer_setRetransmitTimer_write;
reg[71:0] txMetaloader2memAccessBreakdow_din;
reg txMetaloader2memAccessBreakdow_write;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm = 1'b1;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_0;
reg    ap_sig_bdd_20;
wire    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
wire   [0:0] tmp_nbreadreq_fu_478_p3;
wire   [0:0] tmp_117_fu_1417_p2;
wire   [0:0] grp_nbreadreq_fu_492_p3;
wire   [0:0] grp_nbreadreq_fu_506_p3;
wire   [0:0] grp_fu_1327_p2;
reg    ap_sig_bdd_154;
reg   [0:0] ml_FsmState_V_load_reg_2419;
reg   [0:0] tmp_reg_2437;
reg    ap_sig_bdd_168;
reg   [0:0] ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_reg_2437_pp0_it1;
reg   [2:0] resetEvent_type_1_reg_2441;
reg   [2:0] ap_reg_ppstg_resetEvent_type_1_reg_2441_pp0_it1;
reg   [0:0] tmp_s_reg_2676;
reg   [0:0] tmp_i_reg_2680;
reg   [2:0] resetEvent_type_reg_2493;
reg   [2:0] ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it1;
reg   [0:0] tmp_117_reg_2433;
reg   [0:0] ap_reg_ppstg_tmp_117_reg_2433_pp0_it1;
reg   [0:0] tmp_101_reg_2527;
reg   [0:0] ap_reg_ppstg_tmp_101_reg_2527_pp0_it1;
reg   [0:0] ml_sarLoaded_load_reg_2423;
reg   [0:0] ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it1;
reg   [0:0] tmp_133_reg_2694;
reg   [0:0] brmerge2_reg_2531;
reg   [0:0] ap_reg_ppstg_brmerge2_reg_2531_pp0_it1;
reg   [0:0] tmp_100_reg_2545;
reg   [0:0] ap_reg_ppstg_tmp_100_reg_2545_pp0_it1;
reg   [0:0] tmp_106_reg_2549;
reg   [0:0] ap_reg_ppstg_tmp_106_reg_2549_pp0_it1;
reg   [0:0] tmp_98_reg_2585;
reg   [0:0] ap_reg_ppstg_tmp_98_reg_2585_pp0_it1;
reg   [0:0] demorgan_reg_2610;
reg   [0:0] ap_reg_ppstg_demorgan_reg_2610_pp0_it1;
reg   [0:0] brmerge1_reg_2589;
reg   [0:0] ap_reg_ppstg_brmerge1_reg_2589_pp0_it1;
reg   [0:0] tmp_97_reg_2622;
reg   [0:0] ap_reg_ppstg_tmp_97_reg_2622_pp0_it1;
reg   [0:0] tmp_124_reg_2650;
reg   [0:0] ap_reg_ppstg_tmp_124_reg_2650_pp0_it1;
reg   [0:0] tmp_131_reg_2654;
reg   [0:0] ap_reg_ppstg_tmp_131_reg_2654_pp0_it1;
reg   [0:0] brmerge_reg_2626;
reg   [0:0] ap_reg_ppstg_brmerge_reg_2626_pp0_it1;
reg   [0:0] tmp_130_reg_2667;
reg   [0:0] ap_reg_ppstg_tmp_130_reg_2667_pp0_it1;
reg    ap_sig_bdd_364;
reg   [0:0] ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3;
reg   [2:0] ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_117_reg_2433_pp0_it3;
reg   [0:0] tmp_108_reg_2523;
reg   [0:0] ap_reg_ppstg_tmp_108_reg_2523_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_101_reg_2527_pp0_it3;
reg   [0:0] ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it3;
reg   [0:0] tmp_145_reg_2750;
reg   [0:0] ap_reg_ppstg_brmerge2_reg_2531_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_100_reg_2545_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_106_reg_2549_pp0_it3;
reg   [0:0] tmp_105_reg_2563;
reg   [0:0] ap_reg_ppstg_tmp_105_reg_2563_pp0_it3;
reg   [0:0] tmp_99_reg_2567;
reg   [0:0] ap_reg_ppstg_tmp_99_reg_2567_pp0_it3;
reg   [0:0] tmp_104_reg_2571;
reg   [0:0] ap_reg_ppstg_tmp_104_reg_2571_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_98_reg_2585_pp0_it3;
reg   [0:0] tmp_147_reg_2754;
reg   [0:0] ap_reg_ppstg_brmerge1_reg_2589_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_97_reg_2622_pp0_it3;
reg   [0:0] tmp_146_reg_2758;
reg   [0:0] ap_reg_ppstg_brmerge_reg_2626_pp0_it3;
reg    ap_sig_bdd_588;
reg   [0:0] ml_FsmState_V = 1'b0;
reg   [15:0] ml_curEvent_sessionID_V = 16'b0000000000000000;
reg   [2:0] ml_curEvent_rt_count_V = 3'b000;
reg   [0:0] ml_sarLoaded = 1'b0;
reg   [31:0] ml_randomValue_V = 32'b1010110001000110000000110101111;
reg   [1:0] ml_segmentCount_V = 2'b00;
reg   [2:0] ml_curEvent_type = 3'b000;
reg   [15:0] ml_curEvent_address_V = 16'b0000000000000000;
reg   [15:0] ml_curEvent_length_V = 16'b0000000000000000;
reg   [31:0] ml_curEvent_tuple_srcIp_V = 32'b00000000000000000000000000000000;
reg   [31:0] ml_curEvent_tuple_dstIp_V = 32'b00000000000000000000000000000000;
reg   [15:0] ml_curEvent_tuple_srcPort_V = 16'b0000000000000000;
reg   [15:0] ml_curEvent_tuple_dstPort_V = 16'b0000000000000000;
reg   [31:0] rxSar_recvd_V = 32'b00000000000000000000000000000000;
reg   [15:0] rxSar_appd_V = 16'b0000000000000000;
reg   [31:0] txSar_ackd_V = 32'b00000000000000000000000000000000;
reg   [31:0] txSar_not_ackd_V = 32'b00000000000000000000000000000000;
reg   [15:0] txSar_min_window_V = 16'b0000000000000000;
reg   [15:0] txSar_app_V = 16'b0000000000000000;
reg   [0:0] txSar_finReady = 1'b0;
reg   [0:0] txSar_finSent = 1'b0;
reg   [31:0] p_Val2_27_reg_629;
reg   [31:0] ap_reg_ppstg_p_Val2_27_reg_629_pp0_it1;
reg   [31:0] tmp_seqNumb_V_2_reg_670;
reg   [31:0] ap_reg_ppstg_tmp_seqNumb_V_2_reg_670_pp0_it1;
reg   [31:0] ap_reg_ppstg_tmp_seqNumb_V_2_reg_670_pp0_it2;
reg   [31:0] ap_reg_ppstg_tmp_seqNumb_V_2_reg_670_pp0_it3;
reg   [31:0] p_Val2_26_reg_694;
reg   [31:0] ap_reg_ppstg_p_Val2_26_reg_694_pp0_it1;
reg   [31:0] ap_reg_ppstg_p_Val2_26_reg_694_pp0_it2;
reg   [31:0] ap_reg_ppstg_p_Val2_26_reg_694_pp0_it3;
reg   [31:0] p_Val2_25_reg_775;
reg   [31:0] ap_reg_ppstg_p_Val2_25_reg_775_pp0_it1;
reg   [31:0] ap_reg_ppstg_p_Val2_25_reg_775_pp0_it2;
reg   [31:0] ap_reg_ppstg_p_Val2_25_reg_775_pp0_it3;
reg   [31:0] tmp_ackNumb_V_2_reg_1103;
reg   [31:0] ap_reg_ppstg_tmp_ackNumb_V_2_reg_1103_pp0_it2;
reg   [31:0] ap_reg_ppstg_tmp_ackNumb_V_2_reg_1103_pp0_it3;
reg   [15:0] rxSar_appd_V_loc_2_reg_1115;
reg   [15:0] txSar_app_V_loc_1_reg_1127;
reg   [15:0] ap_reg_ppstg_txSar_app_V_loc_1_reg_1127_pp0_it2;
reg   [31:0] tmp_seqNumb_V_3_reg_1139;
reg   [31:0] ap_reg_ppstg_tmp_seqNumb_V_3_reg_1139_pp0_it2;
reg   [31:0] ap_reg_ppstg_tmp_seqNumb_V_3_reg_1139_pp0_it3;
reg   [31:0] tmp_ackNumb_V_4_reg_1149;
reg   [31:0] ap_reg_ppstg_tmp_ackNumb_V_4_reg_1149_pp0_it2;
reg   [31:0] ap_reg_ppstg_tmp_ackNumb_V_4_reg_1149_pp0_it3;
reg   [15:0] rxSar_appd_V_loc_1_reg_1161;
reg   [31:0] tmp_ackNumb_V_3_reg_1173;
reg   [31:0] ap_reg_ppstg_tmp_ackNumb_V_3_reg_1173_pp0_it2;
reg   [31:0] ap_reg_ppstg_tmp_ackNumb_V_3_reg_1173_pp0_it3;
reg   [15:0] rxSar_appd_V_loc_reg_1185;
reg   [15:0] tmp_V_16_reg_1197;
reg   [15:0] ap_reg_ppstg_tmp_V_16_reg_1197_pp0_it2;
reg   [15:0] ap_reg_ppstg_tmp_V_16_reg_1197_pp0_it3;
reg   [31:0] p_Val2_28_reg_1215;
reg   [15:0] tmp_V_17_reg_1226;
reg   [31:0] reg_1378;
reg   [31:0] ap_reg_ppstg_reg_1378_pp0_it1;
reg   [31:0] ap_reg_ppstg_reg_1378_pp0_it2;
reg   [31:0] ap_reg_ppstg_reg_1378_pp0_it3;
reg   [15:0] reg_1382;
wire   [31:0] grp_fu_1373_p2;
reg   [31:0] reg_1389;
reg   [0:0] ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it2;
reg   [0:0] ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it2;
reg   [31:0] t_V_reg_2427;
reg   [0:0] ap_reg_ppstg_tmp_117_reg_2433_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_reg_2437_pp0_it2;
wire   [2:0] resetEvent_type_1_fu_1423_p1;
reg   [15:0] tmp_V_reg_2445;
reg   [15:0] ap_reg_ppstg_tmp_V_reg_2445_pp0_it1;
reg   [15:0] this_assign_68_load_2_new_reg_2458;
reg   [15:0] ap_reg_ppstg_this_assign_68_load_2_new_reg_2458_pp0_it1;
reg   [15:0] ap_reg_ppstg_this_assign_68_load_2_new_reg_2458_pp0_it2;
reg   [15:0] tmp_length_V_load_new_reg_2463;
reg   [15:0] ap_reg_ppstg_tmp_length_V_load_new_reg_2463_pp0_it1;
reg   [15:0] ap_reg_ppstg_tmp_length_V_load_new_reg_2463_pp0_it2;
reg   [2:0] resetEvent_rt_count_V_reg_2468;
reg   [31:0] tmp_tuple_srcIp_V_load_new_reg_2473;
reg   [31:0] ap_reg_ppstg_tmp_tuple_srcIp_V_load_new_reg_2473_pp0_it1;
reg   [31:0] ap_reg_ppstg_tmp_tuple_srcIp_V_load_new_reg_2473_pp0_it2;
reg   [31:0] tmp_tuple_dstIp_V_load_new_reg_2478;
reg   [31:0] ap_reg_ppstg_tmp_tuple_dstIp_V_load_new_reg_2478_pp0_it1;
reg   [31:0] ap_reg_ppstg_tmp_tuple_dstIp_V_load_new_reg_2478_pp0_it2;
reg   [15:0] tmp_tuple_srcPort_V_load_new_reg_2483;
reg   [15:0] ap_reg_ppstg_tmp_tuple_srcPort_V_load_new_reg_2483_pp0_it1;
reg   [15:0] ap_reg_ppstg_tmp_tuple_srcPort_V_load_new_reg_2483_pp0_it2;
reg   [15:0] tmp_tuple_dstPort_V_load_new_reg_2488;
reg   [15:0] ap_reg_ppstg_tmp_tuple_dstPort_V_load_new_reg_2488_pp0_it1;
reg   [15:0] ap_reg_ppstg_tmp_tuple_dstPort_V_load_new_reg_2488_pp0_it2;
reg   [2:0] ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_108_reg_2523_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_108_reg_2523_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_101_reg_2527_pp0_it2;
reg   [0:0] ap_reg_ppstg_brmerge2_reg_2531_pp0_it2;
wire   [31:0] tmp_251_fu_1608_p1;
reg   [0:0] ap_reg_ppstg_tmp_100_reg_2545_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_106_reg_2549_pp0_it2;
wire   [31:0] tmp_ackNumb_V_1_fu_1623_p1;
reg   [31:0] tmp_ackNumb_V_1_reg_2553;
reg   [31:0] ap_reg_ppstg_tmp_ackNumb_V_1_reg_2553_pp0_it1;
reg   [31:0] ap_reg_ppstg_tmp_ackNumb_V_1_reg_2553_pp0_it2;
reg   [31:0] ap_reg_ppstg_tmp_ackNumb_V_1_reg_2553_pp0_it3;
wire   [31:0] tmp_236_fu_1633_p1;
reg   [0:0] ap_reg_ppstg_tmp_105_reg_2563_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_105_reg_2563_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_99_reg_2567_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_99_reg_2567_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_104_reg_2571_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_104_reg_2571_pp0_it2;
wire   [31:0] tmp_ackNumb_V_fu_1679_p1;
reg   [31:0] tmp_ackNumb_V_reg_2575;
reg   [31:0] ap_reg_ppstg_tmp_ackNumb_V_reg_2575_pp0_it1;
reg   [31:0] ap_reg_ppstg_tmp_ackNumb_V_reg_2575_pp0_it2;
reg   [31:0] ap_reg_ppstg_tmp_ackNumb_V_reg_2575_pp0_it3;
wire   [15:0] tmp_121_fu_1698_p2;
reg   [15:0] tmp_121_reg_2580;
reg   [0:0] ap_reg_ppstg_tmp_98_reg_2585_pp0_it2;
reg   [0:0] ap_reg_ppstg_brmerge1_reg_2589_pp0_it2;
wire   [31:0] tmp_246_fu_1704_p1;
wire   [15:0] tmp_261_fu_1723_p1;
reg   [15:0] tmp_261_reg_2598;
reg   [15:0] ap_reg_ppstg_tmp_261_reg_2598_pp0_it1;
reg   [15:0] ap_reg_ppstg_tmp_261_reg_2598_pp0_it2;
reg   [15:0] ap_reg_ppstg_tmp_261_reg_2598_pp0_it3;
wire   [15:0] currLength_V_1_fu_1741_p2;
reg   [15:0] currLength_V_1_reg_2603;
reg   [15:0] ap_reg_ppstg_currLength_V_1_reg_2603_pp0_it1;
wire   [0:0] demorgan_fu_1753_p2;
wire   [0:0] tmp_138_fu_1759_p2;
wire   [0:0] tmp_142_fu_1772_p2;
reg   [0:0] ap_reg_ppstg_tmp_97_reg_2622_pp0_it2;
reg   [0:0] ap_reg_ppstg_brmerge_reg_2626_pp0_it2;
wire   [31:0] tmp_242_fu_1790_p1;
wire   [15:0] tmp_256_fu_1805_p1;
reg   [15:0] tmp_256_reg_2635;
reg   [15:0] ap_reg_ppstg_tmp_256_reg_2635_pp0_it1;
reg   [15:0] ap_reg_ppstg_tmp_256_reg_2635_pp0_it2;
reg   [15:0] ap_reg_ppstg_tmp_256_reg_2635_pp0_it3;
wire   [15:0] currLength_V_fu_1809_p2;
wire   [15:0] usableWindow_V_1_fu_1837_p3;
wire   [0:0] tmp_124_fu_1845_p2;
wire   [0:0] tmp_131_fu_1851_p2;
wire   [0:0] or_cond_fu_1869_p2;
reg   [0:0] txSar_finReady_loc_phi_fu_812_p6;
wire   [31:0] tmp_not_ackd_V_6_fu_1879_p2;
reg   [31:0] tmp_not_ackd_V_6_reg_2662;
reg   [31:0] ap_reg_ppstg_tmp_not_ackd_V_6_reg_2662_pp0_it1;
wire   [0:0] tmp_130_fu_1886_p2;
wire   [31:0] tmp_not_ackd_V_2_fu_1896_p2;
reg   [31:0] tmp_not_ackd_V_2_reg_2671;
reg   [31:0] ap_reg_ppstg_tmp_not_ackd_V_2_reg_2671_pp0_it1;
wire   [0:0] grp_fu_1368_p2;
wire   [15:0] tmp_128_fu_1919_p2;
reg   [15:0] tmp_128_reg_2684;
wire   [31:0] tmp_134_fu_1925_p2;
reg   [31:0] tmp_134_reg_2689;
wire   [0:0] tmp_133_fu_1935_p2;
wire   [31:0] tmp_not_ackd_V_3_fu_1941_p2;
reg   [31:0] tmp_not_ackd_V_3_reg_2698;
wire   [15:0] windowSize_V_5_fu_1947_p2;
reg   [15:0] windowSize_V_5_reg_2703;
reg   [15:0] ap_reg_ppstg_windowSize_V_5_reg_2703_pp0_it2;
reg   [15:0] ap_reg_ppstg_windowSize_V_5_reg_2703_pp0_it3;
wire   [15:0] tmp_125_fu_1956_p2;
reg   [15:0] tmp_125_reg_2708;
wire   [0:0] tmp_132_fu_1962_p2;
reg   [0:0] tmp_132_reg_2713;
wire   [15:0] tmp_122_fu_1971_p2;
reg   [15:0] tmp_122_reg_2718;
reg   [15:0] p_Val2_s_reg_2723;
reg   [15:0] ap_reg_ppstg_p_Val2_s_reg_2723_pp0_it3;
wire   [15:0] windowSize_V_6_fu_2043_p2;
reg   [15:0] windowSize_V_6_reg_2735;
reg   [15:0] ap_reg_ppstg_windowSize_V_6_reg_2735_pp0_it3;
wire   [15:0] windowSize_V_4_fu_2091_p2;
reg   [15:0] windowSize_V_4_reg_2740;
reg   [15:0] ap_reg_ppstg_windowSize_V_4_reg_2740_pp0_it3;
wire   [15:0] windowSize_V_fu_2127_p2;
reg   [15:0] windowSize_V_reg_2745;
reg   [15:0] ap_reg_ppstg_windowSize_V_reg_2745_pp0_it3;
wire   [0:0] tmp_145_fu_2186_p2;
wire   [0:0] tmp_147_fu_2192_p2;
wire   [0:0] tmp_146_fu_2198_p2;
wire   [0:0] ap_reg_phiprechg_txSar_ackd_V_flag_9_reg_602pp0_it0;
reg   [0:0] txSar_ackd_V_flag_9_phi_fu_605_p6;
wire   [31:0] tmp_252_fu_1618_p1;
wire   [31:0] ap_reg_phiprechg_txSar_ackd_V_new_9_reg_616pp0_it0;
reg   [31:0] txSar_ackd_V_new_9_phi_fu_619_p6;
wire   [31:0] ap_reg_phiprechg_p_Val2_27_reg_629pp0_it0;
reg   [31:0] p_Val2_27_phi_fu_632_p6;
wire   [31:0] ap_reg_phiprechg_txSar_not_ackd_V_new_7_reg_641pp0_it0;
reg   [31:0] txSar_not_ackd_V_new_7_phi_fu_644_p4;
wire   [0:0] ap_reg_phiprechg_txSar_ackd_V_flag_6_reg_650pp0_it0;
reg   [0:0] txSar_ackd_V_flag_6_phi_fu_653_p4;
wire   [31:0] ap_reg_phiprechg_txSar_not_ackd_V_new_5_reg_661pp0_it0;
reg   [31:0] txSar_not_ackd_V_new_5_phi_fu_664_p4;
wire   [31:0] ap_reg_phiprechg_tmp_seqNumb_V_2_reg_670pp0_it0;
reg   [31:0] tmp_seqNumb_V_2_phi_fu_673_p4;
wire   [31:0] tmp_232_fu_1656_p1;
wire   [0:0] ap_reg_phiprechg_txSar_ackd_V_flag_2_reg_680pp0_it0;
reg   [0:0] txSar_ackd_V_flag_2_phi_fu_683_p6;
wire   [31:0] ap_reg_phiprechg_p_Val2_26_reg_694pp0_it0;
reg   [31:0] p_Val2_26_phi_fu_697_p6;
wire   [31:0] tmp_247_fu_1714_p1;
wire   [31:0] ap_reg_phiprechg_txSar_not_ackd_V_loc_1_reg_706pp0_it0;
reg   [31:0] txSar_not_ackd_V_loc_1_phi_fu_709_p6;
wire   [0:0] ap_reg_phiprechg_txSar_finSent_loc_reg_717pp0_it0;
reg   [0:0] txSar_finSent_loc_phi_fu_720_p6;
wire   [0:0] ap_reg_phiprechg_txSar_ackd_V_flag_3_reg_729pp0_it0;
reg   [0:0] txSar_ackd_V_flag_3_phi_fu_732_p4;
wire   [31:0] tmp_141_fu_1765_p2;
wire   [31:0] ap_reg_phiprechg_txSar_ackd_V_new_3_reg_740pp0_it0;
reg   [31:0] txSar_ackd_V_new_3_phi_fu_743_p4;
wire   [0:0] ap_reg_phiprechg_txSar_ackd_V_flag_reg_750pp0_it0;
reg   [0:0] txSar_ackd_V_flag_phi_fu_753_p6;
wire   [31:0] ap_reg_phiprechg_txSar_ackd_V_loc_reg_764pp0_it0;
reg   [31:0] txSar_ackd_V_loc_phi_fu_767_p6;
wire   [31:0] tmp_243_fu_1800_p1;
wire   [31:0] ap_reg_phiprechg_p_Val2_25_reg_775pp0_it0;
reg   [31:0] p_Val2_25_phi_fu_778_p6;
wire   [15:0] ap_reg_phiprechg_txSar_min_window_V_loc_reg_787pp0_it0;
reg   [15:0] txSar_min_window_V_loc_phi_fu_790_p6;
wire   [15:0] ap_reg_phiprechg_txSar_app_V_loc_reg_798pp0_it0;
reg   [15:0] txSar_app_V_loc_phi_fu_801_p6;
wire   [0:0] ap_reg_phiprechg_txSar_finReady_loc_reg_809pp0_it0;
wire   [31:0] ap_reg_phiprechg_txSar_not_ackd_V_new_reg_821pp0_it0;
reg   [31:0] txSar_not_ackd_V_new_phi_fu_824_p8;
wire   [31:0] grp_fu_1360_p2;
wire   [0:0] ap_reg_phiprechg_txSar_ackd_V_flag_s_reg_834pp0_it0;
reg   [0:0] txSar_ackd_V_flag_s_phi_fu_837_p42;
wire   [31:0] tmp_239_fu_1603_p1;
wire   [31:0] ap_reg_phiprechg_txSar_ackd_V_new_s_reg_903pp0_it0;
reg   [31:0] txSar_ackd_V_new_s_phi_fu_906_p42;
wire   [31:0] tmp_228_fu_1689_p1;
wire   [0:0] ap_reg_phiprechg_txSar_not_ackd_V_flag_4_reg_968pp0_it0;
reg   [0:0] txSar_not_ackd_V_flag_4_phi_fu_971_p42;
wire   [31:0] ap_reg_phiprechg_txSar_not_ackd_V_new_s_reg_1037pp0_it0;
reg   [31:0] txSar_not_ackd_V_new_s_phi_fu_1040_p42;
wire   [31:0] ap_reg_phiprechg_tmp_ackNumb_V_2_reg_1103pp0_it0;
reg   [31:0] ap_reg_phiprechg_tmp_ackNumb_V_2_reg_1103pp0_it1;
wire   [15:0] ap_reg_phiprechg_rxSar_appd_V_loc_2_reg_1115pp0_it0;
reg   [15:0] ap_reg_phiprechg_rxSar_appd_V_loc_2_reg_1115pp0_it1;
wire   [15:0] ap_reg_phiprechg_txSar_app_V_loc_1_reg_1127pp0_it0;
reg   [15:0] ap_reg_phiprechg_txSar_app_V_loc_1_reg_1127pp0_it1;
wire   [31:0] ap_reg_phiprechg_tmp_seqNumb_V_3_reg_1139pp0_it0;
reg   [31:0] ap_reg_phiprechg_tmp_seqNumb_V_3_reg_1139pp0_it1;
wire   [31:0] ap_reg_phiprechg_tmp_ackNumb_V_4_reg_1149pp0_it0;
reg   [31:0] ap_reg_phiprechg_tmp_ackNumb_V_4_reg_1149pp0_it1;
wire   [15:0] ap_reg_phiprechg_rxSar_appd_V_loc_1_reg_1161pp0_it0;
reg   [15:0] ap_reg_phiprechg_rxSar_appd_V_loc_1_reg_1161pp0_it1;
wire   [31:0] ap_reg_phiprechg_tmp_ackNumb_V_3_reg_1173pp0_it0;
reg   [31:0] ap_reg_phiprechg_tmp_ackNumb_V_3_reg_1173pp0_it1;
wire   [15:0] ap_reg_phiprechg_rxSar_appd_V_loc_reg_1185pp0_it0;
reg   [15:0] ap_reg_phiprechg_rxSar_appd_V_loc_reg_1185pp0_it1;
wire   [15:0] ap_reg_phiprechg_tmp_V_16_reg_1197pp0_it0;
reg   [15:0] ap_reg_phiprechg_tmp_V_16_reg_1197pp0_it1;
wire   [31:0] ap_reg_phiprechg_p_Val2_28_reg_1215pp0_it2;
reg   [31:0] ap_reg_phiprechg_p_Val2_28_reg_1215pp0_it3;
wire   [15:0] ap_reg_phiprechg_tmp_V_17_reg_1226pp0_it0;
reg   [15:0] ap_reg_phiprechg_tmp_V_17_reg_1226pp0_it1;
reg   [15:0] ap_reg_phiprechg_tmp_V_17_reg_1226pp0_it2;
reg   [15:0] ap_reg_phiprechg_tmp_V_17_reg_1226pp0_it3;
wire   [52:0] tmp_7_fu_1987_p3;
wire   [52:0] tmp_6_fu_1995_p3;
wire   [52:0] tmp_5_fu_2003_p3;
wire   [52:0] tmp_4_fu_2011_p3;
wire   [52:0] tmp_3_fu_2019_p3;
wire   [52:0] tmp_2_fu_2027_p3;
wire   [52:0] tmp_1_fu_2035_p3;
wire   [52:0] tmp_36_fu_2048_p4;
wire   [52:0] tmp_35_fu_2059_p4;
wire   [52:0] tmp_30_fu_2069_p4;
wire   [52:0] tmp_25_fu_2080_p4;
wire   [52:0] tmp_17_fu_2116_p4;
wire   [52:0] tmp_10_fu_2132_p4;
wire   [52:0] tmp_11_fu_2142_p4;
wire   [99:0] tmp_42_fu_2212_p5;
wire   [99:0] tmp_39_fu_2225_p5;
wire   [99:0] tmp_37_fu_2267_p5;
wire   [99:0] tmp_31_fu_2287_p4;
wire   [99:0] tmp_26_fu_2305_p3;
wire   [99:0] tmp_23_fu_2322_p5;
wire   [99:0] tmp_19_fu_2354_p6;
wire   [99:0] tmp_13_fu_2397_p6;
wire   [18:0] tmp_38_fu_2279_p3;
wire   [18:0] tmp_32_fu_2297_p3;
wire   [18:0] tmp_27_fu_2314_p3;
wire   [18:0] tmp_20_fu_2368_p3;
wire   [18:0] tmp_14_fu_2411_p3;
wire   [71:0] tmp_18_fu_2340_p6;
wire   [71:0] tmp_12_fu_2383_p6;
wire   [31:0] tmp_129_fu_1531_p2;
wire   [31:0] p_6_fu_1644_p2;
wire   [31:0] p_4_fu_1667_p2;
wire   [1:0] tmp_144_fu_1778_p2;
wire   [0:0] grp_fu_1327_p1;
wire   [31:0] tmp_250_fu_1638_p2;
wire   [31:0] tmp_226_fu_1661_p2;
wire   [15:0] tmp_231_fu_1694_p1;
wire   [15:0] tmp_260_fu_1719_p1;
wire   [15:0] tmp_126_fu_1727_p2;
wire   [15:0] p_9_v_fu_1733_p3;
wire   [0:0] tmp_127_fu_1747_p2;
wire   [15:0] tmp_257_fu_1815_p1;
wire   [15:0] usedLength_V_fu_1819_p2;
wire   [0:0] tmp_123_fu_1825_p2;
wire   [15:0] usableWindow_V_fu_1831_p2;
wire   [0:0] tmp_139_fu_1857_p2;
wire   [0:0] tmp_140_fu_1863_p2;
wire   [31:0] tmp_143_fu_1875_p1;
wire   [31:0] tmp_135_fu_1892_p1;
wire   [15:0] tmp_263_fu_1915_p1;
wire   [15:0] tmp_264_fu_1931_p1;
wire   [15:0] tmp_259_fu_1952_p1;
wire   [15:0] tmp_255_fu_1967_p1;
wire   [14:0] slowstart_threshold_V_cast_fu_2096_p4;
wire   [14:0] slowstart_threshold_V_fu_2105_p3;
wire   [31:0] tmp_not_ackd_V_4_fu_2112_p1;
wire   [15:0] tmp_265_fu_2182_p1;
wire   [6:0] tmp_262_fu_2333_p1;
wire   [22:0] tmp_bbt_V_2_fu_2336_p1;
wire   [6:0] tmp_258_fu_2376_p1;
wire   [22:0] tmp_bbt_V_fu_2379_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_sig_pprstidle_pp0;
reg    ap_sig_bdd_1481;
reg    ap_sig_bdd_1489;
reg    ap_sig_bdd_1479;
reg    ap_sig_bdd_917;
reg    ap_sig_bdd_1255;
reg    ap_sig_bdd_595;
reg    ap_sig_bdd_1205;
reg    ap_sig_bdd_1212;
reg    ap_sig_bdd_56;
reg    ap_sig_bdd_1216;
reg    ap_sig_bdd_94;
reg    ap_sig_bdd_101;
reg    ap_sig_bdd_120;
reg    ap_sig_bdd_128;
reg    ap_sig_bdd_136;
reg    ap_sig_bdd_2277;
reg    ap_sig_bdd_2276;
reg    ap_sig_bdd_108;
reg    ap_sig_bdd_439;
reg    ap_sig_bdd_459;
reg    ap_sig_bdd_473;
reg    ap_sig_bdd_521;
reg    ap_sig_bdd_544;
reg    ap_sig_bdd_1564;
reg    ap_sig_bdd_190;
reg    ap_sig_bdd_201;
reg    ap_sig_bdd_208;
reg    ap_sig_bdd_211;
reg    ap_sig_bdd_215;
reg    ap_sig_bdd_219;
reg    ap_sig_bdd_223;
reg    ap_sig_bdd_256;
reg    ap_sig_bdd_261;
reg    ap_sig_bdd_275;
reg    ap_sig_bdd_279;
reg    ap_sig_bdd_300;
reg    ap_sig_bdd_327;
reg    ap_sig_bdd_343;
reg    ap_sig_bdd_388;
reg    ap_sig_bdd_409;
reg    ap_sig_bdd_495;
reg    ap_sig_bdd_44;
reg    ap_sig_bdd_74;
reg    ap_sig_bdd_937;
reg    ap_sig_bdd_891;
reg    ap_sig_bdd_1419;
reg    ap_sig_bdd_1428;
reg    ap_sig_bdd_1424;




/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_pp0_stg0_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

/// ap_reg_ppiten_pp0_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end
    end
end

/// ap_reg_ppiten_pp0_it4 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        if (~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_1479) begin
        if (ap_sig_bdd_1489) begin
            ap_reg_phiprechg_p_Val2_28_reg_1215pp0_it3 <= tmp_134_reg_2689;
        end else if (ap_sig_bdd_1481) begin
            ap_reg_phiprechg_p_Val2_28_reg_1215pp0_it3 <= ap_reg_ppstg_p_Val2_27_reg_629_pp0_it1;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_p_Val2_28_reg_1215pp0_it3 <= ap_reg_phiprechg_p_Val2_28_reg_1215pp0_it2;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        ap_reg_phiprechg_rxSar_appd_V_loc_1_reg_1161pp0_it1 <= {{rxSar2txEng_rsp_V_dout[ap_const_lv32_2F : ap_const_lv32_20]}};
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ~(ap_const_lv1_0 == ml_sarLoaded)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ~(ap_const_lv1_0 == ml_sarLoaded)))) begin
        ap_reg_phiprechg_rxSar_appd_V_loc_1_reg_1161pp0_it1 <= rxSar_appd_V;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        ap_reg_phiprechg_rxSar_appd_V_loc_1_reg_1161pp0_it1 <= ap_reg_phiprechg_rxSar_appd_V_loc_1_reg_1161pp0_it0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        ap_reg_phiprechg_rxSar_appd_V_loc_2_reg_1115pp0_it1 <= {{rxSar2txEng_rsp_V_dout[ap_const_lv32_2F : ap_const_lv32_20]}};
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ~(ap_const_lv1_0 == ml_sarLoaded)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ~(ap_const_lv1_0 == ml_sarLoaded)))) begin
        ap_reg_phiprechg_rxSar_appd_V_loc_2_reg_1115pp0_it1 <= rxSar_appd_V;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        ap_reg_phiprechg_rxSar_appd_V_loc_2_reg_1115pp0_it1 <= ap_reg_phiprechg_rxSar_appd_V_loc_2_reg_1115pp0_it0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        ap_reg_phiprechg_rxSar_appd_V_loc_reg_1185pp0_it1 <= {{rxSar2txEng_rsp_V_dout[ap_const_lv32_2F : ap_const_lv32_20]}};
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ~(ap_const_lv1_0 == ml_sarLoaded)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ~(ap_const_lv1_0 == ml_sarLoaded)))) begin
        ap_reg_phiprechg_rxSar_appd_V_loc_reg_1185pp0_it1 <= rxSar_appd_V;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        ap_reg_phiprechg_rxSar_appd_V_loc_reg_1185pp0_it1 <= ap_reg_phiprechg_rxSar_appd_V_loc_reg_1185pp0_it0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded) & (ap_const_lv1_0 == tmp_124_fu_1845_p2) & ~(ap_const_lv1_0 == tmp_131_fu_1851_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_124_fu_1845_p2) & ~(ap_const_lv1_0 == tmp_131_fu_1851_p2))))) begin
        ap_reg_phiprechg_tmp_V_16_reg_1197pp0_it1 <= currLength_V_fu_1809_p2;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == tmp_124_fu_1845_p2) & (ap_const_lv1_0 == tmp_130_fu_1886_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == tmp_124_fu_1845_p2) & (ap_const_lv1_0 == tmp_130_fu_1886_p2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded) & (ap_const_lv1_0 == tmp_124_fu_1845_p2) & (ap_const_lv1_0 == tmp_131_fu_1851_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_124_fu_1845_p2) & (ap_const_lv1_0 == tmp_131_fu_1851_p2)))))) begin
        ap_reg_phiprechg_tmp_V_16_reg_1197pp0_it1 <= ap_const_lv16_5B4;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == tmp_124_fu_1845_p2) & ~(ap_const_lv1_0 == tmp_130_fu_1886_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == tmp_124_fu_1845_p2) & ~(ap_const_lv1_0 == tmp_130_fu_1886_p2))))) begin
        ap_reg_phiprechg_tmp_V_16_reg_1197pp0_it1 <= usableWindow_V_1_fu_1837_p3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        ap_reg_phiprechg_tmp_V_16_reg_1197pp0_it1 <= ap_reg_phiprechg_tmp_V_16_reg_1197pp0_it0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_595) begin
        if (ap_sig_bdd_1255) begin
            ap_reg_phiprechg_tmp_V_17_reg_1226pp0_it1 <= currLength_V_1_fu_1741_p2;
        end else if (ap_sig_bdd_917) begin
            ap_reg_phiprechg_tmp_V_17_reg_1226pp0_it1 <= ap_const_lv16_5B4;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_tmp_V_17_reg_1226pp0_it1 <= ap_reg_phiprechg_tmp_V_17_reg_1226pp0_it0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        ap_reg_phiprechg_tmp_ackNumb_V_2_reg_1103pp0_it1 <= tmp_251_fu_1608_p1;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ~(ap_const_lv1_0 == ml_sarLoaded)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ~(ap_const_lv1_0 == ml_sarLoaded)))) begin
        ap_reg_phiprechg_tmp_ackNumb_V_2_reg_1103pp0_it1 <= rxSar_recvd_V;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        ap_reg_phiprechg_tmp_ackNumb_V_2_reg_1103pp0_it1 <= ap_reg_phiprechg_tmp_ackNumb_V_2_reg_1103pp0_it0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        ap_reg_phiprechg_tmp_ackNumb_V_3_reg_1173pp0_it1 <= tmp_242_fu_1790_p1;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ~(ap_const_lv1_0 == ml_sarLoaded)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ~(ap_const_lv1_0 == ml_sarLoaded)))) begin
        ap_reg_phiprechg_tmp_ackNumb_V_3_reg_1173pp0_it1 <= rxSar_recvd_V;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        ap_reg_phiprechg_tmp_ackNumb_V_3_reg_1173pp0_it1 <= ap_reg_phiprechg_tmp_ackNumb_V_3_reg_1173pp0_it0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        ap_reg_phiprechg_tmp_ackNumb_V_4_reg_1149pp0_it1 <= tmp_246_fu_1704_p1;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ~(ap_const_lv1_0 == ml_sarLoaded)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ~(ap_const_lv1_0 == ml_sarLoaded)))) begin
        ap_reg_phiprechg_tmp_ackNumb_V_4_reg_1149pp0_it1 <= rxSar_recvd_V;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        ap_reg_phiprechg_tmp_ackNumb_V_4_reg_1149pp0_it1 <= ap_reg_phiprechg_tmp_ackNumb_V_4_reg_1149pp0_it0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_595) begin
        if (ap_sig_bdd_1212) begin
            ap_reg_phiprechg_tmp_seqNumb_V_3_reg_1139pp0_it1 <= tmp_236_fu_1633_p1;
        end else if (ap_sig_bdd_1205) begin
            ap_reg_phiprechg_tmp_seqNumb_V_3_reg_1139pp0_it1 <= ml_randomValue_V;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_tmp_seqNumb_V_3_reg_1139pp0_it1 <= ap_reg_phiprechg_tmp_seqNumb_V_3_reg_1139pp0_it0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        ap_reg_phiprechg_txSar_app_V_loc_1_reg_1127pp0_it1 <= {{txSar2txEng_upd_rsp_V_dout[ap_const_lv32_5F : ap_const_lv32_50]}};
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ~(ap_const_lv1_0 == ml_sarLoaded)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ~(ap_const_lv1_0 == ml_sarLoaded)))) begin
        ap_reg_phiprechg_txSar_app_V_loc_1_reg_1127pp0_it1 <= txSar_app_V;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        ap_reg_phiprechg_txSar_app_V_loc_1_reg_1127pp0_it1 <= ap_reg_phiprechg_txSar_app_V_loc_1_reg_1127pp0_it0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == tmp_124_fu_1845_p2) & ~(ap_const_lv1_0 == tmp_130_fu_1886_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == tmp_124_fu_1845_p2) & ~(ap_const_lv1_0 == tmp_130_fu_1886_p2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_6) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ~(ap_const_lv1_0 == tmp_117_fu_1417_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_6) & (ap_const_lv1_0 == tmp_117_fu_1417_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_7)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_2))) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_3) & ~(ap_const_lv1_0 == tmp_117_fu_1417_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & (ml_curEvent_type == ap_const_lv3_3)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == ml_sarLoaded)) | (~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1327_p2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_1) & ~(ap_const_lv1_0 == ml_sarLoaded) & (ap_const_lv1_0 == tmp_138_fu_1759_p2) & (ap_const_lv1_0 == txSar_finSent_loc_phi_fu_720_p6)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_1) & (ap_const_lv1_0 == tmp_138_fu_1759_p2) & (ap_const_lv1_0 == txSar_finSent_loc_phi_fu_720_p6)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_1) & ~(ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == tmp_138_fu_1759_p2) & ~(ap_const_lv1_0 == tmp_142_fu_1772_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_1) & ~(ap_const_lv1_0 == tmp_138_fu_1759_p2) & ~(ap_const_lv1_0 == tmp_142_fu_1772_p2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded) & (ap_const_lv1_0 == tmp_124_fu_1845_p2) & ~(ap_const_lv1_0 == tmp_131_fu_1851_p2) & (ap_const_lv1_0 == txSar_finReady_loc_phi_fu_812_p6)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_124_fu_1845_p2) & ~(ap_const_lv1_0 == tmp_131_fu_1851_p2) & (ap_const_lv1_0 == txSar_finReady_loc_phi_fu_812_p6)) | (~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded) & (ap_const_lv1_0 == tmp_124_fu_1845_p2) & ~(ap_const_lv1_0 == tmp_131_fu_1851_p2) & (ap_const_lv1_0 == or_cond_fu_1869_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_124_fu_1845_p2) & ~(ap_const_lv1_0 == tmp_131_fu_1851_p2) & (ap_const_lv1_0 == or_cond_fu_1869_p2)))))) begin
        ml_FsmState_V <= ap_const_lv1_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_478_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        ml_FsmState_V <= ap_const_lv1_1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_1) & ~(ap_const_lv1_0 == ml_sarLoaded) & (ap_const_lv1_0 == tmp_138_fu_1759_p2) & ~(ap_const_lv1_0 == txSar_finSent_loc_phi_fu_720_p6)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_1) & (ap_const_lv1_0 == tmp_138_fu_1759_p2) & ~(ap_const_lv1_0 == txSar_finSent_loc_phi_fu_720_p6)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded) & (ap_const_lv1_0 == tmp_124_fu_1845_p2) & ~(ap_const_lv1_0 == tmp_131_fu_1851_p2) & ~(ap_const_lv1_0 == txSar_finReady_loc_phi_fu_812_p6) & ~(ap_const_lv1_0 == or_cond_fu_1869_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_124_fu_1845_p2) & ~(ap_const_lv1_0 == tmp_131_fu_1851_p2) & ~(ap_const_lv1_0 == txSar_finReady_loc_phi_fu_812_p6) & ~(ap_const_lv1_0 == or_cond_fu_1869_p2)))))) begin
        ml_curEvent_type <= ap_const_lv3_5;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_478_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        ml_curEvent_type <= resetEvent_type_1_fu_1423_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_595) begin
        if (ap_sig_bdd_1216) begin
            ml_randomValue_V <= p_4_fu_1667_p2;
        end else if (ap_sig_bdd_1205) begin
            ml_randomValue_V <= p_6_fu_1644_p2;
        end else if (ap_sig_bdd_56) begin
            ml_randomValue_V <= tmp_129_fu_1531_p2;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_0)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_1) & ~(ap_const_lv1_0 == ml_sarLoaded)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_1)))))) begin
        ml_sarLoaded <= ap_const_lv1_1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_478_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        ml_sarLoaded <= ap_const_lv1_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_595) begin
        if (ap_sig_bdd_917) begin
            ml_segmentCount_V <= tmp_144_fu_1778_p2;
        end else if ((ml_FsmState_V == ap_const_lv1_0)) begin
            ml_segmentCount_V <= ap_const_lv2_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        p_Val2_25_reg_775 <= {{txSar2txEng_upd_rsp_V_dout[ap_const_lv32_3F : ap_const_lv32_20]}};
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ~(ap_const_lv1_0 == ml_sarLoaded)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ~(ap_const_lv1_0 == ml_sarLoaded)))) begin
        p_Val2_25_reg_775 <= txSar_not_ackd_V;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        p_Val2_25_reg_775 <= ap_reg_phiprechg_p_Val2_25_reg_775pp0_it0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        p_Val2_26_reg_694 <= tmp_247_fu_1714_p1;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ~(ap_const_lv1_0 == ml_sarLoaded)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ~(ap_const_lv1_0 == ml_sarLoaded)))) begin
        p_Val2_26_reg_694 <= txSar_ackd_V;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        p_Val2_26_reg_694 <= ap_reg_phiprechg_p_Val2_26_reg_694pp0_it0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        p_Val2_27_reg_629 <= {{txSar2txEng_upd_rsp_V_dout[ap_const_lv32_3F : ap_const_lv32_20]}};
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ~(ap_const_lv1_0 == ml_sarLoaded)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ~(ap_const_lv1_0 == ml_sarLoaded)))) begin
        p_Val2_27_reg_629 <= txSar_not_ackd_V;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        p_Val2_27_reg_629 <= ap_reg_phiprechg_p_Val2_27_reg_629pp0_it0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_595) begin
        if (ap_sig_bdd_136) begin
            rxSar_recvd_V <= tmp_242_fu_1790_p1;
        end else if (ap_sig_bdd_128) begin
            rxSar_recvd_V <= tmp_246_fu_1704_p1;
        end else if (ap_sig_bdd_120) begin
            rxSar_recvd_V <= tmp_ackNumb_V_fu_1679_p1;
        end else if (ap_sig_bdd_101) begin
            rxSar_recvd_V <= tmp_ackNumb_V_1_fu_1623_p1;
        end else if (ap_sig_bdd_94) begin
            rxSar_recvd_V <= tmp_251_fu_1608_p1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_595) begin
        if (ap_sig_bdd_108) begin
            tmp_seqNumb_V_2_reg_670 <= tmp_232_fu_1656_p1;
        end else if (ap_sig_bdd_1216) begin
            tmp_seqNumb_V_2_reg_670 <= ml_randomValue_V;
        end else if ((ap_true == ap_true)) begin
            tmp_seqNumb_V_2_reg_670 <= ap_reg_phiprechg_tmp_seqNumb_V_2_reg_670pp0_it0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        ap_reg_phiprechg_tmp_V_17_reg_1226pp0_it2 <= ap_reg_phiprechg_tmp_V_17_reg_1226pp0_it1;
        rxSar_appd_V_loc_1_reg_1161 <= ap_reg_phiprechg_rxSar_appd_V_loc_1_reg_1161pp0_it1;
        rxSar_appd_V_loc_2_reg_1115 <= ap_reg_phiprechg_rxSar_appd_V_loc_2_reg_1115pp0_it1;
        rxSar_appd_V_loc_reg_1185 <= ap_reg_phiprechg_rxSar_appd_V_loc_reg_1185pp0_it1;
        tmp_V_16_reg_1197 <= ap_reg_phiprechg_tmp_V_16_reg_1197pp0_it1;
        tmp_ackNumb_V_2_reg_1103 <= ap_reg_phiprechg_tmp_ackNumb_V_2_reg_1103pp0_it1;
        tmp_ackNumb_V_3_reg_1173 <= ap_reg_phiprechg_tmp_ackNumb_V_3_reg_1173pp0_it1;
        tmp_ackNumb_V_4_reg_1149 <= ap_reg_phiprechg_tmp_ackNumb_V_4_reg_1149pp0_it1;
        tmp_seqNumb_V_3_reg_1139 <= ap_reg_phiprechg_tmp_seqNumb_V_3_reg_1139pp0_it1;
        txSar_app_V_loc_1_reg_1127 <= ap_reg_phiprechg_txSar_app_V_loc_1_reg_1127pp0_it1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        ap_reg_phiprechg_tmp_V_17_reg_1226pp0_it3 <= ap_reg_phiprechg_tmp_V_17_reg_1226pp0_it2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        ap_reg_ppstg_brmerge1_reg_2589_pp0_it1 <= brmerge1_reg_2589;
        ap_reg_ppstg_brmerge2_reg_2531_pp0_it1 <= brmerge2_reg_2531;
        ap_reg_ppstg_brmerge_reg_2626_pp0_it1 <= brmerge_reg_2626;
        ap_reg_ppstg_currLength_V_1_reg_2603_pp0_it1 <= currLength_V_1_reg_2603;
        ap_reg_ppstg_demorgan_reg_2610_pp0_it1 <= demorgan_reg_2610;
        ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1 <= ml_FsmState_V_load_reg_2419;
        ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it1 <= ml_sarLoaded_load_reg_2423;
        ap_reg_ppstg_p_Val2_25_reg_775_pp0_it1 <= p_Val2_25_reg_775;
        ap_reg_ppstg_p_Val2_26_reg_694_pp0_it1 <= p_Val2_26_reg_694;
        ap_reg_ppstg_p_Val2_27_reg_629_pp0_it1 <= p_Val2_27_reg_629;
        ap_reg_ppstg_reg_1378_pp0_it1 <= reg_1378;
        ap_reg_ppstg_resetEvent_type_1_reg_2441_pp0_it1 <= resetEvent_type_1_reg_2441;
        ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it1 <= resetEvent_type_reg_2493;
        ap_reg_ppstg_this_assign_68_load_2_new_reg_2458_pp0_it1 <= this_assign_68_load_2_new_reg_2458;
        ap_reg_ppstg_tmp_100_reg_2545_pp0_it1 <= tmp_100_reg_2545;
        ap_reg_ppstg_tmp_101_reg_2527_pp0_it1 <= tmp_101_reg_2527;
        ap_reg_ppstg_tmp_104_reg_2571_pp0_it1 <= tmp_104_reg_2571;
        ap_reg_ppstg_tmp_105_reg_2563_pp0_it1 <= tmp_105_reg_2563;
        ap_reg_ppstg_tmp_106_reg_2549_pp0_it1 <= tmp_106_reg_2549;
        ap_reg_ppstg_tmp_108_reg_2523_pp0_it1 <= tmp_108_reg_2523;
        ap_reg_ppstg_tmp_117_reg_2433_pp0_it1 <= tmp_117_reg_2433;
        ap_reg_ppstg_tmp_124_reg_2650_pp0_it1 <= tmp_124_reg_2650;
        ap_reg_ppstg_tmp_130_reg_2667_pp0_it1 <= tmp_130_reg_2667;
        ap_reg_ppstg_tmp_131_reg_2654_pp0_it1 <= tmp_131_reg_2654;
        ap_reg_ppstg_tmp_256_reg_2635_pp0_it1 <= tmp_256_reg_2635;
        ap_reg_ppstg_tmp_261_reg_2598_pp0_it1 <= tmp_261_reg_2598;
        ap_reg_ppstg_tmp_97_reg_2622_pp0_it1 <= tmp_97_reg_2622;
        ap_reg_ppstg_tmp_98_reg_2585_pp0_it1 <= tmp_98_reg_2585;
        ap_reg_ppstg_tmp_99_reg_2567_pp0_it1 <= tmp_99_reg_2567;
        ap_reg_ppstg_tmp_V_reg_2445_pp0_it1 <= tmp_V_reg_2445;
        ap_reg_ppstg_tmp_ackNumb_V_1_reg_2553_pp0_it1 <= tmp_ackNumb_V_1_reg_2553;
        ap_reg_ppstg_tmp_ackNumb_V_reg_2575_pp0_it1 <= tmp_ackNumb_V_reg_2575;
        ap_reg_ppstg_tmp_length_V_load_new_reg_2463_pp0_it1 <= tmp_length_V_load_new_reg_2463;
        ap_reg_ppstg_tmp_not_ackd_V_2_reg_2671_pp0_it1 <= tmp_not_ackd_V_2_reg_2671;
        ap_reg_ppstg_tmp_not_ackd_V_6_reg_2662_pp0_it1 <= tmp_not_ackd_V_6_reg_2662;
        ap_reg_ppstg_tmp_reg_2437_pp0_it1 <= tmp_reg_2437;
        ap_reg_ppstg_tmp_seqNumb_V_2_reg_670_pp0_it1 <= tmp_seqNumb_V_2_reg_670;
        ap_reg_ppstg_tmp_tuple_dstIp_V_load_new_reg_2478_pp0_it1 <= tmp_tuple_dstIp_V_load_new_reg_2478;
        ap_reg_ppstg_tmp_tuple_dstPort_V_load_new_reg_2488_pp0_it1 <= tmp_tuple_dstPort_V_load_new_reg_2488;
        ap_reg_ppstg_tmp_tuple_srcIp_V_load_new_reg_2473_pp0_it1 <= tmp_tuple_srcIp_V_load_new_reg_2473;
        ap_reg_ppstg_tmp_tuple_srcPort_V_load_new_reg_2483_pp0_it1 <= tmp_tuple_srcPort_V_load_new_reg_2483;
        ml_FsmState_V_load_reg_2419 <= ml_FsmState_V;
        ml_sarLoaded_load_reg_2423 <= ml_sarLoaded;
        t_V_reg_2427 <= ml_randomValue_V;
        tmp_117_reg_2433 <= tmp_117_fu_1417_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) begin
        ap_reg_ppstg_brmerge1_reg_2589_pp0_it2 <= ap_reg_ppstg_brmerge1_reg_2589_pp0_it1;
        ap_reg_ppstg_brmerge1_reg_2589_pp0_it3 <= ap_reg_ppstg_brmerge1_reg_2589_pp0_it2;
        ap_reg_ppstg_brmerge2_reg_2531_pp0_it2 <= ap_reg_ppstg_brmerge2_reg_2531_pp0_it1;
        ap_reg_ppstg_brmerge2_reg_2531_pp0_it3 <= ap_reg_ppstg_brmerge2_reg_2531_pp0_it2;
        ap_reg_ppstg_brmerge_reg_2626_pp0_it2 <= ap_reg_ppstg_brmerge_reg_2626_pp0_it1;
        ap_reg_ppstg_brmerge_reg_2626_pp0_it3 <= ap_reg_ppstg_brmerge_reg_2626_pp0_it2;
        ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it2 <= ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1;
        ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3 <= ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it2;
        ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it2 <= ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it1;
        ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it3 <= ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it2;
        ap_reg_ppstg_p_Val2_25_reg_775_pp0_it2 <= ap_reg_ppstg_p_Val2_25_reg_775_pp0_it1;
        ap_reg_ppstg_p_Val2_25_reg_775_pp0_it3 <= ap_reg_ppstg_p_Val2_25_reg_775_pp0_it2;
        ap_reg_ppstg_p_Val2_26_reg_694_pp0_it2 <= ap_reg_ppstg_p_Val2_26_reg_694_pp0_it1;
        ap_reg_ppstg_p_Val2_26_reg_694_pp0_it3 <= ap_reg_ppstg_p_Val2_26_reg_694_pp0_it2;
        ap_reg_ppstg_p_Val2_s_reg_2723_pp0_it3 <= p_Val2_s_reg_2723;
        ap_reg_ppstg_reg_1378_pp0_it2 <= ap_reg_ppstg_reg_1378_pp0_it1;
        ap_reg_ppstg_reg_1378_pp0_it3 <= ap_reg_ppstg_reg_1378_pp0_it2;
        ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it2 <= ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it1;
        ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3 <= ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it2;
        ap_reg_ppstg_this_assign_68_load_2_new_reg_2458_pp0_it2 <= ap_reg_ppstg_this_assign_68_load_2_new_reg_2458_pp0_it1;
        ap_reg_ppstg_tmp_100_reg_2545_pp0_it2 <= ap_reg_ppstg_tmp_100_reg_2545_pp0_it1;
        ap_reg_ppstg_tmp_100_reg_2545_pp0_it3 <= ap_reg_ppstg_tmp_100_reg_2545_pp0_it2;
        ap_reg_ppstg_tmp_101_reg_2527_pp0_it2 <= ap_reg_ppstg_tmp_101_reg_2527_pp0_it1;
        ap_reg_ppstg_tmp_101_reg_2527_pp0_it3 <= ap_reg_ppstg_tmp_101_reg_2527_pp0_it2;
        ap_reg_ppstg_tmp_104_reg_2571_pp0_it2 <= ap_reg_ppstg_tmp_104_reg_2571_pp0_it1;
        ap_reg_ppstg_tmp_104_reg_2571_pp0_it3 <= ap_reg_ppstg_tmp_104_reg_2571_pp0_it2;
        ap_reg_ppstg_tmp_105_reg_2563_pp0_it2 <= ap_reg_ppstg_tmp_105_reg_2563_pp0_it1;
        ap_reg_ppstg_tmp_105_reg_2563_pp0_it3 <= ap_reg_ppstg_tmp_105_reg_2563_pp0_it2;
        ap_reg_ppstg_tmp_106_reg_2549_pp0_it2 <= ap_reg_ppstg_tmp_106_reg_2549_pp0_it1;
        ap_reg_ppstg_tmp_106_reg_2549_pp0_it3 <= ap_reg_ppstg_tmp_106_reg_2549_pp0_it2;
        ap_reg_ppstg_tmp_108_reg_2523_pp0_it2 <= ap_reg_ppstg_tmp_108_reg_2523_pp0_it1;
        ap_reg_ppstg_tmp_108_reg_2523_pp0_it3 <= ap_reg_ppstg_tmp_108_reg_2523_pp0_it2;
        ap_reg_ppstg_tmp_117_reg_2433_pp0_it2 <= ap_reg_ppstg_tmp_117_reg_2433_pp0_it1;
        ap_reg_ppstg_tmp_117_reg_2433_pp0_it3 <= ap_reg_ppstg_tmp_117_reg_2433_pp0_it2;
        ap_reg_ppstg_tmp_256_reg_2635_pp0_it2 <= ap_reg_ppstg_tmp_256_reg_2635_pp0_it1;
        ap_reg_ppstg_tmp_256_reg_2635_pp0_it3 <= ap_reg_ppstg_tmp_256_reg_2635_pp0_it2;
        ap_reg_ppstg_tmp_261_reg_2598_pp0_it2 <= ap_reg_ppstg_tmp_261_reg_2598_pp0_it1;
        ap_reg_ppstg_tmp_261_reg_2598_pp0_it3 <= ap_reg_ppstg_tmp_261_reg_2598_pp0_it2;
        ap_reg_ppstg_tmp_97_reg_2622_pp0_it2 <= ap_reg_ppstg_tmp_97_reg_2622_pp0_it1;
        ap_reg_ppstg_tmp_97_reg_2622_pp0_it3 <= ap_reg_ppstg_tmp_97_reg_2622_pp0_it2;
        ap_reg_ppstg_tmp_98_reg_2585_pp0_it2 <= ap_reg_ppstg_tmp_98_reg_2585_pp0_it1;
        ap_reg_ppstg_tmp_98_reg_2585_pp0_it3 <= ap_reg_ppstg_tmp_98_reg_2585_pp0_it2;
        ap_reg_ppstg_tmp_99_reg_2567_pp0_it2 <= ap_reg_ppstg_tmp_99_reg_2567_pp0_it1;
        ap_reg_ppstg_tmp_99_reg_2567_pp0_it3 <= ap_reg_ppstg_tmp_99_reg_2567_pp0_it2;
        ap_reg_ppstg_tmp_V_16_reg_1197_pp0_it2 <= tmp_V_16_reg_1197;
        ap_reg_ppstg_tmp_V_16_reg_1197_pp0_it3 <= ap_reg_ppstg_tmp_V_16_reg_1197_pp0_it2;
        ap_reg_ppstg_tmp_ackNumb_V_1_reg_2553_pp0_it2 <= ap_reg_ppstg_tmp_ackNumb_V_1_reg_2553_pp0_it1;
        ap_reg_ppstg_tmp_ackNumb_V_1_reg_2553_pp0_it3 <= ap_reg_ppstg_tmp_ackNumb_V_1_reg_2553_pp0_it2;
        ap_reg_ppstg_tmp_ackNumb_V_2_reg_1103_pp0_it2 <= tmp_ackNumb_V_2_reg_1103;
        ap_reg_ppstg_tmp_ackNumb_V_2_reg_1103_pp0_it3 <= ap_reg_ppstg_tmp_ackNumb_V_2_reg_1103_pp0_it2;
        ap_reg_ppstg_tmp_ackNumb_V_3_reg_1173_pp0_it2 <= tmp_ackNumb_V_3_reg_1173;
        ap_reg_ppstg_tmp_ackNumb_V_3_reg_1173_pp0_it3 <= ap_reg_ppstg_tmp_ackNumb_V_3_reg_1173_pp0_it2;
        ap_reg_ppstg_tmp_ackNumb_V_4_reg_1149_pp0_it2 <= tmp_ackNumb_V_4_reg_1149;
        ap_reg_ppstg_tmp_ackNumb_V_4_reg_1149_pp0_it3 <= ap_reg_ppstg_tmp_ackNumb_V_4_reg_1149_pp0_it2;
        ap_reg_ppstg_tmp_ackNumb_V_reg_2575_pp0_it2 <= ap_reg_ppstg_tmp_ackNumb_V_reg_2575_pp0_it1;
        ap_reg_ppstg_tmp_ackNumb_V_reg_2575_pp0_it3 <= ap_reg_ppstg_tmp_ackNumb_V_reg_2575_pp0_it2;
        ap_reg_ppstg_tmp_length_V_load_new_reg_2463_pp0_it2 <= ap_reg_ppstg_tmp_length_V_load_new_reg_2463_pp0_it1;
        ap_reg_ppstg_tmp_reg_2437_pp0_it2 <= ap_reg_ppstg_tmp_reg_2437_pp0_it1;
        ap_reg_ppstg_tmp_seqNumb_V_2_reg_670_pp0_it2 <= ap_reg_ppstg_tmp_seqNumb_V_2_reg_670_pp0_it1;
        ap_reg_ppstg_tmp_seqNumb_V_2_reg_670_pp0_it3 <= ap_reg_ppstg_tmp_seqNumb_V_2_reg_670_pp0_it2;
        ap_reg_ppstg_tmp_seqNumb_V_3_reg_1139_pp0_it2 <= tmp_seqNumb_V_3_reg_1139;
        ap_reg_ppstg_tmp_seqNumb_V_3_reg_1139_pp0_it3 <= ap_reg_ppstg_tmp_seqNumb_V_3_reg_1139_pp0_it2;
        ap_reg_ppstg_tmp_tuple_dstIp_V_load_new_reg_2478_pp0_it2 <= ap_reg_ppstg_tmp_tuple_dstIp_V_load_new_reg_2478_pp0_it1;
        ap_reg_ppstg_tmp_tuple_dstPort_V_load_new_reg_2488_pp0_it2 <= ap_reg_ppstg_tmp_tuple_dstPort_V_load_new_reg_2488_pp0_it1;
        ap_reg_ppstg_tmp_tuple_srcIp_V_load_new_reg_2473_pp0_it2 <= ap_reg_ppstg_tmp_tuple_srcIp_V_load_new_reg_2473_pp0_it1;
        ap_reg_ppstg_tmp_tuple_srcPort_V_load_new_reg_2483_pp0_it2 <= ap_reg_ppstg_tmp_tuple_srcPort_V_load_new_reg_2483_pp0_it1;
        ap_reg_ppstg_txSar_app_V_loc_1_reg_1127_pp0_it2 <= txSar_app_V_loc_1_reg_1127;
        ap_reg_ppstg_windowSize_V_4_reg_2740_pp0_it3 <= windowSize_V_4_reg_2740;
        ap_reg_ppstg_windowSize_V_5_reg_2703_pp0_it2 <= windowSize_V_5_reg_2703;
        ap_reg_ppstg_windowSize_V_5_reg_2703_pp0_it3 <= ap_reg_ppstg_windowSize_V_5_reg_2703_pp0_it2;
        ap_reg_ppstg_windowSize_V_6_reg_2735_pp0_it3 <= windowSize_V_6_reg_2735;
        ap_reg_ppstg_windowSize_V_reg_2745_pp0_it3 <= windowSize_V_reg_2745;
        p_Val2_s_reg_2723 <= ml_curEvent_sessionID_V;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        brmerge1_reg_2589 <= grp_fu_1327_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        brmerge2_reg_2531 <= grp_fu_1327_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        brmerge_reg_2626 <= grp_fu_1327_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_1) & ~(ap_const_lv1_0 == ml_sarLoaded)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_1))))) begin
        currLength_V_1_reg_2603 <= currLength_V_1_fu_1741_p2;
        demorgan_reg_2610 <= demorgan_fu_1753_p2;
        tmp_261_reg_2598 <= tmp_261_fu_1723_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & (ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2437_pp0_it2))) begin
        ml_curEvent_address_V <= ap_reg_ppstg_this_assign_68_load_2_new_reg_2458_pp0_it2;
        ml_curEvent_length_V <= ap_reg_ppstg_tmp_length_V_load_new_reg_2463_pp0_it2;
        ml_curEvent_tuple_dstIp_V <= ap_reg_ppstg_tmp_tuple_dstIp_V_load_new_reg_2478_pp0_it2;
        ml_curEvent_tuple_dstPort_V <= ap_reg_ppstg_tmp_tuple_dstPort_V_load_new_reg_2488_pp0_it2;
        ml_curEvent_tuple_srcIp_V <= ap_reg_ppstg_tmp_tuple_srcIp_V_load_new_reg_2473_pp0_it2;
        ml_curEvent_tuple_srcPort_V <= ap_reg_ppstg_tmp_tuple_srcPort_V_load_new_reg_2483_pp0_it2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_478_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        ml_curEvent_rt_count_V <= {{eventEng2txEng_event_V_dout[ap_const_lv32_35 : ap_const_lv32_33]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2437_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        ml_curEvent_sessionID_V <= ap_reg_ppstg_tmp_V_reg_2445_pp0_it1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        p_Val2_28_reg_1215 <= ap_reg_phiprechg_p_Val2_28_reg_1215pp0_it3;
        tmp_V_17_reg_1226 <= ap_reg_phiprechg_tmp_V_17_reg_1226pp0_it3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_6) & (ap_const_lv1_0 == tmp_117_fu_1417_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ((~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_7)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_2))) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))))) begin
        reg_1378 <= {{txSar2txEng_upd_rsp_V_dout[ap_const_lv32_3F : ap_const_lv32_20]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ((~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_7)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_2))) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))))) begin
        reg_1382 <= {{rxSar2txEng_rsp_V_dout[ap_const_lv32_2F : ap_const_lv32_20]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ~(ap_const_lv1_0 == ml_FsmState_V_load_reg_2419) & (ap_const_lv3_4 == resetEvent_type_reg_2493) & ~(ap_const_lv1_0 == tmp_117_reg_2433) & ~(ap_const_lv1_0 == tmp_100_reg_2545) & ~(ap_const_lv1_0 == tmp_106_reg_2549)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ~(ap_const_lv1_0 == ml_FsmState_V_load_reg_2419) & ~(ap_const_lv1_0 == tmp_117_reg_2433) & (ap_const_lv3_3 == resetEvent_type_reg_2493)))) begin
        reg_1389 <= grp_fu_1373_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_478_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        resetEvent_rt_count_V_reg_2468 <= {{eventEng2txEng_event_V_dout[ap_const_lv32_35 : ap_const_lv32_33]}};
        resetEvent_type_1_reg_2441 <= resetEvent_type_1_fu_1423_p1;
        this_assign_68_load_2_new_reg_2458 <= {{eventEng2txEng_event_V_dout[ap_const_lv32_22 : ap_const_lv32_13]}};
        tmp_V_reg_2445 <= {{eventEng2txEng_event_V_dout[ap_const_lv32_12 : ap_const_lv32_3]}};
        tmp_length_V_load_new_reg_2463 <= {{eventEng2txEng_event_V_dout[ap_const_lv32_32 : ap_const_lv32_23]}};
        tmp_tuple_dstIp_V_load_new_reg_2478 <= {{eventEng2txEng_event_V_dout[ap_const_lv32_75 : ap_const_lv32_56]}};
        tmp_tuple_dstPort_V_load_new_reg_2488 <= {{eventEng2txEng_event_V_dout[ap_const_lv32_95 : ap_const_lv32_86]}};
        tmp_tuple_srcIp_V_load_new_reg_2473 <= {{eventEng2txEng_event_V_dout[ap_const_lv32_55 : ap_const_lv32_36]}};
        tmp_tuple_srcPort_V_load_new_reg_2483 <= {{eventEng2txEng_event_V_dout[ap_const_lv32_85 : ap_const_lv32_76]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        resetEvent_type_reg_2493 <= ml_curEvent_type;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_7)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_2))) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))))) begin
        rxSar_appd_V <= {{rxSar2txEng_rsp_V_dout[ap_const_lv32_2F : ap_const_lv32_20]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        tmp_100_reg_2545 <= grp_nbreadreq_fu_506_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        tmp_101_reg_2527 <= grp_nbreadreq_fu_506_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ((~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_7)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_2))))) begin
        tmp_104_reg_2571 <= grp_nbreadreq_fu_492_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_117_fu_1417_p2) & (ml_curEvent_type == ap_const_lv3_3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        tmp_105_reg_2563 <= grp_nbreadreq_fu_492_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        tmp_106_reg_2549 <= grp_nbreadreq_fu_492_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_6) & (ap_const_lv1_0 == tmp_117_fu_1417_p2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        tmp_108_reg_2523 <= grp_nbreadreq_fu_492_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ((~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_7)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_2))) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        tmp_121_reg_2580 <= tmp_121_fu_1698_p2;
        tmp_ackNumb_V_reg_2575 <= tmp_ackNumb_V_fu_1679_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ((~(ap_const_lv1_0 == ml_FsmState_V_load_reg_2419) & ~(ap_const_lv1_0 == ml_sarLoaded_load_reg_2423) & (ap_const_lv3_0 == resetEvent_type_reg_2493) & (ap_const_lv1_0 == tmp_97_reg_2622)) | (~(ap_const_lv1_0 == ml_FsmState_V_load_reg_2419) & (ap_const_lv3_0 == resetEvent_type_reg_2493) & ~(ap_const_lv1_0 == tmp_97_reg_2622) & ~(ap_const_lv1_0 == brmerge_reg_2626))))) begin
        tmp_122_reg_2718 <= tmp_122_fu_1971_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_0))))) begin
        tmp_124_reg_2650 <= tmp_124_fu_1845_p2;
        tmp_256_reg_2635 <= tmp_256_fu_1805_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ((~(ap_const_lv1_0 == ml_FsmState_V_load_reg_2419) & ~(ap_const_lv1_0 == ml_sarLoaded_load_reg_2423) & (ap_const_lv3_1 == resetEvent_type_reg_2493) & (ap_const_lv1_0 == tmp_98_reg_2585)) | (~(ap_const_lv1_0 == ml_FsmState_V_load_reg_2419) & (ap_const_lv3_1 == resetEvent_type_reg_2493) & ~(ap_const_lv1_0 == tmp_98_reg_2585) & ~(ap_const_lv1_0 == brmerge1_reg_2589))))) begin
        tmp_125_reg_2708 <= tmp_125_fu_1956_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ((~(ap_const_lv1_0 == ml_FsmState_V_load_reg_2419) & (ap_const_lv3_5 == resetEvent_type_reg_2493) & (ap_const_lv1_0 == tmp_101_reg_2527) & ~(ap_const_lv1_0 == ml_sarLoaded_load_reg_2423)) | (~(ap_const_lv1_0 == ml_FsmState_V_load_reg_2419) & (ap_const_lv3_5 == resetEvent_type_reg_2493) & ~(ap_const_lv1_0 == tmp_101_reg_2527) & ~(ap_const_lv1_0 == brmerge2_reg_2531))))) begin
        tmp_128_reg_2684 <= tmp_128_fu_1919_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == tmp_124_fu_1845_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == tmp_124_fu_1845_p2))))) begin
        tmp_130_reg_2667 <= tmp_130_fu_1886_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded) & (ap_const_lv1_0 == tmp_124_fu_1845_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_124_fu_1845_p2))))) begin
        tmp_131_reg_2654 <= tmp_131_fu_1851_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ((~(ap_const_lv1_0 == ml_FsmState_V_load_reg_2419) & ~(ap_const_lv1_0 == ml_sarLoaded_load_reg_2423) & (ap_const_lv3_1 == resetEvent_type_reg_2493) & (ap_const_lv1_0 == tmp_98_reg_2585) & (ap_const_lv1_0 == demorgan_reg_2610)) | (~(ap_const_lv1_0 == ml_FsmState_V_load_reg_2419) & (ap_const_lv3_1 == resetEvent_type_reg_2493) & ~(ap_const_lv1_0 == tmp_98_reg_2585) & ~(ap_const_lv1_0 == brmerge1_reg_2589) & (ap_const_lv1_0 == demorgan_reg_2610))))) begin
        tmp_132_reg_2713 <= tmp_132_fu_1962_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ((~(ap_const_lv1_0 == ml_FsmState_V_load_reg_2419) & ~(ap_const_lv1_0 == tmp_117_reg_2433) & (ap_const_lv3_5 == resetEvent_type_reg_2493) & (ap_const_lv1_0 == tmp_101_reg_2527) & ~(ap_const_lv1_0 == ml_sarLoaded_load_reg_2423)) | (~(ap_const_lv1_0 == ml_FsmState_V_load_reg_2419) & ~(ap_const_lv1_0 == tmp_117_reg_2433) & (ap_const_lv3_5 == resetEvent_type_reg_2493) & ~(ap_const_lv1_0 == tmp_101_reg_2527) & ~(ap_const_lv1_0 == brmerge2_reg_2531))))) begin
        tmp_133_reg_2694 <= tmp_133_fu_1935_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ((~(ap_const_lv1_0 == ml_FsmState_V_load_reg_2419) & (ap_const_lv1_0 == tmp_117_reg_2433) & (ap_const_lv3_5 == resetEvent_type_reg_2493) & (ap_const_lv1_0 == tmp_101_reg_2527) & ~(ap_const_lv1_0 == ml_sarLoaded_load_reg_2423)) | (~(ap_const_lv1_0 == ml_FsmState_V_load_reg_2419) & (ap_const_lv1_0 == tmp_117_reg_2433) & (ap_const_lv3_5 == resetEvent_type_reg_2493) & ~(ap_const_lv1_0 == tmp_101_reg_2527) & ~(ap_const_lv1_0 == brmerge2_reg_2531))))) begin
        tmp_134_reg_2689 <= tmp_134_fu_1925_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it2) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_101_reg_2527_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it2)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it2) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_101_reg_2527_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_2531_pp0_it2))))) begin
        tmp_145_reg_2750 <= tmp_145_fu_2186_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it2) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_97_reg_2622_pp0_it2)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it2) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_97_reg_2622_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2626_pp0_it2))))) begin
        tmp_146_reg_2758 <= tmp_146_fu_2198_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it2) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_98_reg_2585_pp0_it2)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it2) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_98_reg_2585_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_2589_pp0_it2))))) begin
        tmp_147_reg_2754 <= tmp_147_fu_2192_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        tmp_97_reg_2622 <= grp_nbreadreq_fu_506_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        tmp_98_reg_2585 <= grp_nbreadreq_fu_506_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_7)) | (~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_2))))) begin
        tmp_99_reg_2567 <= grp_nbreadreq_fu_506_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        tmp_ackNumb_V_1_reg_2553 <= tmp_ackNumb_V_1_fu_1623_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == ml_FsmState_V_load_reg_2419) & ~(ap_const_lv1_0 == tmp_reg_2437) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & (ap_const_lv3_6 == resetEvent_type_1_reg_2441))) begin
        tmp_i_reg_2680 <= grp_fu_1368_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == tmp_124_fu_1845_p2) & ~(ap_const_lv1_0 == tmp_130_fu_1886_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == tmp_124_fu_1845_p2) & ~(ap_const_lv1_0 == tmp_130_fu_1886_p2))))) begin
        tmp_not_ackd_V_2_reg_2671 <= tmp_not_ackd_V_2_fu_1896_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ((~(ap_const_lv1_0 == ml_FsmState_V_load_reg_2419) & ~(ap_const_lv1_0 == tmp_117_reg_2433) & (ap_const_lv3_5 == resetEvent_type_reg_2493) & (ap_const_lv1_0 == tmp_101_reg_2527) & ~(ap_const_lv1_0 == ml_sarLoaded_load_reg_2423) & ~(ap_const_lv1_0 == tmp_133_fu_1935_p2)) | (~(ap_const_lv1_0 == ml_FsmState_V_load_reg_2419) & ~(ap_const_lv1_0 == tmp_117_reg_2433) & (ap_const_lv3_5 == resetEvent_type_reg_2493) & ~(ap_const_lv1_0 == tmp_101_reg_2527) & ~(ap_const_lv1_0 == brmerge2_reg_2531) & ~(ap_const_lv1_0 == tmp_133_fu_1935_p2))))) begin
        tmp_not_ackd_V_3_reg_2698 <= tmp_not_ackd_V_3_fu_1941_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded) & (ap_const_lv1_0 == tmp_124_fu_1845_p2) & ~(ap_const_lv1_0 == tmp_131_fu_1851_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_124_fu_1845_p2) & ~(ap_const_lv1_0 == tmp_131_fu_1851_p2))))) begin
        tmp_not_ackd_V_6_reg_2662 <= tmp_not_ackd_V_6_fu_1879_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ml_FsmState_V == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        tmp_reg_2437 <= tmp_nbreadreq_fu_478_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == ml_FsmState_V_load_reg_2419) & ~(ap_const_lv1_0 == tmp_reg_2437) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & (ap_const_lv3_3 == resetEvent_type_1_reg_2441))) begin
        tmp_s_reg_2676 <= grp_fu_1368_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ~(ap_const_lv1_0 == txSar_ackd_V_flag_s_phi_fu_837_p42))) begin
        txSar_ackd_V <= txSar_ackd_V_new_s_phi_fu_906_p42;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_117_fu_1417_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & (ml_curEvent_type == ap_const_lv3_3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_6) & (ap_const_lv1_0 == tmp_117_fu_1417_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_7)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_2))) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))))) begin
        txSar_app_V <= {{txSar2txEng_upd_rsp_V_dout[ap_const_lv32_5F : ap_const_lv32_50]}};
        txSar_finReady <= txSar2txEng_upd_rsp_V_dout[ap_const_lv32_60];
        txSar_finSent <= txSar2txEng_upd_rsp_V_dout[ap_const_lv32_61];
        txSar_min_window_V <= {{txSar2txEng_upd_rsp_V_dout[ap_const_lv32_4F : ap_const_lv32_40]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ~(ap_const_lv1_0 == txSar_not_ackd_V_flag_4_phi_fu_971_p42))) begin
        txSar_not_ackd_V <= txSar_not_ackd_V_new_s_phi_fu_1040_p42;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_98_reg_2585_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_98_reg_2585_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_2589_pp0_it1))))) begin
        windowSize_V_4_reg_2740 <= windowSize_V_4_fu_2091_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ((~(ap_const_lv1_0 == ml_FsmState_V_load_reg_2419) & (ap_const_lv3_7 == resetEvent_type_reg_2493) & ~(ap_const_lv1_0 == tmp_99_reg_2567) & ~(ap_const_lv1_0 == tmp_104_reg_2571)) | (~(ap_const_lv1_0 == ml_FsmState_V_load_reg_2419) & ~(ap_const_lv1_0 == tmp_99_reg_2567) & ~(ap_const_lv1_0 == tmp_104_reg_2571) & (ap_const_lv3_2 == resetEvent_type_reg_2493))))) begin
        windowSize_V_5_reg_2703 <= windowSize_V_5_fu_1947_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_101_reg_2527_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_101_reg_2527_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_2531_pp0_it1))))) begin
        windowSize_V_6_reg_2735 <= windowSize_V_6_fu_2043_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_97_reg_2622_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_97_reg_2622_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2626_pp0_it1))))) begin
        windowSize_V_reg_2745 <= windowSize_V_fu_2127_p2;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_154 or ap_sig_bdd_168 or ap_sig_bdd_364 or ap_sig_bdd_588)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it4)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it2) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it3) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it4))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_154 or ap_sig_bdd_168 or ap_sig_bdd_364 or ap_sig_bdd_588)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg0_fsm_0 assign process. ///
always @ (ap_sig_bdd_20)
begin
    if (ap_sig_bdd_20) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_pprstidle_pp0 assign process. ///
always @ (ap_start or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3)
begin
    if (((ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it2) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it3) & (ap_const_logic_0 == ap_start))) begin
        ap_sig_pprstidle_pp0 = ap_const_logic_1;
    end else begin
        ap_sig_pprstidle_pp0 = ap_const_logic_0;
    end
end

/// eventEng2txEng_event_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it4 or tmp_nbreadreq_fu_478_p3 or ap_sig_bdd_154 or ap_sig_bdd_168 or ap_sig_bdd_364 or ap_sig_bdd_588 or ml_FsmState_V)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_478_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        eventEng2txEng_event_V_read = ap_const_logic_1;
    end else begin
        eventEng2txEng_event_V_read = ap_const_logic_0;
    end
end

/// p_Val2_25_phi_fu_778_p6 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or txSar2txEng_upd_rsp_V_dout or grp_nbreadreq_fu_506_p3 or grp_fu_1327_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type or txSar_not_ackd_V or ap_reg_phiprechg_p_Val2_25_reg_775pp0_it0)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_0))) begin
        p_Val2_25_phi_fu_778_p6 = {{txSar2txEng_upd_rsp_V_dout[ap_const_lv32_3F : ap_const_lv32_20]}};
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded)))) begin
        p_Val2_25_phi_fu_778_p6 = txSar_not_ackd_V;
    end else begin
        p_Val2_25_phi_fu_778_p6 = ap_reg_phiprechg_p_Val2_25_reg_775pp0_it0;
    end
end

/// p_Val2_26_phi_fu_697_p6 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or grp_nbreadreq_fu_506_p3 or grp_fu_1327_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type or txSar_ackd_V or ap_reg_phiprechg_p_Val2_26_reg_694pp0_it0 or tmp_247_fu_1714_p1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_1))) begin
        p_Val2_26_phi_fu_697_p6 = tmp_247_fu_1714_p1;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_1) & ~(ap_const_lv1_0 == ml_sarLoaded)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_1) & ~(ap_const_lv1_0 == ml_sarLoaded)))) begin
        p_Val2_26_phi_fu_697_p6 = txSar_ackd_V;
    end else begin
        p_Val2_26_phi_fu_697_p6 = ap_reg_phiprechg_p_Val2_26_reg_694pp0_it0;
    end
end

/// p_Val2_27_phi_fu_632_p6 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or txSar2txEng_upd_rsp_V_dout or grp_nbreadreq_fu_506_p3 or grp_fu_1327_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type or txSar_not_ackd_V or ap_reg_phiprechg_p_Val2_27_reg_629pp0_it0)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1327_p2))) begin
        p_Val2_27_phi_fu_632_p6 = {{txSar2txEng_upd_rsp_V_dout[ap_const_lv32_3F : ap_const_lv32_20]}};
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & ~(ap_const_lv1_0 == ml_sarLoaded)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == ml_sarLoaded)))) begin
        p_Val2_27_phi_fu_632_p6 = txSar_not_ackd_V;
    end else begin
        p_Val2_27_phi_fu_632_p6 = ap_reg_phiprechg_p_Val2_27_reg_629pp0_it0;
    end
end

/// rxSar2txEng_rsp_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it4 or grp_nbreadreq_fu_492_p3 or grp_nbreadreq_fu_506_p3 or grp_fu_1327_p2 or ap_sig_bdd_154 or ap_sig_bdd_168 or ap_sig_bdd_364 or ap_sig_bdd_588 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_7)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_2))) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))))) begin
        rxSar2txEng_rsp_V_read = ap_const_logic_1;
    end else begin
        rxSar2txEng_rsp_V_read = ap_const_logic_0;
    end
end

/// tmp_seqNumb_V_2_phi_fu_673_p4 assign process. ///
always @ (tmp_117_fu_1417_p2 or ml_randomValue_V or ap_reg_phiprechg_tmp_seqNumb_V_2_reg_670pp0_it0 or tmp_232_fu_1656_p1 or ap_sig_bdd_2277 or ap_sig_bdd_2276)
begin
    if (ap_sig_bdd_2276) begin
        if (ap_sig_bdd_2277) begin
            tmp_seqNumb_V_2_phi_fu_673_p4 = tmp_232_fu_1656_p1;
        end else if (~(ap_const_lv1_0 == tmp_117_fu_1417_p2)) begin
            tmp_seqNumb_V_2_phi_fu_673_p4 = ml_randomValue_V;
        end else begin
            tmp_seqNumb_V_2_phi_fu_673_p4 = ap_reg_phiprechg_tmp_seqNumb_V_2_reg_670pp0_it0;
        end
    end else begin
        tmp_seqNumb_V_2_phi_fu_673_p4 = ap_reg_phiprechg_tmp_seqNumb_V_2_reg_670pp0_it0;
    end
end

/// txEng2rxSar_req_V_V_write assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_154 or ap_sig_bdd_168 or ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1 or ap_reg_ppstg_tmp_reg_2437_pp0_it1 or ap_reg_ppstg_resetEvent_type_1_reg_2441_pp0_it1 or ap_sig_bdd_364 or ap_sig_bdd_588)
begin
    if ((((((ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2437_pp0_it1) & (ap_const_lv3_2 == ap_reg_ppstg_resetEvent_type_1_reg_2441_pp0_it1)) | ((ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2437_pp0_it1) & (ap_const_lv3_7 == ap_reg_ppstg_resetEvent_type_1_reg_2441_pp0_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | ((ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2437_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_1_reg_2441_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | ((ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2437_pp0_it1) & (ap_const_lv3_4 == ap_reg_ppstg_resetEvent_type_1_reg_2441_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | ((ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2437_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_1_reg_2441_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | ((ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2437_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_1_reg_2441_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))))) begin
        txEng2rxSar_req_V_V_write = ap_const_logic_1;
    end else begin
        txEng2rxSar_req_V_V_write = ap_const_logic_0;
    end
end

/// txEng2sLookup_rev_req_V_V_write assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_154 or ap_sig_bdd_168 or ap_sig_bdd_364 or ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3 or ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3 or ap_reg_ppstg_tmp_117_reg_2433_pp0_it3 or ap_reg_ppstg_tmp_108_reg_2523_pp0_it3 or ap_reg_ppstg_tmp_101_reg_2527_pp0_it3 or ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it3 or tmp_145_reg_2750 or ap_reg_ppstg_brmerge2_reg_2531_pp0_it3 or ap_reg_ppstg_tmp_100_reg_2545_pp0_it3 or ap_reg_ppstg_tmp_106_reg_2549_pp0_it3 or ap_reg_ppstg_tmp_105_reg_2563_pp0_it3 or ap_reg_ppstg_tmp_99_reg_2567_pp0_it3 or ap_reg_ppstg_tmp_104_reg_2571_pp0_it3 or ap_reg_ppstg_tmp_98_reg_2585_pp0_it3 or tmp_147_reg_2754 or ap_reg_ppstg_brmerge1_reg_2589_pp0_it3 or ap_reg_ppstg_tmp_97_reg_2622_pp0_it3 or tmp_146_reg_2758 or ap_reg_ppstg_brmerge_reg_2626_pp0_it3 or ap_sig_bdd_588)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_6 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_117_reg_2433_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_2523_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_101_reg_2527_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it3) & ~(ap_const_lv1_0 == tmp_145_reg_2750)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & ~(ap_const_lv1_0 == tmp_145_reg_2750) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_101_reg_2527_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_2531_pp0_it3))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_4 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_100_reg_2545_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_106_reg_2549_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_117_reg_2433_pp0_it3) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_105_reg_2563_pp0_it3))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_7 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_99_reg_2567_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_104_reg_2571_pp0_it3)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_99_reg_2567_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_104_reg_2571_pp0_it3) & (ap_const_lv3_2 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it3) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_98_reg_2585_pp0_it3) & (ap_const_lv1_0 == tmp_147_reg_2754)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == tmp_147_reg_2754) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_98_reg_2585_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_2589_pp0_it3))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it3) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_97_reg_2622_pp0_it3) & (ap_const_lv1_0 == tmp_146_reg_2758)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == tmp_146_reg_2758) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_97_reg_2622_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2626_pp0_it3))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))))) begin
        txEng2sLookup_rev_req_V_V_write = ap_const_logic_1;
    end else begin
        txEng2sLookup_rev_req_V_V_write = ap_const_logic_0;
    end
end

/// txEng2timer_setProbeTimer_V_V_write assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_154 or ap_sig_bdd_168 or ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1 or ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it1 or ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it1 or ap_reg_ppstg_tmp_97_reg_2622_pp0_it1 or ap_reg_ppstg_tmp_124_reg_2650_pp0_it1 or ap_reg_ppstg_brmerge_reg_2626_pp0_it1 or ap_reg_ppstg_tmp_130_reg_2667_pp0_it1 or ap_sig_bdd_364 or ap_sig_bdd_588)
begin
    if ((((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_97_reg_2622_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_124_reg_2650_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_130_reg_2667_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_97_reg_2622_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2626_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_124_reg_2650_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_130_reg_2667_pp0_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        txEng2timer_setProbeTimer_V_V_write = ap_const_logic_1;
    end else begin
        txEng2timer_setProbeTimer_V_V_write = ap_const_logic_0;
    end
end

/// txEng2timer_setRetransmitTimer_din assign process. ///
always @ (tmp_38_fu_2279_p3 or tmp_32_fu_2297_p3 or tmp_27_fu_2314_p3 or tmp_20_fu_2368_p3 or tmp_14_fu_2411_p3 or ap_sig_bdd_439 or ap_sig_bdd_459 or ap_sig_bdd_473 or ap_sig_bdd_521 or ap_sig_bdd_544 or ap_sig_bdd_1564)
begin
    if (ap_sig_bdd_1564) begin
        if (ap_sig_bdd_544) begin
            txEng2timer_setRetransmitTimer_din = tmp_14_fu_2411_p3;
        end else if (ap_sig_bdd_521) begin
            txEng2timer_setRetransmitTimer_din = tmp_20_fu_2368_p3;
        end else if (ap_sig_bdd_473) begin
            txEng2timer_setRetransmitTimer_din = tmp_27_fu_2314_p3;
        end else if (ap_sig_bdd_459) begin
            txEng2timer_setRetransmitTimer_din = tmp_32_fu_2297_p3;
        end else if (ap_sig_bdd_439) begin
            txEng2timer_setRetransmitTimer_din = tmp_38_fu_2279_p3;
        end else begin
            txEng2timer_setRetransmitTimer_din = 'bx;
        end
    end else begin
        txEng2timer_setRetransmitTimer_din = 'bx;
    end
end

/// txEng2timer_setRetransmitTimer_write assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_154 or ap_sig_bdd_168 or ap_sig_bdd_364 or ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3 or ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3 or ap_reg_ppstg_tmp_117_reg_2433_pp0_it3 or ap_reg_ppstg_tmp_101_reg_2527_pp0_it3 or ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it3 or tmp_145_reg_2750 or ap_reg_ppstg_brmerge2_reg_2531_pp0_it3 or ap_reg_ppstg_tmp_100_reg_2545_pp0_it3 or ap_reg_ppstg_tmp_106_reg_2549_pp0_it3 or ap_reg_ppstg_tmp_105_reg_2563_pp0_it3 or ap_reg_ppstg_tmp_98_reg_2585_pp0_it3 or tmp_147_reg_2754 or ap_reg_ppstg_brmerge1_reg_2589_pp0_it3 or ap_reg_ppstg_tmp_97_reg_2622_pp0_it3 or tmp_146_reg_2758 or ap_reg_ppstg_brmerge_reg_2626_pp0_it3 or ap_sig_bdd_588)
begin
    if (((((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_101_reg_2527_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it3) & ~(ap_const_lv1_0 == tmp_145_reg_2750)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & ~(ap_const_lv1_0 == tmp_145_reg_2750) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_101_reg_2527_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_2531_pp0_it3))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_4 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_100_reg_2545_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_106_reg_2549_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_117_reg_2433_pp0_it3) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_105_reg_2563_pp0_it3))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it3) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_98_reg_2585_pp0_it3) & (ap_const_lv1_0 == tmp_147_reg_2754)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == tmp_147_reg_2754) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_98_reg_2585_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_2589_pp0_it3))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it3) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_97_reg_2622_pp0_it3) & (ap_const_lv1_0 == tmp_146_reg_2758)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == tmp_146_reg_2758) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_97_reg_2622_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2626_pp0_it3))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))))) begin
        txEng2timer_setRetransmitTimer_write = ap_const_logic_1;
    end else begin
        txEng2timer_setRetransmitTimer_write = ap_const_logic_0;
    end
end

/// txEng2txSar_upd_req_V_din assign process. ///
always @ (tmp_7_fu_1987_p3 or tmp_6_fu_1995_p3 or tmp_5_fu_2003_p3 or tmp_4_fu_2011_p3 or tmp_3_fu_2019_p3 or tmp_2_fu_2027_p3 or tmp_1_fu_2035_p3 or tmp_36_fu_2048_p4 or tmp_35_fu_2059_p4 or tmp_30_fu_2069_p4 or tmp_25_fu_2080_p4 or tmp_17_fu_2116_p4 or tmp_10_fu_2132_p4 or tmp_11_fu_2142_p4 or ap_sig_bdd_1479 or ap_sig_bdd_190 or ap_sig_bdd_201 or ap_sig_bdd_208 or ap_sig_bdd_211 or ap_sig_bdd_215 or ap_sig_bdd_219 or ap_sig_bdd_223 or ap_sig_bdd_256 or ap_sig_bdd_261 or ap_sig_bdd_275 or ap_sig_bdd_279 or ap_sig_bdd_300 or ap_sig_bdd_327 or ap_sig_bdd_343)
begin
    if (ap_sig_bdd_1479) begin
        if (ap_sig_bdd_343) begin
            txEng2txSar_upd_req_V_din = tmp_11_fu_2142_p4;
        end else if (ap_sig_bdd_327) begin
            txEng2txSar_upd_req_V_din = tmp_10_fu_2132_p4;
        end else if (ap_sig_bdd_300) begin
            txEng2txSar_upd_req_V_din = tmp_17_fu_2116_p4;
        end else if (ap_sig_bdd_279) begin
            txEng2txSar_upd_req_V_din = tmp_25_fu_2080_p4;
        end else if (ap_sig_bdd_275) begin
            txEng2txSar_upd_req_V_din = tmp_30_fu_2069_p4;
        end else if (ap_sig_bdd_261) begin
            txEng2txSar_upd_req_V_din = tmp_35_fu_2059_p4;
        end else if (ap_sig_bdd_256) begin
            txEng2txSar_upd_req_V_din = tmp_36_fu_2048_p4;
        end else if (ap_sig_bdd_223) begin
            txEng2txSar_upd_req_V_din = tmp_1_fu_2035_p3;
        end else if (ap_sig_bdd_219) begin
            txEng2txSar_upd_req_V_din = tmp_2_fu_2027_p3;
        end else if (ap_sig_bdd_215) begin
            txEng2txSar_upd_req_V_din = tmp_3_fu_2019_p3;
        end else if (ap_sig_bdd_211) begin
            txEng2txSar_upd_req_V_din = tmp_4_fu_2011_p3;
        end else if (ap_sig_bdd_208) begin
            txEng2txSar_upd_req_V_din = tmp_5_fu_2003_p3;
        end else if (ap_sig_bdd_201) begin
            txEng2txSar_upd_req_V_din = tmp_6_fu_1995_p3;
        end else if (ap_sig_bdd_190) begin
            txEng2txSar_upd_req_V_din = tmp_7_fu_1987_p3;
        end else begin
            txEng2txSar_upd_req_V_din = 'bx;
        end
    end else begin
        txEng2txSar_upd_req_V_din = 'bx;
    end
end

/// txEng2txSar_upd_req_V_write assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_154 or ap_sig_bdd_168 or ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1 or ap_reg_ppstg_tmp_reg_2437_pp0_it1 or ap_reg_ppstg_resetEvent_type_1_reg_2441_pp0_it1 or tmp_s_reg_2676 or tmp_i_reg_2680 or ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it1 or ap_reg_ppstg_tmp_117_reg_2433_pp0_it1 or ap_reg_ppstg_tmp_101_reg_2527_pp0_it1 or ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it1 or tmp_133_reg_2694 or ap_reg_ppstg_brmerge2_reg_2531_pp0_it1 or ap_reg_ppstg_tmp_100_reg_2545_pp0_it1 or ap_reg_ppstg_tmp_106_reg_2549_pp0_it1 or ap_reg_ppstg_tmp_98_reg_2585_pp0_it1 or ap_reg_ppstg_demorgan_reg_2610_pp0_it1 or ap_reg_ppstg_brmerge1_reg_2589_pp0_it1 or ap_reg_ppstg_tmp_97_reg_2622_pp0_it1 or ap_reg_ppstg_tmp_124_reg_2650_pp0_it1 or ap_reg_ppstg_tmp_131_reg_2654_pp0_it1 or ap_reg_ppstg_brmerge_reg_2626_pp0_it1 or ap_reg_ppstg_tmp_130_reg_2667_pp0_it1 or ap_sig_bdd_364 or ap_sig_bdd_588)
begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2437_pp0_it1) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_1_reg_2441_pp0_it1) & (ap_const_lv1_0 == tmp_s_reg_2676) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | ((((ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2437_pp0_it1) & (ap_const_lv3_2 == ap_reg_ppstg_resetEvent_type_1_reg_2441_pp0_it1)) | ((ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2437_pp0_it1) & (ap_const_lv3_7 == ap_reg_ppstg_resetEvent_type_1_reg_2441_pp0_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | ((ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2437_pp0_it1) & (ap_const_lv3_6 == ap_reg_ppstg_resetEvent_type_1_reg_2441_pp0_it1) & (ap_const_lv1_0 == tmp_i_reg_2680) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | ((ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2437_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_1_reg_2441_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | ((ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2437_pp0_it1) & (ap_const_lv3_4 == ap_reg_ppstg_resetEvent_type_1_reg_2441_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | ((ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2437_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_1_reg_2441_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | ((ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2437_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_1_reg_2441_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_117_reg_2433_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_101_reg_2527_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it1) & (ap_const_lv1_0 == tmp_133_reg_2694)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_117_reg_2433_pp0_it1) & (ap_const_lv1_0 == tmp_133_reg_2694) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_101_reg_2527_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_2531_pp0_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_117_reg_2433_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_101_reg_2527_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it1) & ~(ap_const_lv1_0 == tmp_133_reg_2694)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_117_reg_2433_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_101_reg_2527_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_2531_pp0_it1) & ~(ap_const_lv1_0 == tmp_133_reg_2694))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_117_reg_2433_pp0_it1) & (ap_const_lv3_4 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_100_reg_2545_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_106_reg_2549_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_117_reg_2433_pp0_it1) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_98_reg_2585_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_demorgan_reg_2610_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_demorgan_reg_2610_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_98_reg_2585_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_2589_pp0_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_97_reg_2622_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_124_reg_2650_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_131_reg_2654_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_124_reg_2650_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_131_reg_2654_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_97_reg_2622_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2626_pp0_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_97_reg_2622_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_124_reg_2650_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_130_reg_2667_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_97_reg_2622_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2626_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_124_reg_2650_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_130_reg_2667_pp0_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))))) begin
        txEng2txSar_upd_req_V_write = ap_const_logic_1;
    end else begin
        txEng2txSar_upd_req_V_write = ap_const_logic_0;
    end
end

/// txEngFifoReadCount_V_V_write assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_154 or ml_FsmState_V_load_reg_2419 or tmp_reg_2437 or ap_sig_bdd_168 or ap_sig_bdd_364 or ap_sig_bdd_588)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == ml_FsmState_V_load_reg_2419) & ~(ap_const_lv1_0 == tmp_reg_2437) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        txEngFifoReadCount_V_V_write = ap_const_logic_1;
    end else begin
        txEngFifoReadCount_V_V_write = ap_const_logic_0;
    end
end

/// txEng_ipMetaFifo_V_V_din assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_154 or ap_sig_bdd_168 or ap_sig_bdd_364 or ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3 or ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3 or ap_reg_ppstg_tmp_117_reg_2433_pp0_it3 or ap_reg_ppstg_tmp_108_reg_2523_pp0_it3 or ap_reg_ppstg_tmp_101_reg_2527_pp0_it3 or ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it3 or tmp_145_reg_2750 or ap_reg_ppstg_brmerge2_reg_2531_pp0_it3 or ap_reg_ppstg_tmp_100_reg_2545_pp0_it3 or ap_reg_ppstg_tmp_106_reg_2549_pp0_it3 or ap_reg_ppstg_tmp_105_reg_2563_pp0_it3 or ap_reg_ppstg_tmp_99_reg_2567_pp0_it3 or ap_reg_ppstg_tmp_104_reg_2571_pp0_it3 or ap_reg_ppstg_tmp_98_reg_2585_pp0_it3 or tmp_147_reg_2754 or ap_reg_ppstg_brmerge1_reg_2589_pp0_it3 or ap_reg_ppstg_tmp_97_reg_2622_pp0_it3 or tmp_146_reg_2758 or ap_reg_ppstg_brmerge_reg_2626_pp0_it3 or ap_sig_bdd_588 or ap_reg_ppstg_tmp_V_16_reg_1197_pp0_it3 or tmp_V_17_reg_1226)
begin
    if ((((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it3) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_97_reg_2622_pp0_it3) & (ap_const_lv1_0 == tmp_146_reg_2758)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == tmp_146_reg_2758) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_97_reg_2622_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2626_pp0_it3))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        txEng_ipMetaFifo_V_V_din = ap_reg_ppstg_tmp_V_16_reg_1197_pp0_it3;
    end else if ((((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it3) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_98_reg_2585_pp0_it3) & (ap_const_lv1_0 == tmp_147_reg_2754)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == tmp_147_reg_2754) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_98_reg_2585_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_2589_pp0_it3))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        txEng_ipMetaFifo_V_V_din = tmp_V_17_reg_1226;
    end else if (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_4 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_100_reg_2545_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_106_reg_2549_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_117_reg_2433_pp0_it3) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_105_reg_2563_pp0_it3))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))))) begin
        txEng_ipMetaFifo_V_V_din = ap_const_lv16_4;
    end else if (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_6 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_117_reg_2433_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_2523_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_6 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_117_reg_2433_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_101_reg_2527_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it3) & ~(ap_const_lv1_0 == tmp_145_reg_2750)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & ~(ap_const_lv1_0 == tmp_145_reg_2750) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_101_reg_2527_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_2531_pp0_it3))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_7 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_99_reg_2567_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_104_reg_2571_pp0_it3)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_99_reg_2567_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_104_reg_2571_pp0_it3) & (ap_const_lv3_2 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))))) begin
        txEng_ipMetaFifo_V_V_din = ap_const_lv16_0;
    end else begin
        txEng_ipMetaFifo_V_V_din = 'bx;
    end
end

/// txEng_ipMetaFifo_V_V_write assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_154 or ap_sig_bdd_168 or ap_sig_bdd_364 or ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3 or ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3 or ap_reg_ppstg_tmp_117_reg_2433_pp0_it3 or ap_reg_ppstg_tmp_108_reg_2523_pp0_it3 or ap_reg_ppstg_tmp_101_reg_2527_pp0_it3 or ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it3 or tmp_145_reg_2750 or ap_reg_ppstg_brmerge2_reg_2531_pp0_it3 or ap_reg_ppstg_tmp_100_reg_2545_pp0_it3 or ap_reg_ppstg_tmp_106_reg_2549_pp0_it3 or ap_reg_ppstg_tmp_105_reg_2563_pp0_it3 or ap_reg_ppstg_tmp_99_reg_2567_pp0_it3 or ap_reg_ppstg_tmp_104_reg_2571_pp0_it3 or ap_reg_ppstg_tmp_98_reg_2585_pp0_it3 or tmp_147_reg_2754 or ap_reg_ppstg_brmerge1_reg_2589_pp0_it3 or ap_reg_ppstg_tmp_97_reg_2622_pp0_it3 or tmp_146_reg_2758 or ap_reg_ppstg_brmerge_reg_2626_pp0_it3 or ap_sig_bdd_588)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_6 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_117_reg_2433_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_2523_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_6 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_117_reg_2433_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_101_reg_2527_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it3) & ~(ap_const_lv1_0 == tmp_145_reg_2750)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & ~(ap_const_lv1_0 == tmp_145_reg_2750) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_101_reg_2527_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_2531_pp0_it3))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_4 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_100_reg_2545_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_106_reg_2549_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_117_reg_2433_pp0_it3) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_105_reg_2563_pp0_it3))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_7 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_99_reg_2567_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_104_reg_2571_pp0_it3)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_99_reg_2567_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_104_reg_2571_pp0_it3) & (ap_const_lv3_2 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it3) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_98_reg_2585_pp0_it3) & (ap_const_lv1_0 == tmp_147_reg_2754)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == tmp_147_reg_2754) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_98_reg_2585_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_2589_pp0_it3))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it3) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_97_reg_2622_pp0_it3) & (ap_const_lv1_0 == tmp_146_reg_2758)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == tmp_146_reg_2758) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_97_reg_2622_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2626_pp0_it3))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))))) begin
        txEng_ipMetaFifo_V_V_write = ap_const_logic_1;
    end else begin
        txEng_ipMetaFifo_V_V_write = ap_const_logic_0;
    end
end

/// txEng_isLookUpFifo_V_din assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_154 or ap_sig_bdd_168 or ap_sig_bdd_364 or ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3 or ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3 or ap_reg_ppstg_tmp_117_reg_2433_pp0_it3 or ap_reg_ppstg_tmp_108_reg_2523_pp0_it3 or ap_reg_ppstg_tmp_101_reg_2527_pp0_it3 or ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it3 or tmp_145_reg_2750 or ap_reg_ppstg_brmerge2_reg_2531_pp0_it3 or ap_reg_ppstg_tmp_100_reg_2545_pp0_it3 or ap_reg_ppstg_tmp_106_reg_2549_pp0_it3 or ap_reg_ppstg_tmp_105_reg_2563_pp0_it3 or ap_reg_ppstg_tmp_99_reg_2567_pp0_it3 or ap_reg_ppstg_tmp_104_reg_2571_pp0_it3 or ap_reg_ppstg_tmp_98_reg_2585_pp0_it3 or tmp_147_reg_2754 or ap_reg_ppstg_brmerge1_reg_2589_pp0_it3 or ap_reg_ppstg_tmp_97_reg_2622_pp0_it3 or tmp_146_reg_2758 or ap_reg_ppstg_brmerge_reg_2626_pp0_it3 or ap_sig_bdd_588)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_6 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_117_reg_2433_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        txEng_isLookUpFifo_V_din = ap_const_lv1_0;
    end else if (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_6 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_117_reg_2433_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_2523_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_101_reg_2527_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it3) & ~(ap_const_lv1_0 == tmp_145_reg_2750)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & ~(ap_const_lv1_0 == tmp_145_reg_2750) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_101_reg_2527_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_2531_pp0_it3))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_4 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_100_reg_2545_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_106_reg_2549_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_117_reg_2433_pp0_it3) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_105_reg_2563_pp0_it3))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_7 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_99_reg_2567_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_104_reg_2571_pp0_it3)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_99_reg_2567_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_104_reg_2571_pp0_it3) & (ap_const_lv3_2 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it3) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_98_reg_2585_pp0_it3) & (ap_const_lv1_0 == tmp_147_reg_2754)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == tmp_147_reg_2754) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_98_reg_2585_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_2589_pp0_it3))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it3) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_97_reg_2622_pp0_it3) & (ap_const_lv1_0 == tmp_146_reg_2758)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == tmp_146_reg_2758) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_97_reg_2622_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2626_pp0_it3))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))))) begin
        txEng_isLookUpFifo_V_din = ap_const_lv1_1;
    end else begin
        txEng_isLookUpFifo_V_din = 'bx;
    end
end

/// txEng_isLookUpFifo_V_write assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_154 or ap_sig_bdd_168 or ap_sig_bdd_364 or ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3 or ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3 or ap_reg_ppstg_tmp_117_reg_2433_pp0_it3 or ap_reg_ppstg_tmp_108_reg_2523_pp0_it3 or ap_reg_ppstg_tmp_101_reg_2527_pp0_it3 or ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it3 or tmp_145_reg_2750 or ap_reg_ppstg_brmerge2_reg_2531_pp0_it3 or ap_reg_ppstg_tmp_100_reg_2545_pp0_it3 or ap_reg_ppstg_tmp_106_reg_2549_pp0_it3 or ap_reg_ppstg_tmp_105_reg_2563_pp0_it3 or ap_reg_ppstg_tmp_99_reg_2567_pp0_it3 or ap_reg_ppstg_tmp_104_reg_2571_pp0_it3 or ap_reg_ppstg_tmp_98_reg_2585_pp0_it3 or tmp_147_reg_2754 or ap_reg_ppstg_brmerge1_reg_2589_pp0_it3 or ap_reg_ppstg_tmp_97_reg_2622_pp0_it3 or tmp_146_reg_2758 or ap_reg_ppstg_brmerge_reg_2626_pp0_it3 or ap_sig_bdd_588)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_6 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_117_reg_2433_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_2523_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_6 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_117_reg_2433_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_101_reg_2527_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it3) & ~(ap_const_lv1_0 == tmp_145_reg_2750)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & ~(ap_const_lv1_0 == tmp_145_reg_2750) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_101_reg_2527_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_2531_pp0_it3))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_4 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_100_reg_2545_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_106_reg_2549_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_117_reg_2433_pp0_it3) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_105_reg_2563_pp0_it3))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_7 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_99_reg_2567_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_104_reg_2571_pp0_it3)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_99_reg_2567_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_104_reg_2571_pp0_it3) & (ap_const_lv3_2 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it3) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_98_reg_2585_pp0_it3) & (ap_const_lv1_0 == tmp_147_reg_2754)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == tmp_147_reg_2754) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_98_reg_2585_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_2589_pp0_it3))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it3) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_97_reg_2622_pp0_it3) & (ap_const_lv1_0 == tmp_146_reg_2758)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == tmp_146_reg_2758) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_97_reg_2622_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2626_pp0_it3))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))))) begin
        txEng_isLookUpFifo_V_write = ap_const_logic_1;
    end else begin
        txEng_isLookUpFifo_V_write = ap_const_logic_0;
    end
end

/// txEng_tcpMetaFifo_V_din assign process. ///
always @ (tmp_42_fu_2212_p5 or tmp_39_fu_2225_p5 or tmp_37_fu_2267_p5 or tmp_31_fu_2287_p4 or tmp_26_fu_2305_p3 or tmp_23_fu_2322_p5 or tmp_19_fu_2354_p6 or tmp_13_fu_2397_p6 or ap_sig_bdd_439 or ap_sig_bdd_459 or ap_sig_bdd_473 or ap_sig_bdd_521 or ap_sig_bdd_544 or ap_sig_bdd_1564 or ap_sig_bdd_388 or ap_sig_bdd_409 or ap_sig_bdd_495)
begin
    if (ap_sig_bdd_1564) begin
        if (ap_sig_bdd_544) begin
            txEng_tcpMetaFifo_V_din = tmp_13_fu_2397_p6;
        end else if (ap_sig_bdd_521) begin
            txEng_tcpMetaFifo_V_din = tmp_19_fu_2354_p6;
        end else if (ap_sig_bdd_495) begin
            txEng_tcpMetaFifo_V_din = tmp_23_fu_2322_p5;
        end else if (ap_sig_bdd_473) begin
            txEng_tcpMetaFifo_V_din = tmp_26_fu_2305_p3;
        end else if (ap_sig_bdd_459) begin
            txEng_tcpMetaFifo_V_din = tmp_31_fu_2287_p4;
        end else if (ap_sig_bdd_439) begin
            txEng_tcpMetaFifo_V_din = tmp_37_fu_2267_p5;
        end else if (ap_sig_bdd_409) begin
            txEng_tcpMetaFifo_V_din = tmp_39_fu_2225_p5;
        end else if (ap_sig_bdd_388) begin
            txEng_tcpMetaFifo_V_din = tmp_42_fu_2212_p5;
        end else begin
            txEng_tcpMetaFifo_V_din = 'bx;
        end
    end else begin
        txEng_tcpMetaFifo_V_din = 'bx;
    end
end

/// txEng_tcpMetaFifo_V_write assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_154 or ap_sig_bdd_168 or ap_sig_bdd_364 or ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3 or ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3 or ap_reg_ppstg_tmp_117_reg_2433_pp0_it3 or ap_reg_ppstg_tmp_108_reg_2523_pp0_it3 or ap_reg_ppstg_tmp_101_reg_2527_pp0_it3 or ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it3 or tmp_145_reg_2750 or ap_reg_ppstg_brmerge2_reg_2531_pp0_it3 or ap_reg_ppstg_tmp_100_reg_2545_pp0_it3 or ap_reg_ppstg_tmp_106_reg_2549_pp0_it3 or ap_reg_ppstg_tmp_105_reg_2563_pp0_it3 or ap_reg_ppstg_tmp_99_reg_2567_pp0_it3 or ap_reg_ppstg_tmp_104_reg_2571_pp0_it3 or ap_reg_ppstg_tmp_98_reg_2585_pp0_it3 or tmp_147_reg_2754 or ap_reg_ppstg_brmerge1_reg_2589_pp0_it3 or ap_reg_ppstg_tmp_97_reg_2622_pp0_it3 or tmp_146_reg_2758 or ap_reg_ppstg_brmerge_reg_2626_pp0_it3 or ap_sig_bdd_588)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_6 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_117_reg_2433_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_2523_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_6 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_117_reg_2433_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_101_reg_2527_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it3) & ~(ap_const_lv1_0 == tmp_145_reg_2750)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & ~(ap_const_lv1_0 == tmp_145_reg_2750) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_101_reg_2527_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_2531_pp0_it3))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_4 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_100_reg_2545_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_106_reg_2549_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_117_reg_2433_pp0_it3) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_105_reg_2563_pp0_it3))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_7 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_99_reg_2567_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_104_reg_2571_pp0_it3)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_99_reg_2567_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_104_reg_2571_pp0_it3) & (ap_const_lv3_2 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it3) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_98_reg_2585_pp0_it3) & (ap_const_lv1_0 == tmp_147_reg_2754)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == tmp_147_reg_2754) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_98_reg_2585_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_2589_pp0_it3))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it3) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_97_reg_2622_pp0_it3) & (ap_const_lv1_0 == tmp_146_reg_2758)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == tmp_146_reg_2758) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_97_reg_2622_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2626_pp0_it3))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))))) begin
        txEng_tcpMetaFifo_V_write = ap_const_logic_1;
    end else begin
        txEng_tcpMetaFifo_V_write = ap_const_logic_0;
    end
end

/// txEng_tupleShortCutFifo_V_write assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_154 or ap_sig_bdd_168 or ap_sig_bdd_364 or ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3 or ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3 or ap_reg_ppstg_tmp_117_reg_2433_pp0_it3 or ap_sig_bdd_588)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_6 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_117_reg_2433_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        txEng_tupleShortCutFifo_V_write = ap_const_logic_1;
    end else begin
        txEng_tupleShortCutFifo_V_write = ap_const_logic_0;
    end
end

/// txMetaloader2memAccessBreakdow_din assign process. ///
always @ (tmp_18_fu_2340_p6 or tmp_12_fu_2383_p6 or ap_sig_bdd_521 or ap_sig_bdd_544 or ap_sig_bdd_1564)
begin
    if (ap_sig_bdd_1564) begin
        if (ap_sig_bdd_544) begin
            txMetaloader2memAccessBreakdow_din = tmp_12_fu_2383_p6;
        end else if (ap_sig_bdd_521) begin
            txMetaloader2memAccessBreakdow_din = tmp_18_fu_2340_p6;
        end else begin
            txMetaloader2memAccessBreakdow_din = 'bx;
        end
    end else begin
        txMetaloader2memAccessBreakdow_din = 'bx;
    end
end

/// txMetaloader2memAccessBreakdow_write assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_154 or ap_sig_bdd_168 or ap_sig_bdd_364 or ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3 or ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3 or ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it3 or ap_reg_ppstg_tmp_98_reg_2585_pp0_it3 or tmp_147_reg_2754 or ap_reg_ppstg_brmerge1_reg_2589_pp0_it3 or ap_reg_ppstg_tmp_97_reg_2622_pp0_it3 or tmp_146_reg_2758 or ap_reg_ppstg_brmerge_reg_2626_pp0_it3 or ap_sig_bdd_588)
begin
    if (((((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it3) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_98_reg_2585_pp0_it3) & (ap_const_lv1_0 == tmp_147_reg_2754)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == tmp_147_reg_2754) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_98_reg_2585_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_2589_pp0_it3))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it3) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_97_reg_2622_pp0_it3) & (ap_const_lv1_0 == tmp_146_reg_2758)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == tmp_146_reg_2758) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_97_reg_2622_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2626_pp0_it3))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))))) begin
        txMetaloader2memAccessBreakdow_write = ap_const_logic_1;
    end else begin
        txMetaloader2memAccessBreakdow_write = ap_const_logic_0;
    end
end

/// txSar2txEng_upd_rsp_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it4 or tmp_117_fu_1417_p2 or grp_nbreadreq_fu_492_p3 or grp_nbreadreq_fu_506_p3 or grp_fu_1327_p2 or ap_sig_bdd_154 or ap_sig_bdd_168 or ap_sig_bdd_364 or ap_sig_bdd_588 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_117_fu_1417_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & (ml_curEvent_type == ap_const_lv3_3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_6) & (ap_const_lv1_0 == tmp_117_fu_1417_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_7)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_2))) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))))) begin
        txSar2txEng_upd_rsp_V_read = ap_const_logic_1;
    end else begin
        txSar2txEng_upd_rsp_V_read = ap_const_logic_0;
    end
end

/// txSar_ackd_V_flag_2_phi_fu_683_p6 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or grp_nbreadreq_fu_506_p3 or grp_fu_1327_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type or ap_reg_phiprechg_txSar_ackd_V_flag_2_reg_680pp0_it0)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_1))) begin
        txSar_ackd_V_flag_2_phi_fu_683_p6 = ap_const_lv1_1;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_1) & ~(ap_const_lv1_0 == ml_sarLoaded)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_1) & ~(ap_const_lv1_0 == ml_sarLoaded)))) begin
        txSar_ackd_V_flag_2_phi_fu_683_p6 = ap_const_lv1_0;
    end else begin
        txSar_ackd_V_flag_2_phi_fu_683_p6 = ap_reg_phiprechg_txSar_ackd_V_flag_2_reg_680pp0_it0;
    end
end

/// txSar_ackd_V_flag_3_phi_fu_732_p4 assign process. ///
always @ (txSar_ackd_V_flag_2_phi_fu_683_p6 or ap_reg_phiprechg_txSar_ackd_V_flag_3_reg_729pp0_it0 or ap_sig_bdd_917 or ap_sig_bdd_1255 or ap_sig_bdd_44)
begin
    if (ap_sig_bdd_44) begin
        if (ap_sig_bdd_1255) begin
            txSar_ackd_V_flag_3_phi_fu_732_p4 = txSar_ackd_V_flag_2_phi_fu_683_p6;
        end else if (ap_sig_bdd_917) begin
            txSar_ackd_V_flag_3_phi_fu_732_p4 = ap_const_lv1_1;
        end else begin
            txSar_ackd_V_flag_3_phi_fu_732_p4 = ap_reg_phiprechg_txSar_ackd_V_flag_3_reg_729pp0_it0;
        end
    end else begin
        txSar_ackd_V_flag_3_phi_fu_732_p4 = ap_reg_phiprechg_txSar_ackd_V_flag_3_reg_729pp0_it0;
    end
end

/// txSar_ackd_V_flag_6_phi_fu_653_p4 assign process. ///
always @ (tmp_117_fu_1417_p2 or ap_reg_phiprechg_txSar_ackd_V_flag_6_reg_650pp0_it0 or ap_sig_bdd_2277 or ap_sig_bdd_2276)
begin
    if (ap_sig_bdd_2276) begin
        if (ap_sig_bdd_2277) begin
            txSar_ackd_V_flag_6_phi_fu_653_p4 = ap_const_lv1_1;
        end else if (~(ap_const_lv1_0 == tmp_117_fu_1417_p2)) begin
            txSar_ackd_V_flag_6_phi_fu_653_p4 = ap_const_lv1_0;
        end else begin
            txSar_ackd_V_flag_6_phi_fu_653_p4 = ap_reg_phiprechg_txSar_ackd_V_flag_6_reg_650pp0_it0;
        end
    end else begin
        txSar_ackd_V_flag_6_phi_fu_653_p4 = ap_reg_phiprechg_txSar_ackd_V_flag_6_reg_650pp0_it0;
    end
end

/// txSar_ackd_V_flag_9_phi_fu_605_p6 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or grp_nbreadreq_fu_506_p3 or grp_fu_1327_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type or ap_reg_phiprechg_txSar_ackd_V_flag_9_reg_602pp0_it0)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1327_p2))) begin
        txSar_ackd_V_flag_9_phi_fu_605_p6 = ap_const_lv1_1;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & ~(ap_const_lv1_0 == ml_sarLoaded)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == ml_sarLoaded)))) begin
        txSar_ackd_V_flag_9_phi_fu_605_p6 = ap_const_lv1_0;
    end else begin
        txSar_ackd_V_flag_9_phi_fu_605_p6 = ap_reg_phiprechg_txSar_ackd_V_flag_9_reg_602pp0_it0;
    end
end

/// txSar_ackd_V_flag_phi_fu_753_p6 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or grp_nbreadreq_fu_506_p3 or grp_fu_1327_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type or ap_reg_phiprechg_txSar_ackd_V_flag_reg_750pp0_it0)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_0))) begin
        txSar_ackd_V_flag_phi_fu_753_p6 = ap_const_lv1_1;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded)))) begin
        txSar_ackd_V_flag_phi_fu_753_p6 = ap_const_lv1_0;
    end else begin
        txSar_ackd_V_flag_phi_fu_753_p6 = ap_reg_phiprechg_txSar_ackd_V_flag_reg_750pp0_it0;
    end
end

/// txSar_ackd_V_flag_s_phi_fu_837_p42 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or tmp_117_fu_1417_p2 or grp_nbreadreq_fu_492_p3 or grp_nbreadreq_fu_506_p3 or grp_fu_1327_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type or txSar_ackd_V_flag_9_phi_fu_605_p6 or txSar_ackd_V_flag_6_phi_fu_653_p4 or txSar_ackd_V_flag_3_phi_fu_732_p4 or txSar_ackd_V_flag_phi_fu_753_p6 or ap_reg_phiprechg_txSar_ackd_V_flag_s_reg_834pp0_it0)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == ml_sarLoaded)) | (~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1327_p2))))) begin
        txSar_ackd_V_flag_s_phi_fu_837_p42 = txSar_ackd_V_flag_9_phi_fu_605_p6;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_3) & ~(ap_const_lv1_0 == tmp_117_fu_1417_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & (ml_curEvent_type == ap_const_lv3_3))))) begin
        txSar_ackd_V_flag_s_phi_fu_837_p42 = txSar_ackd_V_flag_6_phi_fu_653_p4;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_1) & ~(ap_const_lv1_0 == ml_sarLoaded)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_1))))) begin
        txSar_ackd_V_flag_s_phi_fu_837_p42 = txSar_ackd_V_flag_3_phi_fu_732_p4;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_0))))) begin
        txSar_ackd_V_flag_s_phi_fu_837_p42 = txSar_ackd_V_flag_phi_fu_753_p6;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_6) & (ap_const_lv1_0 == tmp_117_fu_1417_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_7)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_4)))) begin
        txSar_ackd_V_flag_s_phi_fu_837_p42 = ap_const_lv1_1;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ml_curEvent_type == ap_const_lv3_6) & ~(ml_curEvent_type == ap_const_lv3_5) & ~(ml_curEvent_type == ap_const_lv3_4) & ~(ml_curEvent_type == ap_const_lv3_3) & ~(ml_curEvent_type == ap_const_lv3_7) & ~(ml_curEvent_type == ap_const_lv3_2) & ~(ml_curEvent_type == ap_const_lv3_1) & ~(ml_curEvent_type == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & (ml_curEvent_type == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & (ml_curEvent_type == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_117_fu_1417_p2) & (ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & (ml_curEvent_type == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == grp_fu_1327_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_6) & ~(ap_const_lv1_0 == tmp_117_fu_1417_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_6) & (ap_const_lv1_0 == tmp_117_fu_1417_p2) & (ap_const_lv1_0 == grp_nbreadreq_fu_492_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_7)) | (~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_7)) | (~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_2)))))) begin
        txSar_ackd_V_flag_s_phi_fu_837_p42 = ap_const_lv1_0;
    end else begin
        txSar_ackd_V_flag_s_phi_fu_837_p42 = ap_reg_phiprechg_txSar_ackd_V_flag_s_reg_834pp0_it0;
    end
end

/// txSar_ackd_V_loc_phi_fu_767_p6 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or grp_nbreadreq_fu_506_p3 or grp_fu_1327_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type or txSar_ackd_V or ap_reg_phiprechg_txSar_ackd_V_loc_reg_764pp0_it0 or tmp_243_fu_1800_p1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_0))) begin
        txSar_ackd_V_loc_phi_fu_767_p6 = tmp_243_fu_1800_p1;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded)))) begin
        txSar_ackd_V_loc_phi_fu_767_p6 = txSar_ackd_V;
    end else begin
        txSar_ackd_V_loc_phi_fu_767_p6 = ap_reg_phiprechg_txSar_ackd_V_loc_reg_764pp0_it0;
    end
end

/// txSar_ackd_V_new_3_phi_fu_743_p4 assign process. ///
always @ (p_Val2_26_phi_fu_697_p6 or tmp_141_fu_1765_p2 or ap_reg_phiprechg_txSar_ackd_V_new_3_reg_740pp0_it0 or ap_sig_bdd_917 or ap_sig_bdd_1255 or ap_sig_bdd_44)
begin
    if (ap_sig_bdd_44) begin
        if (ap_sig_bdd_1255) begin
            txSar_ackd_V_new_3_phi_fu_743_p4 = p_Val2_26_phi_fu_697_p6;
        end else if (ap_sig_bdd_917) begin
            txSar_ackd_V_new_3_phi_fu_743_p4 = tmp_141_fu_1765_p2;
        end else begin
            txSar_ackd_V_new_3_phi_fu_743_p4 = ap_reg_phiprechg_txSar_ackd_V_new_3_reg_740pp0_it0;
        end
    end else begin
        txSar_ackd_V_new_3_phi_fu_743_p4 = ap_reg_phiprechg_txSar_ackd_V_new_3_reg_740pp0_it0;
    end
end

/// txSar_ackd_V_new_9_phi_fu_619_p6 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or grp_nbreadreq_fu_506_p3 or grp_fu_1327_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type or tmp_252_fu_1618_p1 or ap_reg_phiprechg_txSar_ackd_V_new_9_reg_616pp0_it0)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1327_p2))) begin
        txSar_ackd_V_new_9_phi_fu_619_p6 = tmp_252_fu_1618_p1;
    end else begin
        txSar_ackd_V_new_9_phi_fu_619_p6 = ap_reg_phiprechg_txSar_ackd_V_new_9_reg_616pp0_it0;
    end
end

/// txSar_ackd_V_new_s_phi_fu_906_p42 assign process. ///
always @ (tmp_236_fu_1633_p1 or txSar_ackd_V_new_9_phi_fu_619_p6 or tmp_seqNumb_V_2_phi_fu_673_p4 or txSar_ackd_V_new_3_phi_fu_743_p4 or txSar_ackd_V_loc_phi_fu_767_p6 or tmp_239_fu_1603_p1 or ap_reg_phiprechg_txSar_ackd_V_new_s_reg_903pp0_it0 or tmp_228_fu_1689_p1 or ap_sig_bdd_101 or ap_sig_bdd_120 or ap_sig_bdd_44 or ap_sig_bdd_74 or ap_sig_bdd_937 or ap_sig_bdd_891 or ap_sig_bdd_1419 or ap_sig_bdd_1428)
begin
    if (ap_sig_bdd_44) begin
        if (ap_sig_bdd_1428) begin
            txSar_ackd_V_new_s_phi_fu_906_p42 = txSar_ackd_V_new_9_phi_fu_619_p6;
        end else if (ap_sig_bdd_101) begin
            txSar_ackd_V_new_s_phi_fu_906_p42 = tmp_236_fu_1633_p1;
        end else if (ap_sig_bdd_1419) begin
            txSar_ackd_V_new_s_phi_fu_906_p42 = tmp_seqNumb_V_2_phi_fu_673_p4;
        end else if (ap_sig_bdd_120) begin
            txSar_ackd_V_new_s_phi_fu_906_p42 = tmp_228_fu_1689_p1;
        end else if (ap_sig_bdd_891) begin
            txSar_ackd_V_new_s_phi_fu_906_p42 = txSar_ackd_V_new_3_phi_fu_743_p4;
        end else if (ap_sig_bdd_937) begin
            txSar_ackd_V_new_s_phi_fu_906_p42 = txSar_ackd_V_loc_phi_fu_767_p6;
        end else if (ap_sig_bdd_74) begin
            txSar_ackd_V_new_s_phi_fu_906_p42 = tmp_239_fu_1603_p1;
        end else begin
            txSar_ackd_V_new_s_phi_fu_906_p42 = ap_reg_phiprechg_txSar_ackd_V_new_s_reg_903pp0_it0;
        end
    end else begin
        txSar_ackd_V_new_s_phi_fu_906_p42 = ap_reg_phiprechg_txSar_ackd_V_new_s_reg_903pp0_it0;
    end
end

/// txSar_app_V_loc_phi_fu_801_p6 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or txSar2txEng_upd_rsp_V_dout or grp_nbreadreq_fu_506_p3 or grp_fu_1327_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type or txSar_app_V or ap_reg_phiprechg_txSar_app_V_loc_reg_798pp0_it0)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_0))) begin
        txSar_app_V_loc_phi_fu_801_p6 = {{txSar2txEng_upd_rsp_V_dout[ap_const_lv32_5F : ap_const_lv32_50]}};
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded)))) begin
        txSar_app_V_loc_phi_fu_801_p6 = txSar_app_V;
    end else begin
        txSar_app_V_loc_phi_fu_801_p6 = ap_reg_phiprechg_txSar_app_V_loc_reg_798pp0_it0;
    end
end

/// txSar_finReady_loc_phi_fu_812_p6 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or txSar2txEng_upd_rsp_V_dout or grp_nbreadreq_fu_506_p3 or grp_fu_1327_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type or txSar_finReady or ap_reg_phiprechg_txSar_finReady_loc_reg_809pp0_it0)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_0))) begin
        txSar_finReady_loc_phi_fu_812_p6 = txSar2txEng_upd_rsp_V_dout[ap_const_lv32_60];
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded)))) begin
        txSar_finReady_loc_phi_fu_812_p6 = txSar_finReady;
    end else begin
        txSar_finReady_loc_phi_fu_812_p6 = ap_reg_phiprechg_txSar_finReady_loc_reg_809pp0_it0;
    end
end

/// txSar_finSent_loc_phi_fu_720_p6 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or txSar2txEng_upd_rsp_V_dout or grp_nbreadreq_fu_506_p3 or grp_fu_1327_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type or txSar_finSent or ap_reg_phiprechg_txSar_finSent_loc_reg_717pp0_it0)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_1))) begin
        txSar_finSent_loc_phi_fu_720_p6 = txSar2txEng_upd_rsp_V_dout[ap_const_lv32_61];
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_1) & ~(ap_const_lv1_0 == ml_sarLoaded)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_1) & ~(ap_const_lv1_0 == ml_sarLoaded)))) begin
        txSar_finSent_loc_phi_fu_720_p6 = txSar_finSent;
    end else begin
        txSar_finSent_loc_phi_fu_720_p6 = ap_reg_phiprechg_txSar_finSent_loc_reg_717pp0_it0;
    end
end

/// txSar_min_window_V_loc_phi_fu_790_p6 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or txSar2txEng_upd_rsp_V_dout or grp_nbreadreq_fu_506_p3 or grp_fu_1327_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type or txSar_min_window_V or ap_reg_phiprechg_txSar_min_window_V_loc_reg_787pp0_it0)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_0))) begin
        txSar_min_window_V_loc_phi_fu_790_p6 = {{txSar2txEng_upd_rsp_V_dout[ap_const_lv32_4F : ap_const_lv32_40]}};
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded)))) begin
        txSar_min_window_V_loc_phi_fu_790_p6 = txSar_min_window_V;
    end else begin
        txSar_min_window_V_loc_phi_fu_790_p6 = ap_reg_phiprechg_txSar_min_window_V_loc_reg_787pp0_it0;
    end
end

/// txSar_not_ackd_V_flag_4_phi_fu_971_p42 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or tmp_117_fu_1417_p2 or grp_nbreadreq_fu_492_p3 or grp_nbreadreq_fu_506_p3 or grp_fu_1327_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type or txSar_ackd_V_flag_9_phi_fu_605_p6 or txSar_ackd_V_flag_2_phi_fu_683_p6 or ap_reg_phiprechg_txSar_not_ackd_V_flag_4_reg_968pp0_it0)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == ml_sarLoaded)) | (~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1327_p2))))) begin
        txSar_not_ackd_V_flag_4_phi_fu_971_p42 = txSar_ackd_V_flag_9_phi_fu_605_p6;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_1) & ~(ap_const_lv1_0 == ml_sarLoaded)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_1))))) begin
        txSar_not_ackd_V_flag_4_phi_fu_971_p42 = txSar_ackd_V_flag_2_phi_fu_683_p6;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_6) & (ap_const_lv1_0 == tmp_117_fu_1417_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_0)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_7)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_3) & ~(ap_const_lv1_0 == tmp_117_fu_1417_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & (ml_curEvent_type == ap_const_lv3_3)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_4)))) begin
        txSar_not_ackd_V_flag_4_phi_fu_971_p42 = ap_const_lv1_1;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ml_curEvent_type == ap_const_lv3_6) & ~(ml_curEvent_type == ap_const_lv3_5) & ~(ml_curEvent_type == ap_const_lv3_4) & ~(ml_curEvent_type == ap_const_lv3_3) & ~(ml_curEvent_type == ap_const_lv3_7) & ~(ml_curEvent_type == ap_const_lv3_2) & ~(ml_curEvent_type == ap_const_lv3_1) & ~(ml_curEvent_type == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & (ml_curEvent_type == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & (ml_curEvent_type == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_117_fu_1417_p2) & (ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & (ml_curEvent_type == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == grp_fu_1327_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_6) & ~(ap_const_lv1_0 == tmp_117_fu_1417_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_6) & (ap_const_lv1_0 == tmp_117_fu_1417_p2) & (ap_const_lv1_0 == grp_nbreadreq_fu_492_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_7)) | (~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_7)) | (~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_2)))))) begin
        txSar_not_ackd_V_flag_4_phi_fu_971_p42 = ap_const_lv1_0;
    end else begin
        txSar_not_ackd_V_flag_4_phi_fu_971_p42 = ap_reg_phiprechg_txSar_not_ackd_V_flag_4_reg_968pp0_it0;
    end
end

/// txSar_not_ackd_V_loc_1_phi_fu_709_p6 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or txSar2txEng_upd_rsp_V_dout or grp_nbreadreq_fu_506_p3 or grp_fu_1327_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type or txSar_not_ackd_V or ap_reg_phiprechg_txSar_not_ackd_V_loc_1_reg_706pp0_it0)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_1))) begin
        txSar_not_ackd_V_loc_1_phi_fu_709_p6 = {{txSar2txEng_upd_rsp_V_dout[ap_const_lv32_3F : ap_const_lv32_20]}};
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_1) & ~(ap_const_lv1_0 == ml_sarLoaded)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_1) & ~(ap_const_lv1_0 == ml_sarLoaded)))) begin
        txSar_not_ackd_V_loc_1_phi_fu_709_p6 = txSar_not_ackd_V;
    end else begin
        txSar_not_ackd_V_loc_1_phi_fu_709_p6 = ap_reg_phiprechg_txSar_not_ackd_V_loc_1_reg_706pp0_it0;
    end
end

/// txSar_not_ackd_V_new_5_phi_fu_664_p4 assign process. ///
always @ (txSar2txEng_upd_rsp_V_dout or tmp_117_fu_1417_p2 or ml_randomValue_V or ap_reg_phiprechg_txSar_not_ackd_V_new_5_reg_661pp0_it0 or ap_sig_bdd_2277 or ap_sig_bdd_2276)
begin
    if (ap_sig_bdd_2276) begin
        if (ap_sig_bdd_2277) begin
            txSar_not_ackd_V_new_5_phi_fu_664_p4 = {{txSar2txEng_upd_rsp_V_dout[ap_const_lv32_3F : ap_const_lv32_20]}};
        end else if (~(ap_const_lv1_0 == tmp_117_fu_1417_p2)) begin
            txSar_not_ackd_V_new_5_phi_fu_664_p4 = ml_randomValue_V;
        end else begin
            txSar_not_ackd_V_new_5_phi_fu_664_p4 = ap_reg_phiprechg_txSar_not_ackd_V_new_5_reg_661pp0_it0;
        end
    end else begin
        txSar_not_ackd_V_new_5_phi_fu_664_p4 = ap_reg_phiprechg_txSar_not_ackd_V_new_5_reg_661pp0_it0;
    end
end

/// txSar_not_ackd_V_new_7_phi_fu_644_p4 assign process. ///
always @ (txSar2txEng_upd_rsp_V_dout or tmp_117_fu_1417_p2 or ml_randomValue_V or ap_reg_phiprechg_txSar_not_ackd_V_new_7_reg_641pp0_it0 or ap_sig_bdd_1424)
begin
    if (ap_sig_bdd_1424) begin
        if ((ap_const_lv1_0 == tmp_117_fu_1417_p2)) begin
            txSar_not_ackd_V_new_7_phi_fu_644_p4 = {{txSar2txEng_upd_rsp_V_dout[ap_const_lv32_3F : ap_const_lv32_20]}};
        end else if (~(ap_const_lv1_0 == tmp_117_fu_1417_p2)) begin
            txSar_not_ackd_V_new_7_phi_fu_644_p4 = ml_randomValue_V;
        end else begin
            txSar_not_ackd_V_new_7_phi_fu_644_p4 = ap_reg_phiprechg_txSar_not_ackd_V_new_7_reg_641pp0_it0;
        end
    end else begin
        txSar_not_ackd_V_new_7_phi_fu_644_p4 = ap_reg_phiprechg_txSar_not_ackd_V_new_7_reg_641pp0_it0;
    end
end

/// txSar_not_ackd_V_new_phi_fu_824_p8 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or grp_nbreadreq_fu_506_p3 or grp_fu_1327_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type or tmp_124_fu_1845_p2 or tmp_131_fu_1851_p2 or tmp_not_ackd_V_6_fu_1879_p2 or tmp_130_fu_1886_p2 or tmp_not_ackd_V_2_fu_1896_p2 or ap_reg_phiprechg_txSar_not_ackd_V_new_reg_821pp0_it0 or grp_fu_1360_p2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded) & (ap_const_lv1_0 == tmp_124_fu_1845_p2) & ~(ap_const_lv1_0 == tmp_131_fu_1851_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_124_fu_1845_p2) & ~(ap_const_lv1_0 == tmp_131_fu_1851_p2))))) begin
        txSar_not_ackd_V_new_phi_fu_824_p8 = tmp_not_ackd_V_6_fu_1879_p2;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == tmp_124_fu_1845_p2) & (ap_const_lv1_0 == tmp_130_fu_1886_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == tmp_124_fu_1845_p2) & (ap_const_lv1_0 == tmp_130_fu_1886_p2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded) & (ap_const_lv1_0 == tmp_124_fu_1845_p2) & (ap_const_lv1_0 == tmp_131_fu_1851_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_124_fu_1845_p2) & (ap_const_lv1_0 == tmp_131_fu_1851_p2)))))) begin
        txSar_not_ackd_V_new_phi_fu_824_p8 = grp_fu_1360_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == tmp_124_fu_1845_p2) & ~(ap_const_lv1_0 == tmp_130_fu_1886_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == tmp_124_fu_1845_p2) & ~(ap_const_lv1_0 == tmp_130_fu_1886_p2))))) begin
        txSar_not_ackd_V_new_phi_fu_824_p8 = tmp_not_ackd_V_2_fu_1896_p2;
    end else begin
        txSar_not_ackd_V_new_phi_fu_824_p8 = ap_reg_phiprechg_txSar_not_ackd_V_new_reg_821pp0_it0;
    end
end

/// txSar_not_ackd_V_new_s_phi_fu_1040_p42 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or txSar2txEng_upd_rsp_V_dout or tmp_117_fu_1417_p2 or grp_nbreadreq_fu_492_p3 or grp_nbreadreq_fu_506_p3 or grp_fu_1327_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type or p_Val2_27_phi_fu_632_p6 or txSar_not_ackd_V_new_7_phi_fu_644_p4 or txSar_not_ackd_V_new_5_phi_fu_664_p4 or txSar_not_ackd_V_loc_1_phi_fu_709_p6 or txSar_not_ackd_V_new_phi_fu_824_p8 or ap_reg_phiprechg_txSar_not_ackd_V_new_s_reg_1037pp0_it0)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == ml_sarLoaded)) | (~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1327_p2))))) begin
        txSar_not_ackd_V_new_s_phi_fu_1040_p42 = p_Val2_27_phi_fu_632_p6;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_4))) begin
        txSar_not_ackd_V_new_s_phi_fu_1040_p42 = txSar_not_ackd_V_new_7_phi_fu_644_p4;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_3) & ~(ap_const_lv1_0 == tmp_117_fu_1417_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & (ml_curEvent_type == ap_const_lv3_3))))) begin
        txSar_not_ackd_V_new_s_phi_fu_1040_p42 = txSar_not_ackd_V_new_5_phi_fu_664_p4;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_1) & ~(ap_const_lv1_0 == ml_sarLoaded)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_1))))) begin
        txSar_not_ackd_V_new_s_phi_fu_1040_p42 = txSar_not_ackd_V_loc_1_phi_fu_709_p6;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_0))))) begin
        txSar_not_ackd_V_new_s_phi_fu_1040_p42 = txSar_not_ackd_V_new_phi_fu_824_p8;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_6) & (ap_const_lv1_0 == tmp_117_fu_1417_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ((~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_7)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_2)))))) begin
        txSar_not_ackd_V_new_s_phi_fu_1040_p42 = {{txSar2txEng_upd_rsp_V_dout[ap_const_lv32_3F : ap_const_lv32_20]}};
    end else begin
        txSar_not_ackd_V_new_s_phi_fu_1040_p42 = ap_reg_phiprechg_txSar_not_ackd_V_new_s_reg_1037pp0_it0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_done_reg or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_154 or ap_sig_bdd_168 or ap_sig_bdd_364 or ap_sig_bdd_588 or ap_sig_pprstidle_pp0)
begin
    case (ap_CS_fsm)
        ap_ST_pp0_stg0_fsm_0 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_reg_phiprechg_p_Val2_25_reg_775pp0_it0 = 'bx;
assign ap_reg_phiprechg_p_Val2_26_reg_694pp0_it0 = 'bx;
assign ap_reg_phiprechg_p_Val2_27_reg_629pp0_it0 = 'bx;
assign ap_reg_phiprechg_p_Val2_28_reg_1215pp0_it2 = 'bx;
assign ap_reg_phiprechg_rxSar_appd_V_loc_1_reg_1161pp0_it0 = 'bx;
assign ap_reg_phiprechg_rxSar_appd_V_loc_2_reg_1115pp0_it0 = 'bx;
assign ap_reg_phiprechg_rxSar_appd_V_loc_reg_1185pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_V_16_reg_1197pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_V_17_reg_1226pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_ackNumb_V_2_reg_1103pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_ackNumb_V_3_reg_1173pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_ackNumb_V_4_reg_1149pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_seqNumb_V_2_reg_670pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_seqNumb_V_3_reg_1139pp0_it0 = 'bx;
assign ap_reg_phiprechg_txSar_ackd_V_flag_2_reg_680pp0_it0 = 'bx;
assign ap_reg_phiprechg_txSar_ackd_V_flag_3_reg_729pp0_it0 = 'bx;
assign ap_reg_phiprechg_txSar_ackd_V_flag_6_reg_650pp0_it0 = 'bx;
assign ap_reg_phiprechg_txSar_ackd_V_flag_9_reg_602pp0_it0 = 'bx;
assign ap_reg_phiprechg_txSar_ackd_V_flag_reg_750pp0_it0 = 'bx;
assign ap_reg_phiprechg_txSar_ackd_V_flag_s_reg_834pp0_it0 = 'bx;
assign ap_reg_phiprechg_txSar_ackd_V_loc_reg_764pp0_it0 = 'bx;
assign ap_reg_phiprechg_txSar_ackd_V_new_3_reg_740pp0_it0 = 'bx;
assign ap_reg_phiprechg_txSar_ackd_V_new_9_reg_616pp0_it0 = 'bx;
assign ap_reg_phiprechg_txSar_ackd_V_new_s_reg_903pp0_it0 = 'bx;
assign ap_reg_phiprechg_txSar_app_V_loc_1_reg_1127pp0_it0 = 'bx;
assign ap_reg_phiprechg_txSar_app_V_loc_reg_798pp0_it0 = 'bx;
assign ap_reg_phiprechg_txSar_finReady_loc_reg_809pp0_it0 = 'bx;
assign ap_reg_phiprechg_txSar_finSent_loc_reg_717pp0_it0 = 'bx;
assign ap_reg_phiprechg_txSar_min_window_V_loc_reg_787pp0_it0 = 'bx;
assign ap_reg_phiprechg_txSar_not_ackd_V_flag_4_reg_968pp0_it0 = 'bx;
assign ap_reg_phiprechg_txSar_not_ackd_V_loc_1_reg_706pp0_it0 = 'bx;
assign ap_reg_phiprechg_txSar_not_ackd_V_new_5_reg_661pp0_it0 = 'bx;
assign ap_reg_phiprechg_txSar_not_ackd_V_new_7_reg_641pp0_it0 = 'bx;
assign ap_reg_phiprechg_txSar_not_ackd_V_new_reg_821pp0_it0 = 'bx;
assign ap_reg_phiprechg_txSar_not_ackd_V_new_s_reg_1037pp0_it0 = 'bx;
assign ap_reg_ppiten_pp0_it0 = ap_start;

/// ap_sig_bdd_101 assign process. ///
always @ (grp_nbreadreq_fu_492_p3 or grp_nbreadreq_fu_506_p3 or ml_FsmState_V or ml_curEvent_type)
begin
    ap_sig_bdd_101 = (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_4));
end

/// ap_sig_bdd_108 assign process. ///
always @ (tmp_117_fu_1417_p2 or grp_nbreadreq_fu_492_p3 or ml_FsmState_V or ml_curEvent_type)
begin
    ap_sig_bdd_108 = (~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_117_fu_1417_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & (ml_curEvent_type == ap_const_lv3_3));
end

/// ap_sig_bdd_120 assign process. ///
always @ (grp_nbreadreq_fu_492_p3 or grp_nbreadreq_fu_506_p3 or ml_FsmState_V or ml_curEvent_type)
begin
    ap_sig_bdd_120 = ((~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_7)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_2)));
end

/// ap_sig_bdd_1205 assign process. ///
always @ (tmp_117_fu_1417_p2 or grp_nbreadreq_fu_492_p3 or grp_nbreadreq_fu_506_p3 or ml_FsmState_V or ml_curEvent_type)
begin
    ap_sig_bdd_1205 = (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_4) & ~(ap_const_lv1_0 == tmp_117_fu_1417_p2));
end

/// ap_sig_bdd_1212 assign process. ///
always @ (tmp_117_fu_1417_p2 or grp_nbreadreq_fu_492_p3 or grp_nbreadreq_fu_506_p3 or ml_FsmState_V or ml_curEvent_type)
begin
    ap_sig_bdd_1212 = (~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_117_fu_1417_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_4));
end

/// ap_sig_bdd_1216 assign process. ///
always @ (tmp_117_fu_1417_p2 or ml_FsmState_V or ml_curEvent_type)
begin
    ap_sig_bdd_1216 = (~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_3) & ~(ap_const_lv1_0 == tmp_117_fu_1417_p2));
end

/// ap_sig_bdd_1255 assign process. ///
always @ (grp_nbreadreq_fu_506_p3 or grp_fu_1327_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type or tmp_138_fu_1759_p2)
begin
    ap_sig_bdd_1255 = ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_1) & ~(ap_const_lv1_0 == ml_sarLoaded) & (ap_const_lv1_0 == tmp_138_fu_1759_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_1) & (ap_const_lv1_0 == tmp_138_fu_1759_p2)));
end

/// ap_sig_bdd_128 assign process. ///
always @ (grp_nbreadreq_fu_506_p3 or grp_fu_1327_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type)
begin
    ap_sig_bdd_128 = (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_1));
end

/// ap_sig_bdd_136 assign process. ///
always @ (grp_nbreadreq_fu_506_p3 or grp_fu_1327_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type)
begin
    ap_sig_bdd_136 = (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_0));
end

/// ap_sig_bdd_1419 assign process. ///
always @ (tmp_117_fu_1417_p2 or grp_nbreadreq_fu_492_p3 or ml_FsmState_V or ml_curEvent_type)
begin
    ap_sig_bdd_1419 = ((~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_3) & ~(ap_const_lv1_0 == tmp_117_fu_1417_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & (ml_curEvent_type == ap_const_lv3_3)));
end

/// ap_sig_bdd_1424 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or grp_nbreadreq_fu_492_p3 or grp_nbreadreq_fu_506_p3 or ml_FsmState_V or ml_curEvent_type)
begin
    ap_sig_bdd_1424 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_4));
end

/// ap_sig_bdd_1428 assign process. ///
always @ (grp_nbreadreq_fu_506_p3 or grp_fu_1327_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type)
begin
    ap_sig_bdd_1428 = ((~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == ml_sarLoaded)) | (~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1327_p2)));
end

/// ap_sig_bdd_1479 assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_154 or ap_sig_bdd_168 or ap_sig_bdd_364 or ap_sig_bdd_588)
begin
    ap_sig_bdd_1479 = ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))));
end

/// ap_sig_bdd_1481 assign process. ///
always @ (ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1 or ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it1 or ap_reg_ppstg_tmp_117_reg_2433_pp0_it1 or ap_reg_ppstg_tmp_101_reg_2527_pp0_it1 or ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it1 or ap_reg_ppstg_brmerge2_reg_2531_pp0_it1)
begin
    ap_sig_bdd_1481 = ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_117_reg_2433_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_101_reg_2527_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_117_reg_2433_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_101_reg_2527_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_2531_pp0_it1)));
end

/// ap_sig_bdd_1489 assign process. ///
always @ (ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1 or ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it1 or ap_reg_ppstg_tmp_117_reg_2433_pp0_it1 or ap_reg_ppstg_tmp_101_reg_2527_pp0_it1 or ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it1 or ap_reg_ppstg_brmerge2_reg_2531_pp0_it1)
begin
    ap_sig_bdd_1489 = ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_117_reg_2433_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_101_reg_2527_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_117_reg_2433_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_101_reg_2527_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_2531_pp0_it1)));
end

/// ap_sig_bdd_154 assign process. ///
always @ (ap_start or ap_done_reg or eventEng2txEng_event_V_empty_n or tmp_nbreadreq_fu_478_p3 or txSar2txEng_upd_rsp_V_empty_n or tmp_117_fu_1417_p2 or grp_nbreadreq_fu_492_p3 or rxSar2txEng_rsp_V_empty_n or grp_nbreadreq_fu_506_p3 or grp_fu_1327_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type)
begin
    ap_sig_bdd_154 = (((eventEng2txEng_event_V_empty_n == ap_const_logic_0) & (ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_478_p3)) | ((txSar2txEng_upd_rsp_V_empty_n == ap_const_logic_0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_6) & (ap_const_lv1_0 == tmp_117_fu_1417_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3)) | (~(ml_FsmState_V == ap_const_lv1_0) & (rxSar2txEng_rsp_V_empty_n == ap_const_logic_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1327_p2)) | ((txSar2txEng_upd_rsp_V_empty_n == ap_const_logic_0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1327_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & (rxSar2txEng_rsp_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_4)) | ((txSar2txEng_upd_rsp_V_empty_n == ap_const_logic_0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_4)) | ((txSar2txEng_upd_rsp_V_empty_n == ap_const_logic_0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_117_fu_1417_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & (ml_curEvent_type == ap_const_lv3_3)) | ((rxSar2txEng_rsp_V_empty_n == ap_const_logic_0) & ((~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_7)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_2)))) | ((txSar2txEng_upd_rsp_V_empty_n == ap_const_logic_0) & ((~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_7)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_2)))) | (~(ml_FsmState_V == ap_const_lv1_0) & (rxSar2txEng_rsp_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_1)) | ((txSar2txEng_upd_rsp_V_empty_n == ap_const_logic_0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_1)) | (~(ml_FsmState_V == ap_const_lv1_0) & (rxSar2txEng_rsp_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_0)) | ((txSar2txEng_upd_rsp_V_empty_n == ap_const_logic_0) & ~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_0)) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

/// ap_sig_bdd_1564 assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_154 or ap_sig_bdd_168 or ap_sig_bdd_364 or ap_sig_bdd_588)
begin
    ap_sig_bdd_1564 = ((ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))));
end

/// ap_sig_bdd_168 assign process. ///
always @ (txEngFifoReadCount_V_V_full_n or ml_FsmState_V_load_reg_2419 or tmp_reg_2437)
begin
    ap_sig_bdd_168 = ((txEngFifoReadCount_V_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == ml_FsmState_V_load_reg_2419) & ~(ap_const_lv1_0 == tmp_reg_2437));
end

/// ap_sig_bdd_190 assign process. ///
always @ (ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1 or ap_reg_ppstg_tmp_reg_2437_pp0_it1 or ap_reg_ppstg_resetEvent_type_1_reg_2441_pp0_it1 or tmp_s_reg_2676)
begin
    ap_sig_bdd_190 = ((ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2437_pp0_it1) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_1_reg_2441_pp0_it1) & (ap_const_lv1_0 == tmp_s_reg_2676));
end

/// ap_sig_bdd_20 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_20 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_201 assign process. ///
always @ (ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1 or ap_reg_ppstg_tmp_reg_2437_pp0_it1 or ap_reg_ppstg_resetEvent_type_1_reg_2441_pp0_it1)
begin
    ap_sig_bdd_201 = (((ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2437_pp0_it1) & (ap_const_lv3_2 == ap_reg_ppstg_resetEvent_type_1_reg_2441_pp0_it1)) | ((ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2437_pp0_it1) & (ap_const_lv3_7 == ap_reg_ppstg_resetEvent_type_1_reg_2441_pp0_it1)));
end

/// ap_sig_bdd_208 assign process. ///
always @ (ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1 or ap_reg_ppstg_tmp_reg_2437_pp0_it1 or ap_reg_ppstg_resetEvent_type_1_reg_2441_pp0_it1 or tmp_i_reg_2680)
begin
    ap_sig_bdd_208 = ((ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2437_pp0_it1) & (ap_const_lv3_6 == ap_reg_ppstg_resetEvent_type_1_reg_2441_pp0_it1) & (ap_const_lv1_0 == tmp_i_reg_2680));
end

/// ap_sig_bdd_211 assign process. ///
always @ (ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1 or ap_reg_ppstg_tmp_reg_2437_pp0_it1 or ap_reg_ppstg_resetEvent_type_1_reg_2441_pp0_it1)
begin
    ap_sig_bdd_211 = ((ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2437_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_1_reg_2441_pp0_it1));
end

/// ap_sig_bdd_215 assign process. ///
always @ (ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1 or ap_reg_ppstg_tmp_reg_2437_pp0_it1 or ap_reg_ppstg_resetEvent_type_1_reg_2441_pp0_it1)
begin
    ap_sig_bdd_215 = ((ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2437_pp0_it1) & (ap_const_lv3_4 == ap_reg_ppstg_resetEvent_type_1_reg_2441_pp0_it1));
end

/// ap_sig_bdd_219 assign process. ///
always @ (ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1 or ap_reg_ppstg_tmp_reg_2437_pp0_it1 or ap_reg_ppstg_resetEvent_type_1_reg_2441_pp0_it1)
begin
    ap_sig_bdd_219 = ((ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2437_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_1_reg_2441_pp0_it1));
end

/// ap_sig_bdd_223 assign process. ///
always @ (ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1 or ap_reg_ppstg_tmp_reg_2437_pp0_it1 or ap_reg_ppstg_resetEvent_type_1_reg_2441_pp0_it1)
begin
    ap_sig_bdd_223 = ((ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2437_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_1_reg_2441_pp0_it1));
end

/// ap_sig_bdd_2276 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ml_FsmState_V or ml_curEvent_type)
begin
    ap_sig_bdd_2276 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_3));
end

/// ap_sig_bdd_2277 assign process. ///
always @ (tmp_117_fu_1417_p2 or grp_nbreadreq_fu_492_p3)
begin
    ap_sig_bdd_2277 = ((ap_const_lv1_0 == tmp_117_fu_1417_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3));
end

/// ap_sig_bdd_256 assign process. ///
always @ (ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1 or ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it1 or ap_reg_ppstg_tmp_117_reg_2433_pp0_it1 or ap_reg_ppstg_tmp_101_reg_2527_pp0_it1 or ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it1 or tmp_133_reg_2694 or ap_reg_ppstg_brmerge2_reg_2531_pp0_it1)
begin
    ap_sig_bdd_256 = ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_117_reg_2433_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_101_reg_2527_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it1) & (ap_const_lv1_0 == tmp_133_reg_2694)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_117_reg_2433_pp0_it1) & (ap_const_lv1_0 == tmp_133_reg_2694) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_101_reg_2527_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_2531_pp0_it1)));
end

/// ap_sig_bdd_261 assign process. ///
always @ (ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1 or ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it1 or ap_reg_ppstg_tmp_117_reg_2433_pp0_it1 or ap_reg_ppstg_tmp_101_reg_2527_pp0_it1 or ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it1 or tmp_133_reg_2694 or ap_reg_ppstg_brmerge2_reg_2531_pp0_it1)
begin
    ap_sig_bdd_261 = ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_117_reg_2433_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_101_reg_2527_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it1) & ~(ap_const_lv1_0 == tmp_133_reg_2694)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_117_reg_2433_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_101_reg_2527_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_2531_pp0_it1) & ~(ap_const_lv1_0 == tmp_133_reg_2694)));
end

/// ap_sig_bdd_275 assign process. ///
always @ (ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1 or ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it1 or ap_reg_ppstg_tmp_117_reg_2433_pp0_it1 or ap_reg_ppstg_tmp_100_reg_2545_pp0_it1 or ap_reg_ppstg_tmp_106_reg_2549_pp0_it1)
begin
    ap_sig_bdd_275 = (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_117_reg_2433_pp0_it1) & (ap_const_lv3_4 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_100_reg_2545_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_106_reg_2549_pp0_it1));
end

/// ap_sig_bdd_279 assign process. ///
always @ (ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1 or ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it1 or ap_reg_ppstg_tmp_117_reg_2433_pp0_it1)
begin
    ap_sig_bdd_279 = (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_117_reg_2433_pp0_it1) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it1));
end

/// ap_sig_bdd_300 assign process. ///
always @ (ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1 or ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it1 or ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it1 or ap_reg_ppstg_tmp_98_reg_2585_pp0_it1 or ap_reg_ppstg_demorgan_reg_2610_pp0_it1 or ap_reg_ppstg_brmerge1_reg_2589_pp0_it1)
begin
    ap_sig_bdd_300 = ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_98_reg_2585_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_demorgan_reg_2610_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_demorgan_reg_2610_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_98_reg_2585_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_2589_pp0_it1)));
end

/// ap_sig_bdd_327 assign process. ///
always @ (ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1 or ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it1 or ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it1 or ap_reg_ppstg_tmp_97_reg_2622_pp0_it1 or ap_reg_ppstg_tmp_124_reg_2650_pp0_it1 or ap_reg_ppstg_tmp_131_reg_2654_pp0_it1 or ap_reg_ppstg_brmerge_reg_2626_pp0_it1)
begin
    ap_sig_bdd_327 = ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_97_reg_2622_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_124_reg_2650_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_131_reg_2654_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_124_reg_2650_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_131_reg_2654_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_97_reg_2622_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2626_pp0_it1)));
end

/// ap_sig_bdd_343 assign process. ///
always @ (ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1 or ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it1 or ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it1 or ap_reg_ppstg_tmp_97_reg_2622_pp0_it1 or ap_reg_ppstg_tmp_124_reg_2650_pp0_it1 or ap_reg_ppstg_brmerge_reg_2626_pp0_it1 or ap_reg_ppstg_tmp_130_reg_2667_pp0_it1)
begin
    ap_sig_bdd_343 = ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_97_reg_2622_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_124_reg_2650_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_130_reg_2667_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_97_reg_2622_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2626_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_124_reg_2650_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_130_reg_2667_pp0_it1)));
end

/// ap_sig_bdd_364 assign process. ///
always @ (txEng2txSar_upd_req_V_full_n or ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1 or ap_reg_ppstg_tmp_reg_2437_pp0_it1 or ap_reg_ppstg_resetEvent_type_1_reg_2441_pp0_it1 or tmp_s_reg_2676 or txEng2rxSar_req_V_V_full_n or tmp_i_reg_2680 or ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it1 or ap_reg_ppstg_tmp_117_reg_2433_pp0_it1 or ap_reg_ppstg_tmp_101_reg_2527_pp0_it1 or ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it1 or tmp_133_reg_2694 or ap_reg_ppstg_brmerge2_reg_2531_pp0_it1 or ap_reg_ppstg_tmp_100_reg_2545_pp0_it1 or ap_reg_ppstg_tmp_106_reg_2549_pp0_it1 or ap_reg_ppstg_tmp_98_reg_2585_pp0_it1 or ap_reg_ppstg_demorgan_reg_2610_pp0_it1 or ap_reg_ppstg_brmerge1_reg_2589_pp0_it1 or ap_reg_ppstg_tmp_97_reg_2622_pp0_it1 or ap_reg_ppstg_tmp_124_reg_2650_pp0_it1 or ap_reg_ppstg_tmp_131_reg_2654_pp0_it1 or ap_reg_ppstg_brmerge_reg_2626_pp0_it1 or txEng2timer_setProbeTimer_V_V_full_n or ap_reg_ppstg_tmp_130_reg_2667_pp0_it1)
begin
    ap_sig_bdd_364 = (((txEng2txSar_upd_req_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2437_pp0_it1) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_1_reg_2441_pp0_it1) & (ap_const_lv1_0 == tmp_s_reg_2676)) | ((txEng2rxSar_req_V_V_full_n == ap_const_logic_0) & (((ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2437_pp0_it1) & (ap_const_lv3_2 == ap_reg_ppstg_resetEvent_type_1_reg_2441_pp0_it1)) | ((ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2437_pp0_it1) & (ap_const_lv3_7 == ap_reg_ppstg_resetEvent_type_1_reg_2441_pp0_it1)))) | ((txEng2txSar_upd_req_V_full_n == ap_const_logic_0) & (((ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2437_pp0_it1) & (ap_const_lv3_2 == ap_reg_ppstg_resetEvent_type_1_reg_2441_pp0_it1)) | ((ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2437_pp0_it1) & (ap_const_lv3_7 == ap_reg_ppstg_resetEvent_type_1_reg_2441_pp0_it1)))) | ((txEng2txSar_upd_req_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2437_pp0_it1) & (ap_const_lv3_6 == ap_reg_ppstg_resetEvent_type_1_reg_2441_pp0_it1) & (ap_const_lv1_0 == tmp_i_reg_2680)) | ((ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2437_pp0_it1) & (txEng2rxSar_req_V_V_full_n == ap_const_logic_0) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_1_reg_2441_pp0_it1)) | ((txEng2txSar_upd_req_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2437_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_1_reg_2441_pp0_it1)) | ((ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2437_pp0_it1) & (txEng2rxSar_req_V_V_full_n == ap_const_logic_0) & (ap_const_lv3_4 == ap_reg_ppstg_resetEvent_type_1_reg_2441_pp0_it1)) | ((txEng2txSar_upd_req_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2437_pp0_it1) & (ap_const_lv3_4 == ap_reg_ppstg_resetEvent_type_1_reg_2441_pp0_it1)) | ((ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2437_pp0_it1) & (txEng2rxSar_req_V_V_full_n == ap_const_logic_0) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_1_reg_2441_pp0_it1)) | ((txEng2txSar_upd_req_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2437_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_1_reg_2441_pp0_it1)) | ((ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2437_pp0_it1) & (txEng2rxSar_req_V_V_full_n == ap_const_logic_0) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_1_reg_2441_pp0_it1)) | ((txEng2txSar_upd_req_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_2437_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_1_reg_2441_pp0_it1)) | ((txEng2txSar_upd_req_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_117_reg_2433_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_101_reg_2527_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it1) & (ap_const_lv1_0 == tmp_133_reg_2694)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_117_reg_2433_pp0_it1) & (ap_const_lv1_0 == tmp_133_reg_2694) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_101_reg_2527_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_2531_pp0_it1)))) | ((txEng2txSar_upd_req_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_117_reg_2433_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_101_reg_2527_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it1) & ~(ap_const_lv1_0 == tmp_133_reg_2694)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_117_reg_2433_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_101_reg_2527_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_2531_pp0_it1) & ~(ap_const_lv1_0 == tmp_133_reg_2694)))) | ((txEng2txSar_upd_req_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_117_reg_2433_pp0_it1) & (ap_const_lv3_4 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_100_reg_2545_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_106_reg_2549_pp0_it1)) | ((txEng2txSar_upd_req_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_117_reg_2433_pp0_it1) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it1)) | ((txEng2txSar_upd_req_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_98_reg_2585_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_demorgan_reg_2610_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_demorgan_reg_2610_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_98_reg_2585_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_2589_pp0_it1)))) | ((txEng2txSar_upd_req_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_97_reg_2622_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_124_reg_2650_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_131_reg_2654_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_124_reg_2650_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_131_reg_2654_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_97_reg_2622_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2626_pp0_it1)))) | ((txEng2timer_setProbeTimer_V_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_97_reg_2622_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_124_reg_2650_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_130_reg_2667_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_97_reg_2622_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2626_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_124_reg_2650_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_130_reg_2667_pp0_it1)))) | ((txEng2txSar_upd_req_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_97_reg_2622_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_124_reg_2650_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_130_reg_2667_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it1) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_97_reg_2622_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2626_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_124_reg_2650_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_130_reg_2667_pp0_it1)))));
end

/// ap_sig_bdd_388 assign process. ///
always @ (ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3 or ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3 or ap_reg_ppstg_tmp_117_reg_2433_pp0_it3 or ap_reg_ppstg_tmp_108_reg_2523_pp0_it3)
begin
    ap_sig_bdd_388 = (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_6 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_117_reg_2433_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_2523_pp0_it3));
end

/// ap_sig_bdd_409 assign process. ///
always @ (ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3 or ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3 or ap_reg_ppstg_tmp_117_reg_2433_pp0_it3)
begin
    ap_sig_bdd_409 = (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_6 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_117_reg_2433_pp0_it3));
end

/// ap_sig_bdd_439 assign process. ///
always @ (ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3 or ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3 or ap_reg_ppstg_tmp_101_reg_2527_pp0_it3 or ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it3 or tmp_145_reg_2750 or ap_reg_ppstg_brmerge2_reg_2531_pp0_it3)
begin
    ap_sig_bdd_439 = ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_101_reg_2527_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it3) & ~(ap_const_lv1_0 == tmp_145_reg_2750)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & ~(ap_const_lv1_0 == tmp_145_reg_2750) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_101_reg_2527_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_2531_pp0_it3)));
end

/// ap_sig_bdd_44 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0)
begin
    ap_sig_bdd_44 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0));
end

/// ap_sig_bdd_459 assign process. ///
always @ (ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3 or ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3 or ap_reg_ppstg_tmp_100_reg_2545_pp0_it3 or ap_reg_ppstg_tmp_106_reg_2549_pp0_it3)
begin
    ap_sig_bdd_459 = (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_4 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_100_reg_2545_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_106_reg_2549_pp0_it3));
end

/// ap_sig_bdd_473 assign process. ///
always @ (ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3 or ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3 or ap_reg_ppstg_tmp_117_reg_2433_pp0_it3 or ap_reg_ppstg_tmp_105_reg_2563_pp0_it3)
begin
    ap_sig_bdd_473 = ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_117_reg_2433_pp0_it3) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_105_reg_2563_pp0_it3)));
end

/// ap_sig_bdd_495 assign process. ///
always @ (ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3 or ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3 or ap_reg_ppstg_tmp_99_reg_2567_pp0_it3 or ap_reg_ppstg_tmp_104_reg_2571_pp0_it3)
begin
    ap_sig_bdd_495 = ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_7 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_99_reg_2567_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_104_reg_2571_pp0_it3)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_99_reg_2567_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_104_reg_2571_pp0_it3) & (ap_const_lv3_2 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3)));
end

/// ap_sig_bdd_521 assign process. ///
always @ (ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3 or ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3 or ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it3 or ap_reg_ppstg_tmp_98_reg_2585_pp0_it3 or tmp_147_reg_2754 or ap_reg_ppstg_brmerge1_reg_2589_pp0_it3)
begin
    ap_sig_bdd_521 = ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it3) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_98_reg_2585_pp0_it3) & (ap_const_lv1_0 == tmp_147_reg_2754)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == tmp_147_reg_2754) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_98_reg_2585_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_2589_pp0_it3)));
end

/// ap_sig_bdd_544 assign process. ///
always @ (ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3 or ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3 or ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it3 or ap_reg_ppstg_tmp_97_reg_2622_pp0_it3 or tmp_146_reg_2758 or ap_reg_ppstg_brmerge_reg_2626_pp0_it3)
begin
    ap_sig_bdd_544 = ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it3) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_97_reg_2622_pp0_it3) & (ap_const_lv1_0 == tmp_146_reg_2758)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == tmp_146_reg_2758) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_97_reg_2622_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2626_pp0_it3)));
end

/// ap_sig_bdd_56 assign process. ///
always @ (tmp_nbreadreq_fu_478_p3 or ml_FsmState_V)
begin
    ap_sig_bdd_56 = ((ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_478_p3));
end

/// ap_sig_bdd_588 assign process. ///
always @ (txEng_ipMetaFifo_V_V_full_n or ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3 or ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3 or ap_reg_ppstg_tmp_117_reg_2433_pp0_it3 or ap_reg_ppstg_tmp_108_reg_2523_pp0_it3 or txEng_isLookUpFifo_V_full_n or txEng2sLookup_rev_req_V_V_full_n or txEng_tcpMetaFifo_V_full_n or txEng_tupleShortCutFifo_V_full_n or ap_reg_ppstg_tmp_101_reg_2527_pp0_it3 or ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it3 or tmp_145_reg_2750 or ap_reg_ppstg_brmerge2_reg_2531_pp0_it3 or txEng2timer_setRetransmitTimer_full_n or ap_reg_ppstg_tmp_100_reg_2545_pp0_it3 or ap_reg_ppstg_tmp_106_reg_2549_pp0_it3 or ap_reg_ppstg_tmp_105_reg_2563_pp0_it3 or ap_reg_ppstg_tmp_99_reg_2567_pp0_it3 or ap_reg_ppstg_tmp_104_reg_2571_pp0_it3 or txMetaloader2memAccessBreakdow_full_n or ap_reg_ppstg_tmp_98_reg_2585_pp0_it3 or tmp_147_reg_2754 or ap_reg_ppstg_brmerge1_reg_2589_pp0_it3 or ap_reg_ppstg_tmp_97_reg_2622_pp0_it3 or tmp_146_reg_2758 or ap_reg_ppstg_brmerge_reg_2626_pp0_it3)
begin
    ap_sig_bdd_588 = (((txEng_ipMetaFifo_V_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_6 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_117_reg_2433_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_2523_pp0_it3)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_6 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_117_reg_2433_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_2523_pp0_it3) & (txEng_isLookUpFifo_V_full_n == ap_const_logic_0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_6 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_117_reg_2433_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_2523_pp0_it3) & (txEng2sLookup_rev_req_V_V_full_n == ap_const_logic_0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_6 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_117_reg_2433_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_108_reg_2523_pp0_it3) & (txEng_tcpMetaFifo_V_full_n == ap_const_logic_0)) | ((txEng_ipMetaFifo_V_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_6 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_117_reg_2433_pp0_it3)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_6 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (txEng_tcpMetaFifo_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_117_reg_2433_pp0_it3)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_6 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (txEng_isLookUpFifo_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_117_reg_2433_pp0_it3)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_6 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_117_reg_2433_pp0_it3) & (txEng_tupleShortCutFifo_V_full_n == ap_const_logic_0)) | ((txEng_ipMetaFifo_V_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_101_reg_2527_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it3) & ~(ap_const_lv1_0 == tmp_145_reg_2750)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & ~(ap_const_lv1_0 == tmp_145_reg_2750) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_101_reg_2527_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_2531_pp0_it3)))) | ((txEng_tcpMetaFifo_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_101_reg_2527_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it3) & ~(ap_const_lv1_0 == tmp_145_reg_2750)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & ~(ap_const_lv1_0 == tmp_145_reg_2750) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_101_reg_2527_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_2531_pp0_it3)))) | ((txEng_isLookUpFifo_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_101_reg_2527_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it3) & ~(ap_const_lv1_0 == tmp_145_reg_2750)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & ~(ap_const_lv1_0 == tmp_145_reg_2750) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_101_reg_2527_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_2531_pp0_it3)))) | ((txEng2sLookup_rev_req_V_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_101_reg_2527_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it3) & ~(ap_const_lv1_0 == tmp_145_reg_2750)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & ~(ap_const_lv1_0 == tmp_145_reg_2750) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_101_reg_2527_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_2531_pp0_it3)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_101_reg_2527_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it3) & ~(ap_const_lv1_0 == tmp_145_reg_2750)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_5 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & ~(ap_const_lv1_0 == tmp_145_reg_2750) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_101_reg_2527_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_2531_pp0_it3))) & (txEng2timer_setRetransmitTimer_full_n == ap_const_logic_0)) | ((txEng_ipMetaFifo_V_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_4 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_100_reg_2545_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_106_reg_2549_pp0_it3)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (txEng_tcpMetaFifo_V_full_n == ap_const_logic_0) & (ap_const_lv3_4 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_100_reg_2545_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_106_reg_2549_pp0_it3)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (txEng_isLookUpFifo_V_full_n == ap_const_logic_0) & (ap_const_lv3_4 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_100_reg_2545_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_106_reg_2549_pp0_it3)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (txEng2sLookup_rev_req_V_V_full_n == ap_const_logic_0) & (ap_const_lv3_4 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_100_reg_2545_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_106_reg_2549_pp0_it3)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (txEng2timer_setRetransmitTimer_full_n == ap_const_logic_0) & (ap_const_lv3_4 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_100_reg_2545_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_106_reg_2549_pp0_it3)) | ((txEng_ipMetaFifo_V_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_117_reg_2433_pp0_it3) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_105_reg_2563_pp0_it3)))) | ((txEng_tcpMetaFifo_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_117_reg_2433_pp0_it3) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_105_reg_2563_pp0_it3)))) | ((txEng_isLookUpFifo_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_117_reg_2433_pp0_it3) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_105_reg_2563_pp0_it3)))) | ((txEng2sLookup_rev_req_V_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_117_reg_2433_pp0_it3) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_105_reg_2563_pp0_it3)))) | ((txEng2timer_setRetransmitTimer_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_117_reg_2433_pp0_it3) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_3 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_105_reg_2563_pp0_it3)))) | ((txEng_ipMetaFifo_V_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_7 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_99_reg_2567_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_104_reg_2571_pp0_it3)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_99_reg_2567_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_104_reg_2571_pp0_it3) & (ap_const_lv3_2 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3)))) | ((txEng_tcpMetaFifo_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_7 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_99_reg_2567_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_104_reg_2571_pp0_it3)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_99_reg_2567_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_104_reg_2571_pp0_it3) & (ap_const_lv3_2 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3)))) | ((txEng_isLookUpFifo_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_7 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_99_reg_2567_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_104_reg_2571_pp0_it3)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_99_reg_2567_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_104_reg_2571_pp0_it3) & (ap_const_lv3_2 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3)))) | ((txEng2sLookup_rev_req_V_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_7 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_99_reg_2567_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_104_reg_2571_pp0_it3)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_99_reg_2567_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_104_reg_2571_pp0_it3) & (ap_const_lv3_2 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3)))) | ((txMetaloader2memAccessBreakdow_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it3) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_98_reg_2585_pp0_it3) & (ap_const_lv1_0 == tmp_147_reg_2754)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == tmp_147_reg_2754) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_98_reg_2585_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_2589_pp0_it3)))) | ((txEng_ipMetaFifo_V_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it3) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_98_reg_2585_pp0_it3) & (ap_const_lv1_0 == tmp_147_reg_2754)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == tmp_147_reg_2754) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_98_reg_2585_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_2589_pp0_it3)))) | ((txEng_tcpMetaFifo_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it3) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_98_reg_2585_pp0_it3) & (ap_const_lv1_0 == tmp_147_reg_2754)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == tmp_147_reg_2754) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_98_reg_2585_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_2589_pp0_it3)))) | ((txEng_isLookUpFifo_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it3) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_98_reg_2585_pp0_it3) & (ap_const_lv1_0 == tmp_147_reg_2754)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == tmp_147_reg_2754) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_98_reg_2585_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_2589_pp0_it3)))) | ((txEng2sLookup_rev_req_V_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it3) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_98_reg_2585_pp0_it3) & (ap_const_lv1_0 == tmp_147_reg_2754)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == tmp_147_reg_2754) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_98_reg_2585_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_2589_pp0_it3)))) | ((txEng2timer_setRetransmitTimer_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it3) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_98_reg_2585_pp0_it3) & (ap_const_lv1_0 == tmp_147_reg_2754)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_1 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == tmp_147_reg_2754) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_98_reg_2585_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_2589_pp0_it3)))) | ((txMetaloader2memAccessBreakdow_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it3) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_97_reg_2622_pp0_it3) & (ap_const_lv1_0 == tmp_146_reg_2758)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == tmp_146_reg_2758) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_97_reg_2622_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2626_pp0_it3)))) | ((txEng_ipMetaFifo_V_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it3) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_97_reg_2622_pp0_it3) & (ap_const_lv1_0 == tmp_146_reg_2758)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == tmp_146_reg_2758) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_97_reg_2622_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2626_pp0_it3)))) | ((txEng_tcpMetaFifo_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it3) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_97_reg_2622_pp0_it3) & (ap_const_lv1_0 == tmp_146_reg_2758)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == tmp_146_reg_2758) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_97_reg_2622_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2626_pp0_it3)))) | ((txEng_isLookUpFifo_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it3) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_97_reg_2622_pp0_it3) & (ap_const_lv1_0 == tmp_146_reg_2758)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == tmp_146_reg_2758) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_97_reg_2622_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2626_pp0_it3)))) | ((txEng2sLookup_rev_req_V_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it3) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_97_reg_2622_pp0_it3) & (ap_const_lv1_0 == tmp_146_reg_2758)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == tmp_146_reg_2758) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_97_reg_2622_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2626_pp0_it3)))) | ((txEng2timer_setRetransmitTimer_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_ml_sarLoaded_load_reg_2423_pp0_it3) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_97_reg_2622_pp0_it3) & (ap_const_lv1_0 == tmp_146_reg_2758)) | (~(ap_const_lv1_0 == ap_reg_ppstg_ml_FsmState_V_load_reg_2419_pp0_it3) & (ap_const_lv3_0 == ap_reg_ppstg_resetEvent_type_reg_2493_pp0_it3) & (ap_const_lv1_0 == tmp_146_reg_2758) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_97_reg_2622_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2626_pp0_it3)))));
end

/// ap_sig_bdd_595 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_154 or ap_sig_bdd_168 or ap_sig_bdd_364 or ap_sig_bdd_588)
begin
    ap_sig_bdd_595 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_154) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_364 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_588 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))));
end

/// ap_sig_bdd_74 assign process. ///
always @ (tmp_117_fu_1417_p2 or grp_nbreadreq_fu_492_p3 or ml_FsmState_V or ml_curEvent_type)
begin
    ap_sig_bdd_74 = (~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_6) & (ap_const_lv1_0 == tmp_117_fu_1417_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_492_p3));
end

/// ap_sig_bdd_891 assign process. ///
always @ (grp_nbreadreq_fu_506_p3 or grp_fu_1327_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type)
begin
    ap_sig_bdd_891 = ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_1) & ~(ap_const_lv1_0 == ml_sarLoaded)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_1)));
end

/// ap_sig_bdd_917 assign process. ///
always @ (grp_nbreadreq_fu_506_p3 or grp_fu_1327_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type or tmp_138_fu_1759_p2)
begin
    ap_sig_bdd_917 = ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_1) & ~(ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == tmp_138_fu_1759_p2)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_1) & ~(ap_const_lv1_0 == tmp_138_fu_1759_p2)));
end

/// ap_sig_bdd_937 assign process. ///
always @ (grp_nbreadreq_fu_506_p3 or grp_fu_1327_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type)
begin
    ap_sig_bdd_937 = ((~(ml_FsmState_V == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ml_curEvent_type == ap_const_lv3_0) & ~(ap_const_lv1_0 == ml_sarLoaded)) | (~(ml_FsmState_V == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & ~(ap_const_lv1_0 == grp_fu_1327_p2) & (ml_curEvent_type == ap_const_lv3_0)));
end

/// ap_sig_bdd_94 assign process. ///
always @ (grp_nbreadreq_fu_506_p3 or grp_fu_1327_p2 or ml_FsmState_V or ml_sarLoaded or ml_curEvent_type)
begin
    ap_sig_bdd_94 = (~(ml_FsmState_V == ap_const_lv1_0) & (ml_curEvent_type == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_506_p3) & (ap_const_lv1_0 == ml_sarLoaded) & ~(ap_const_lv1_0 == grp_fu_1327_p2));
end
assign currLength_V_1_fu_1741_p2 = (p_9_v_fu_1733_p3 - tmp_261_fu_1723_p1);
assign currLength_V_fu_1809_p2 = (txSar_app_V_loc_phi_fu_801_p6 - tmp_256_fu_1805_p1);
assign demorgan_fu_1753_p2 = (ml_sarLoaded | tmp_127_fu_1747_p2);
assign grp_fu_1327_p1 = txSar2txEng_upd_rsp_V_empty_n;
assign grp_fu_1327_p2 = (ml_sarLoaded | grp_fu_1327_p1);
assign grp_fu_1360_p2 = (p_Val2_25_phi_fu_778_p6 + ap_const_lv32_5B4);
assign grp_fu_1368_p2 = (resetEvent_rt_count_V_reg_2468 == ap_const_lv3_0? 1'b1: 1'b0);
assign grp_fu_1373_p2 = (ap_const_lv32_1 + t_V_reg_2427);
assign grp_nbreadreq_fu_492_p3 = txSar2txEng_upd_rsp_V_empty_n;
assign grp_nbreadreq_fu_506_p3 = rxSar2txEng_rsp_V_empty_n;
assign or_cond_fu_1869_p2 = (tmp_139_fu_1857_p2 | tmp_140_fu_1863_p2);
assign p_4_fu_1667_p2 = (ml_randomValue_V ^ tmp_226_fu_1661_p2);
assign p_6_fu_1644_p2 = (ml_randomValue_V ^ tmp_250_fu_1638_p2);
assign p_9_v_fu_1733_p3 = ((txSar_finSent_loc_phi_fu_720_p6[0:0]===1'b1)? tmp_126_fu_1727_p2: tmp_260_fu_1719_p1);
assign resetEvent_type_1_fu_1423_p1 = eventEng2txEng_event_V_dout[2:0];
assign slowstart_threshold_V_cast_fu_2096_p4 = {{ap_reg_ppstg_currLength_V_1_reg_2603_pp0_it1[ap_const_lv32_F : ap_const_lv32_1]}};
assign slowstart_threshold_V_fu_2105_p3 = ((tmp_132_reg_2713[0:0]===1'b1)? slowstart_threshold_V_cast_fu_2096_p4: ap_const_lv15_B68);
assign tmp_10_fu_2132_p4 = {{{{ap_const_lv5_1}, {ap_reg_ppstg_tmp_not_ackd_V_6_reg_2662_pp0_it1}}}, {ml_curEvent_sessionID_V}};
assign tmp_117_fu_1417_p2 = (ml_curEvent_rt_count_V == ap_const_lv3_0? 1'b1: 1'b0);
assign tmp_11_fu_2142_p4 = {{{{ap_const_lv5_1}, {ap_reg_ppstg_tmp_not_ackd_V_2_reg_2671_pp0_it1}}}, {ml_curEvent_sessionID_V}};
assign tmp_121_fu_1698_p2 = (tmp_231_fu_1694_p1 ^ ap_const_lv16_FFFF);
assign tmp_122_fu_1971_p2 = (tmp_255_fu_1967_p1 ^ ap_const_lv16_FFFF);
assign tmp_123_fu_1825_p2 = (txSar_min_window_V_loc_phi_fu_790_p6 > usedLength_V_fu_1819_p2? 1'b1: 1'b0);
assign tmp_124_fu_1845_p2 = (currLength_V_fu_1809_p2 > usableWindow_V_1_fu_1837_p3? 1'b1: 1'b0);
assign tmp_125_fu_1956_p2 = (tmp_259_fu_1952_p1 ^ ap_const_lv16_FFFF);
assign tmp_126_fu_1727_p2 = ($signed(ap_const_lv16_FFFF) + $signed(tmp_260_fu_1719_p1));
assign tmp_127_fu_1747_p2 = (ml_curEvent_rt_count_V != ap_const_lv3_1? 1'b1: 1'b0);
assign tmp_128_fu_1919_p2 = (tmp_263_fu_1915_p1 ^ ap_const_lv16_FFFF);
assign tmp_129_fu_1531_p2 = (ml_randomValue_V + ap_const_lv32_1);
assign tmp_12_fu_2383_p6 = {{{{{{{{ap_const_lv17_1}, {tmp_258_fu_2376_p1}}}, {ap_reg_ppstg_tmp_256_reg_2635_pp0_it3}}}, {ap_const_lv9_181}}}, {tmp_bbt_V_fu_2379_p1}};
assign tmp_130_fu_1886_p2 = (usableWindow_V_1_fu_1837_p3 < ap_const_lv16_5B4? 1'b1: 1'b0);
assign tmp_131_fu_1851_p2 = (currLength_V_fu_1809_p2 < ap_const_lv16_5B4? 1'b1: 1'b0);
assign tmp_132_fu_1962_p2 = (currLength_V_1_reg_2603 > ap_const_lv16_16D0? 1'b1: 1'b0);
assign tmp_133_fu_1935_p2 = (ap_reg_phiprechg_txSar_app_V_loc_1_reg_1127pp0_it1 == tmp_264_fu_1931_p1? 1'b1: 1'b0);
assign tmp_134_fu_1925_p2 = ($signed(p_Val2_27_reg_629) + $signed(ap_const_lv32_FFFFFFFF));
assign tmp_135_fu_1892_p1 = usableWindow_V_1_fu_1837_p3;
assign tmp_138_fu_1759_p2 = (currLength_V_1_fu_1741_p2 > ap_const_lv16_5B4? 1'b1: 1'b0);
assign tmp_139_fu_1857_p2 = (txSar_ackd_V_loc_phi_fu_767_p6 == p_Val2_25_phi_fu_778_p6? 1'b1: 1'b0);
assign tmp_13_fu_2397_p6 = {{{{{{{{ap_const_lv4_1}, {ap_reg_ppstg_tmp_V_16_reg_1197_pp0_it3}}}, {ap_reg_ppstg_windowSize_V_reg_2745_pp0_it3}}}, {ap_reg_ppstg_tmp_ackNumb_V_3_reg_1173_pp0_it3}}}, {ap_reg_ppstg_p_Val2_25_reg_775_pp0_it3}};
assign tmp_140_fu_1863_p2 = (txSar_app_V_loc_phi_fu_801_p6 == tmp_256_fu_1805_p1? 1'b1: 1'b0);
assign tmp_141_fu_1765_p2 = (p_Val2_26_phi_fu_697_p6 + ap_const_lv32_5B4);
assign tmp_142_fu_1772_p2 = (ml_segmentCount_V == ap_const_lv2_3? 1'b1: 1'b0);
assign tmp_143_fu_1875_p1 = currLength_V_fu_1809_p2;
assign tmp_144_fu_1778_p2 = (ml_segmentCount_V + ap_const_lv2_1);
assign tmp_145_fu_2186_p2 = (tmp_265_fu_2182_p1 == ap_reg_ppstg_txSar_app_V_loc_1_reg_1127_pp0_it2? 1'b1: 1'b0);
assign tmp_146_fu_2198_p2 = (ap_reg_ppstg_tmp_V_16_reg_1197_pp0_it2 == ap_const_lv16_0? 1'b1: 1'b0);
assign tmp_147_fu_2192_p2 = (ap_reg_phiprechg_tmp_V_17_reg_1226pp0_it3 == ap_const_lv16_0? 1'b1: 1'b0);
assign tmp_14_fu_2411_p3 = {{ap_const_lv3_1}, {ap_reg_ppstg_p_Val2_s_reg_2723_pp0_it3}};
assign tmp_17_fu_2116_p4 = {{{{ap_const_lv5_11}, {tmp_not_ackd_V_4_fu_2112_p1}}}, {ml_curEvent_sessionID_V}};
assign tmp_18_fu_2340_p6 = {{{{{{{{ap_const_lv17_1}, {tmp_262_fu_2333_p1}}}, {ap_reg_ppstg_tmp_261_reg_2598_pp0_it3}}}, {ap_const_lv9_181}}}, {tmp_bbt_V_2_fu_2336_p1}};
assign tmp_19_fu_2354_p6 = {{{{{{{{ap_const_lv4_1}, {tmp_V_17_reg_1226}}}, {ap_reg_ppstg_windowSize_V_4_reg_2740_pp0_it3}}}, {ap_reg_ppstg_tmp_ackNumb_V_4_reg_1149_pp0_it3}}}, {ap_reg_ppstg_p_Val2_26_reg_694_pp0_it3}};
assign tmp_1_fu_2035_p3 = {{ap_const_lv37_0}, {ap_reg_ppstg_tmp_V_reg_2445_pp0_it1}};
assign tmp_20_fu_2368_p3 = {{ap_const_lv3_1}, {ap_reg_ppstg_p_Val2_s_reg_2723_pp0_it3}};
assign tmp_226_fu_1661_p2 = ml_randomValue_V << ap_const_lv32_3;
assign tmp_228_fu_1689_p1 = txSar2txEng_upd_rsp_V_dout[31:0];
assign tmp_231_fu_1694_p1 = rxSar2txEng_rsp_V_dout[15:0];
assign tmp_232_fu_1656_p1 = txSar2txEng_upd_rsp_V_dout[31:0];
assign tmp_236_fu_1633_p1 = txSar2txEng_upd_rsp_V_dout[31:0];
assign tmp_239_fu_1603_p1 = txSar2txEng_upd_rsp_V_dout[31:0];
assign tmp_23_fu_2322_p5 = {{{{{{ap_const_lv20_10000}, {ap_reg_ppstg_windowSize_V_5_reg_2703_pp0_it3}}}, {ap_reg_ppstg_tmp_ackNumb_V_reg_2575_pp0_it3}}}, {ap_reg_ppstg_reg_1378_pp0_it3}};
assign tmp_242_fu_1790_p1 = rxSar2txEng_rsp_V_dout[31:0];
assign tmp_243_fu_1800_p1 = txSar2txEng_upd_rsp_V_dout[31:0];
assign tmp_246_fu_1704_p1 = rxSar2txEng_rsp_V_dout[31:0];
assign tmp_247_fu_1714_p1 = txSar2txEng_upd_rsp_V_dout[31:0];
assign tmp_250_fu_1638_p2 = ml_randomValue_V << ap_const_lv32_3;
assign tmp_251_fu_1608_p1 = rxSar2txEng_rsp_V_dout[31:0];
assign tmp_252_fu_1618_p1 = txSar2txEng_upd_rsp_V_dout[31:0];
assign tmp_255_fu_1967_p1 = ap_reg_phiprechg_tmp_ackNumb_V_3_reg_1173pp0_it1[15:0];
assign tmp_256_fu_1805_p1 = p_Val2_25_phi_fu_778_p6[15:0];
assign tmp_257_fu_1815_p1 = txSar_ackd_V_loc_phi_fu_767_p6[15:0];
assign tmp_258_fu_2376_p1 = ap_reg_ppstg_p_Val2_s_reg_2723_pp0_it3[6:0];
assign tmp_259_fu_1952_p1 = ap_reg_phiprechg_tmp_ackNumb_V_4_reg_1149pp0_it1[15:0];
assign tmp_25_fu_2080_p4 = {{{{ap_const_lv5_3}, {reg_1389}}}, {ml_curEvent_sessionID_V}};
assign tmp_260_fu_1719_p1 = txSar_not_ackd_V_loc_1_phi_fu_709_p6[15:0];
assign tmp_261_fu_1723_p1 = p_Val2_26_phi_fu_697_p6[15:0];
assign tmp_262_fu_2333_p1 = ap_reg_ppstg_p_Val2_s_reg_2723_pp0_it3[6:0];
assign tmp_263_fu_1915_p1 = ap_reg_phiprechg_tmp_ackNumb_V_2_reg_1103pp0_it1[15:0];
assign tmp_264_fu_1931_p1 = p_Val2_27_reg_629[15:0];
assign tmp_265_fu_2182_p1 = ap_reg_phiprechg_p_Val2_28_reg_1215pp0_it3[15:0];
assign tmp_26_fu_2305_p3 = {{ap_const_lv68_40004FFFF00000000}, {ap_reg_ppstg_tmp_seqNumb_V_2_reg_670_pp0_it3}};
assign tmp_27_fu_2314_p3 = {{ap_const_lv3_3}, {ap_reg_ppstg_p_Val2_s_reg_2723_pp0_it3}};
assign tmp_2_fu_2027_p3 = {{ap_const_lv37_0}, {ap_reg_ppstg_tmp_V_reg_2445_pp0_it1}};
assign tmp_30_fu_2069_p4 = {{{{ap_const_lv5_3}, {reg_1389}}}, {ml_curEvent_sessionID_V}};
assign tmp_31_fu_2287_p4 = {{{{ap_const_lv36_50004FFFF}, {ap_reg_ppstg_tmp_ackNumb_V_1_reg_2553_pp0_it3}}}, {ap_reg_ppstg_tmp_seqNumb_V_3_reg_1139_pp0_it3}};
assign tmp_32_fu_2297_p3 = {{ap_const_lv3_4}, {ap_reg_ppstg_p_Val2_s_reg_2723_pp0_it3}};
assign tmp_35_fu_2059_p4 = {{{{ap_const_lv5_D}, {tmp_not_ackd_V_3_reg_2698}}}, {ml_curEvent_sessionID_V}};
assign tmp_36_fu_2048_p4 = {{{{ap_const_lv5_5}, {ap_reg_ppstg_p_Val2_27_reg_629_pp0_it1}}}, {ml_curEvent_sessionID_V}};
assign tmp_37_fu_2267_p5 = {{{{{{ap_const_lv20_90000}, {ap_reg_ppstg_windowSize_V_6_reg_2735_pp0_it3}}}, {ap_reg_ppstg_tmp_ackNumb_V_2_reg_1103_pp0_it3}}}, {p_Val2_28_reg_1215}};
assign tmp_38_fu_2279_p3 = {{ap_const_lv3_1}, {ap_reg_ppstg_p_Val2_s_reg_2723_pp0_it3}};
assign tmp_39_fu_2225_p5 = {{{{{{ap_const_lv36_300000000}, {ml_curEvent_address_V}}}, {ml_curEvent_length_V}}}, {ap_const_lv32_0}};
assign tmp_3_fu_2019_p3 = {{ap_const_lv37_0}, {ap_reg_ppstg_tmp_V_reg_2445_pp0_it1}};
assign tmp_42_fu_2212_p5 = {{{{{{ap_const_lv36_300000000}, {ml_curEvent_address_V}}}, {ml_curEvent_length_V}}}, {ap_reg_ppstg_reg_1378_pp0_it3}};
assign tmp_4_fu_2011_p3 = {{ap_const_lv37_0}, {ap_reg_ppstg_tmp_V_reg_2445_pp0_it1}};
assign tmp_5_fu_2003_p3 = {{ap_const_lv37_0}, {ap_reg_ppstg_tmp_V_reg_2445_pp0_it1}};
assign tmp_6_fu_1995_p3 = {{ap_const_lv37_0}, {ap_reg_ppstg_tmp_V_reg_2445_pp0_it1}};
assign tmp_7_fu_1987_p3 = {{ap_const_lv37_0}, {ap_reg_ppstg_tmp_V_reg_2445_pp0_it1}};
assign tmp_ackNumb_V_1_fu_1623_p1 = rxSar2txEng_rsp_V_dout[31:0];
assign tmp_ackNumb_V_fu_1679_p1 = rxSar2txEng_rsp_V_dout[31:0];
assign tmp_bbt_V_2_fu_2336_p1 = tmp_V_17_reg_1226;
assign tmp_bbt_V_fu_2379_p1 = ap_reg_ppstg_tmp_V_16_reg_1197_pp0_it3;
assign tmp_nbreadreq_fu_478_p3 = eventEng2txEng_event_V_empty_n;
assign tmp_not_ackd_V_2_fu_1896_p2 = (p_Val2_25_phi_fu_778_p6 + tmp_135_fu_1892_p1);
assign tmp_not_ackd_V_3_fu_1941_p2 = (p_Val2_27_reg_629 + ap_const_lv32_1);
assign tmp_not_ackd_V_4_fu_2112_p1 = slowstart_threshold_V_fu_2105_p3;
assign tmp_not_ackd_V_6_fu_1879_p2 = (p_Val2_25_phi_fu_778_p6 + tmp_143_fu_1875_p1);
assign txEng2rxSar_req_V_V_din = ap_reg_ppstg_tmp_V_reg_2445_pp0_it1;
assign txEng2sLookup_rev_req_V_V_din = ap_reg_ppstg_p_Val2_s_reg_2723_pp0_it3;
assign txEng2timer_setProbeTimer_V_V_din = ml_curEvent_sessionID_V;
assign txEngFifoReadCount_V_V_din = ap_const_lv1_1;
assign txEng_tupleShortCutFifo_V_din = {{{{ml_curEvent_tuple_dstPort_V}, {ml_curEvent_tuple_srcPort_V}}, {ml_curEvent_tuple_dstIp_V}}, {ml_curEvent_tuple_srcIp_V}};
assign usableWindow_V_1_fu_1837_p3 = ((tmp_123_fu_1825_p2[0:0]===1'b1)? usableWindow_V_fu_1831_p2: ap_const_lv16_0);
assign usableWindow_V_fu_1831_p2 = (txSar_min_window_V_loc_phi_fu_790_p6 - usedLength_V_fu_1819_p2);
assign usedLength_V_fu_1819_p2 = (tmp_256_fu_1805_p1 - tmp_257_fu_1815_p1);
assign windowSize_V_4_fu_2091_p2 = (tmp_125_reg_2708 + rxSar_appd_V_loc_1_reg_1161);
assign windowSize_V_5_fu_1947_p2 = (tmp_121_reg_2580 + reg_1382);
assign windowSize_V_6_fu_2043_p2 = (tmp_128_reg_2684 + rxSar_appd_V_loc_2_reg_1115);
assign windowSize_V_fu_2127_p2 = (tmp_122_reg_2718 + rxSar_appd_V_loc_reg_1185);


endmodule //toe_metaLoader

