XOR %RAX, %RAX
Registers: {'RAX': 0, 'RBX': 0, 'RDX': 0, 'RSX': 0, 'RIP': 1, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 3, inst: 1
XOR %RAX, %RAX
Registers: {'RAX': 0, 'RBX': 0, 'RDX': 0, 'RSX': 0, 'RIP': 1, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 3, inst: 1
XOR %RAX, %RAX
Registers: {'RAX': 0, 'RBX': 0, 'RDX': 0, 'RSX': 0, 'RIP': 1, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 3, inst: 1
GETN #MAX_DIVIDER
Registers: {'RAX': 0, 'RBX': 0, 'RDX': 0, 'RSX': 0, 'RIP': 2, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 4, inst: 2
MOV %RAX, #STEP
Registers: {'RAX': 2, 'RBX': 0, 'RDX': 0, 'RSX': 0, 'RIP': 3, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 5, inst: 3
INC %RAX
Registers: {'RAX': 3, 'RBX': 0, 'RDX': 0, 'RSX': 0, 'RIP': 4, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 7, inst: 4
INC %RAX
Registers: {'RAX': 3, 'RBX': 0, 'RDX': 0, 'RSX': 0, 'RIP': 4, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 7, inst: 4
CMP %RAX, #MAX_DIVIDER
Registers: {'RAX': 3, 'RBX': 0, 'RDX': 0, 'RSX': 0, 'RIP': 5, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 8, inst: 5
JG .find_number
Registers: {'RAX': 3, 'RBX': 0, 'RDX': 0, 'RSX': 0, 'RIP': 6, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 9, inst: 6
MOV %RDX, 2
Registers: {'RAX': 3, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 10, inst: 7
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 3, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 13, inst: 8
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 3, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 13, inst: 8
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 3, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 13, inst: 8
JE .find_prime
Registers: {'RAX': 3, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 14, inst: 9
INC %RDX
Registers: {'RAX': 3, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 16, inst: 10
INC %RDX
Registers: {'RAX': 3, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 16, inst: 10
CMP %RAX, %RDX
Registers: {'RAX': 3, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 17, inst: 11
JE .mul_step
Registers: {'RAX': 3, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 13, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 18, inst: 12
MUL #STEP, %RAX
Registers: {'RAX': 3, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 14, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 21, inst: 13
MUL #STEP, %RAX
Registers: {'RAX': 3, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 14, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 21, inst: 13
MUL #STEP, %RAX
Registers: {'RAX': 3, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 14, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 21, inst: 13
JMP .find_prime
Registers: {'RAX': 3, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 3, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 22, inst: 14
INC %RAX
Registers: {'RAX': 4, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 4, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 24, inst: 15
INC %RAX
Registers: {'RAX': 4, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 4, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 24, inst: 15
CMP %RAX, #MAX_DIVIDER
Registers: {'RAX': 4, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 5, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 25, inst: 16
JG .find_number
Registers: {'RAX': 4, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 6, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 26, inst: 17
MOV %RDX, 2
Registers: {'RAX': 4, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 27, inst: 18
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 4, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 30, inst: 19
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 4, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 30, inst: 19
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 4, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 30, inst: 19
JE .find_prime
Registers: {'RAX': 4, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 3, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 31, inst: 20
INC %RAX
Registers: {'RAX': 5, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 4, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 33, inst: 21
INC %RAX
Registers: {'RAX': 5, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 4, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 33, inst: 21
CMP %RAX, #MAX_DIVIDER
Registers: {'RAX': 5, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 5, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 34, inst: 22
JG .find_number
Registers: {'RAX': 5, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 6, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 35, inst: 23
MOV %RDX, 2
Registers: {'RAX': 5, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 36, inst: 24
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 5, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 39, inst: 25
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 5, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 39, inst: 25
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 5, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 39, inst: 25
JE .find_prime
Registers: {'RAX': 5, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 40, inst: 26
INC %RDX
Registers: {'RAX': 5, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 42, inst: 27
INC %RDX
Registers: {'RAX': 5, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 42, inst: 27
CMP %RAX, %RDX
Registers: {'RAX': 5, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 43, inst: 28
JE .mul_step
Registers: {'RAX': 5, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 44, inst: 29
JMP .check_mod
Registers: {'RAX': 5, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 45, inst: 30
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 5, 'RBX': 2, 'RDX': 3, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 48, inst: 31
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 5, 'RBX': 2, 'RDX': 3, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 48, inst: 31
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 5, 'RBX': 2, 'RDX': 3, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 48, inst: 31
JE .find_prime
Registers: {'RAX': 5, 'RBX': 2, 'RDX': 3, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 49, inst: 32
INC %RDX
Registers: {'RAX': 5, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 51, inst: 33
INC %RDX
Registers: {'RAX': 5, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 51, inst: 33
CMP %RAX, %RDX
Registers: {'RAX': 5, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 52, inst: 34
JE .mul_step
Registers: {'RAX': 5, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 53, inst: 35
JMP .check_mod
Registers: {'RAX': 5, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 54, inst: 36
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 5, 'RBX': 1, 'RDX': 4, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 57, inst: 37
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 5, 'RBX': 1, 'RDX': 4, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 57, inst: 37
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 5, 'RBX': 1, 'RDX': 4, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 57, inst: 37
JE .find_prime
Registers: {'RAX': 5, 'RBX': 1, 'RDX': 4, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 58, inst: 38
INC %RDX
Registers: {'RAX': 5, 'RBX': 1, 'RDX': 5, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 60, inst: 39
INC %RDX
Registers: {'RAX': 5, 'RBX': 1, 'RDX': 5, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 60, inst: 39
CMP %RAX, %RDX
Registers: {'RAX': 5, 'RBX': 1, 'RDX': 5, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 61, inst: 40
JE .mul_step
Registers: {'RAX': 5, 'RBX': 1, 'RDX': 5, 'RSX': 0, 'RIP': 13, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 62, inst: 41
MUL #STEP, %RAX
Registers: {'RAX': 5, 'RBX': 1, 'RDX': 5, 'RSX': 0, 'RIP': 14, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 65, inst: 42
MUL #STEP, %RAX
Registers: {'RAX': 5, 'RBX': 1, 'RDX': 5, 'RSX': 0, 'RIP': 14, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 65, inst: 42
MUL #STEP, %RAX
Registers: {'RAX': 5, 'RBX': 1, 'RDX': 5, 'RSX': 0, 'RIP': 14, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 65, inst: 42
JMP .find_prime
Registers: {'RAX': 5, 'RBX': 1, 'RDX': 5, 'RSX': 0, 'RIP': 3, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 66, inst: 43
INC %RAX
Registers: {'RAX': 6, 'RBX': 1, 'RDX': 5, 'RSX': 0, 'RIP': 4, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 68, inst: 44
INC %RAX
Registers: {'RAX': 6, 'RBX': 1, 'RDX': 5, 'RSX': 0, 'RIP': 4, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 68, inst: 44
CMP %RAX, #MAX_DIVIDER
Registers: {'RAX': 6, 'RBX': 1, 'RDX': 5, 'RSX': 0, 'RIP': 5, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 69, inst: 45
JG .find_number
Registers: {'RAX': 6, 'RBX': 1, 'RDX': 5, 'RSX': 0, 'RIP': 6, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 70, inst: 46
MOV %RDX, 2
Registers: {'RAX': 6, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 71, inst: 47
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 6, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 74, inst: 48
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 6, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 74, inst: 48
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 6, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 74, inst: 48
JE .find_prime
Registers: {'RAX': 6, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 3, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 75, inst: 49
INC %RAX
Registers: {'RAX': 7, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 4, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 77, inst: 50
INC %RAX
Registers: {'RAX': 7, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 4, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 77, inst: 50
CMP %RAX, #MAX_DIVIDER
Registers: {'RAX': 7, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 5, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 78, inst: 51
JG .find_number
Registers: {'RAX': 7, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 6, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 79, inst: 52
MOV %RDX, 2
Registers: {'RAX': 7, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 80, inst: 53
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 7, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 83, inst: 54
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 7, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 83, inst: 54
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 7, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 83, inst: 54
JE .find_prime
Registers: {'RAX': 7, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 84, inst: 55
INC %RDX
Registers: {'RAX': 7, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 86, inst: 56
INC %RDX
Registers: {'RAX': 7, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 86, inst: 56
CMP %RAX, %RDX
Registers: {'RAX': 7, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 87, inst: 57
JE .mul_step
Registers: {'RAX': 7, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 88, inst: 58
JMP .check_mod
Registers: {'RAX': 7, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 89, inst: 59
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 7, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 92, inst: 60
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 7, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 92, inst: 60
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 7, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 92, inst: 60
JE .find_prime
Registers: {'RAX': 7, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 93, inst: 61
INC %RDX
Registers: {'RAX': 7, 'RBX': 1, 'RDX': 4, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 95, inst: 62
INC %RDX
Registers: {'RAX': 7, 'RBX': 1, 'RDX': 4, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 95, inst: 62
CMP %RAX, %RDX
Registers: {'RAX': 7, 'RBX': 1, 'RDX': 4, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 96, inst: 63
JE .mul_step
Registers: {'RAX': 7, 'RBX': 1, 'RDX': 4, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 97, inst: 64
JMP .check_mod
Registers: {'RAX': 7, 'RBX': 1, 'RDX': 4, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 98, inst: 65
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 7, 'RBX': 3, 'RDX': 4, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 101, inst: 66
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 7, 'RBX': 3, 'RDX': 4, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 101, inst: 66
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 7, 'RBX': 3, 'RDX': 4, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 101, inst: 66
JE .find_prime
Registers: {'RAX': 7, 'RBX': 3, 'RDX': 4, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 102, inst: 67
INC %RDX
Registers: {'RAX': 7, 'RBX': 3, 'RDX': 5, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 104, inst: 68
INC %RDX
Registers: {'RAX': 7, 'RBX': 3, 'RDX': 5, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 104, inst: 68
CMP %RAX, %RDX
Registers: {'RAX': 7, 'RBX': 3, 'RDX': 5, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 105, inst: 69
JE .mul_step
Registers: {'RAX': 7, 'RBX': 3, 'RDX': 5, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 106, inst: 70
JMP .check_mod
Registers: {'RAX': 7, 'RBX': 3, 'RDX': 5, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 107, inst: 71
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 7, 'RBX': 2, 'RDX': 5, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 110, inst: 72
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 7, 'RBX': 2, 'RDX': 5, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 110, inst: 72
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 7, 'RBX': 2, 'RDX': 5, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 110, inst: 72
JE .find_prime
Registers: {'RAX': 7, 'RBX': 2, 'RDX': 5, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 111, inst: 73
INC %RDX
Registers: {'RAX': 7, 'RBX': 2, 'RDX': 6, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 113, inst: 74
INC %RDX
Registers: {'RAX': 7, 'RBX': 2, 'RDX': 6, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 113, inst: 74
CMP %RAX, %RDX
Registers: {'RAX': 7, 'RBX': 2, 'RDX': 6, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 114, inst: 75
JE .mul_step
Registers: {'RAX': 7, 'RBX': 2, 'RDX': 6, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 115, inst: 76
JMP .check_mod
Registers: {'RAX': 7, 'RBX': 2, 'RDX': 6, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 116, inst: 77
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 7, 'RBX': 1, 'RDX': 6, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 119, inst: 78
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 7, 'RBX': 1, 'RDX': 6, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 119, inst: 78
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 7, 'RBX': 1, 'RDX': 6, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 119, inst: 78
JE .find_prime
Registers: {'RAX': 7, 'RBX': 1, 'RDX': 6, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 120, inst: 79
INC %RDX
Registers: {'RAX': 7, 'RBX': 1, 'RDX': 7, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 122, inst: 80
INC %RDX
Registers: {'RAX': 7, 'RBX': 1, 'RDX': 7, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 122, inst: 80
CMP %RAX, %RDX
Registers: {'RAX': 7, 'RBX': 1, 'RDX': 7, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 123, inst: 81
JE .mul_step
Registers: {'RAX': 7, 'RBX': 1, 'RDX': 7, 'RSX': 0, 'RIP': 13, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 124, inst: 82
MUL #STEP, %RAX
Registers: {'RAX': 7, 'RBX': 1, 'RDX': 7, 'RSX': 0, 'RIP': 14, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 127, inst: 83
MUL #STEP, %RAX
Registers: {'RAX': 7, 'RBX': 1, 'RDX': 7, 'RSX': 0, 'RIP': 14, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 127, inst: 83
MUL #STEP, %RAX
Registers: {'RAX': 7, 'RBX': 1, 'RDX': 7, 'RSX': 0, 'RIP': 14, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 127, inst: 83
JMP .find_prime
Registers: {'RAX': 7, 'RBX': 1, 'RDX': 7, 'RSX': 0, 'RIP': 3, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 128, inst: 84
INC %RAX
Registers: {'RAX': 8, 'RBX': 1, 'RDX': 7, 'RSX': 0, 'RIP': 4, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 130, inst: 85
INC %RAX
Registers: {'RAX': 8, 'RBX': 1, 'RDX': 7, 'RSX': 0, 'RIP': 4, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 130, inst: 85
CMP %RAX, #MAX_DIVIDER
Registers: {'RAX': 8, 'RBX': 1, 'RDX': 7, 'RSX': 0, 'RIP': 5, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 131, inst: 86
JG .find_number
Registers: {'RAX': 8, 'RBX': 1, 'RDX': 7, 'RSX': 0, 'RIP': 6, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 132, inst: 87
MOV %RDX, 2
Registers: {'RAX': 8, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 133, inst: 88
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 8, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 136, inst: 89
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 8, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 136, inst: 89
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 8, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 136, inst: 89
JE .find_prime
Registers: {'RAX': 8, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 3, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 137, inst: 90
INC %RAX
Registers: {'RAX': 9, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 4, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 139, inst: 91
INC %RAX
Registers: {'RAX': 9, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 4, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 139, inst: 91
CMP %RAX, #MAX_DIVIDER
Registers: {'RAX': 9, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 5, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 140, inst: 92
JG .find_number
Registers: {'RAX': 9, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 6, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 141, inst: 93
MOV %RDX, 2
Registers: {'RAX': 9, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 142, inst: 94
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 9, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 145, inst: 95
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 9, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 145, inst: 95
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 9, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 145, inst: 95
JE .find_prime
Registers: {'RAX': 9, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 146, inst: 96
INC %RDX
Registers: {'RAX': 9, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 148, inst: 97
INC %RDX
Registers: {'RAX': 9, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 148, inst: 97
CMP %RAX, %RDX
Registers: {'RAX': 9, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 149, inst: 98
JE .mul_step
Registers: {'RAX': 9, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 150, inst: 99
JMP .check_mod
Registers: {'RAX': 9, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 151, inst: 100
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 9, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 154, inst: 101
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 9, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 154, inst: 101
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 9, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 154, inst: 101
JE .find_prime
Registers: {'RAX': 9, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 3, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 155, inst: 102
INC %RAX
Registers: {'RAX': 10, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 4, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 157, inst: 103
INC %RAX
Registers: {'RAX': 10, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 4, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 157, inst: 103
CMP %RAX, #MAX_DIVIDER
Registers: {'RAX': 10, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 5, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 158, inst: 104
JG .find_number
Registers: {'RAX': 10, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 6, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 159, inst: 105
MOV %RDX, 2
Registers: {'RAX': 10, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 160, inst: 106
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 10, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 163, inst: 107
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 10, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 163, inst: 107
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 10, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 163, inst: 107
JE .find_prime
Registers: {'RAX': 10, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 3, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 164, inst: 108
INC %RAX
Registers: {'RAX': 11, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 4, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 166, inst: 109
INC %RAX
Registers: {'RAX': 11, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 4, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 166, inst: 109
CMP %RAX, #MAX_DIVIDER
Registers: {'RAX': 11, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 5, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 167, inst: 110
JG .find_number
Registers: {'RAX': 11, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 6, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 168, inst: 111
MOV %RDX, 2
Registers: {'RAX': 11, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 169, inst: 112
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 11, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 172, inst: 113
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 11, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 172, inst: 113
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 11, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 172, inst: 113
JE .find_prime
Registers: {'RAX': 11, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 173, inst: 114
INC %RDX
Registers: {'RAX': 11, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 175, inst: 115
INC %RDX
Registers: {'RAX': 11, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 175, inst: 115
CMP %RAX, %RDX
Registers: {'RAX': 11, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 176, inst: 116
JE .mul_step
Registers: {'RAX': 11, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 177, inst: 117
JMP .check_mod
Registers: {'RAX': 11, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 178, inst: 118
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 11, 'RBX': 2, 'RDX': 3, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 181, inst: 119
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 11, 'RBX': 2, 'RDX': 3, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 181, inst: 119
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 11, 'RBX': 2, 'RDX': 3, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 181, inst: 119
JE .find_prime
Registers: {'RAX': 11, 'RBX': 2, 'RDX': 3, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 182, inst: 120
INC %RDX
Registers: {'RAX': 11, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 184, inst: 121
INC %RDX
Registers: {'RAX': 11, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 184, inst: 121
CMP %RAX, %RDX
Registers: {'RAX': 11, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 185, inst: 122
JE .mul_step
Registers: {'RAX': 11, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 186, inst: 123
JMP .check_mod
Registers: {'RAX': 11, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 187, inst: 124
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 11, 'RBX': 3, 'RDX': 4, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 190, inst: 125
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 11, 'RBX': 3, 'RDX': 4, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 190, inst: 125
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 11, 'RBX': 3, 'RDX': 4, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 190, inst: 125
JE .find_prime
Registers: {'RAX': 11, 'RBX': 3, 'RDX': 4, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 191, inst: 126
INC %RDX
Registers: {'RAX': 11, 'RBX': 3, 'RDX': 5, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 193, inst: 127
INC %RDX
Registers: {'RAX': 11, 'RBX': 3, 'RDX': 5, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 193, inst: 127
CMP %RAX, %RDX
Registers: {'RAX': 11, 'RBX': 3, 'RDX': 5, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 194, inst: 128
JE .mul_step
Registers: {'RAX': 11, 'RBX': 3, 'RDX': 5, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 195, inst: 129
JMP .check_mod
Registers: {'RAX': 11, 'RBX': 3, 'RDX': 5, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 196, inst: 130
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 11, 'RBX': 1, 'RDX': 5, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 199, inst: 131
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 11, 'RBX': 1, 'RDX': 5, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 199, inst: 131
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 11, 'RBX': 1, 'RDX': 5, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 199, inst: 131
JE .find_prime
Registers: {'RAX': 11, 'RBX': 1, 'RDX': 5, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 200, inst: 132
INC %RDX
Registers: {'RAX': 11, 'RBX': 1, 'RDX': 6, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 202, inst: 133
INC %RDX
Registers: {'RAX': 11, 'RBX': 1, 'RDX': 6, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 202, inst: 133
CMP %RAX, %RDX
Registers: {'RAX': 11, 'RBX': 1, 'RDX': 6, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 203, inst: 134
JE .mul_step
Registers: {'RAX': 11, 'RBX': 1, 'RDX': 6, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 204, inst: 135
JMP .check_mod
Registers: {'RAX': 11, 'RBX': 1, 'RDX': 6, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 205, inst: 136
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 11, 'RBX': 5, 'RDX': 6, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 208, inst: 137
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 11, 'RBX': 5, 'RDX': 6, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 208, inst: 137
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 11, 'RBX': 5, 'RDX': 6, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 208, inst: 137
JE .find_prime
Registers: {'RAX': 11, 'RBX': 5, 'RDX': 6, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 209, inst: 138
INC %RDX
Registers: {'RAX': 11, 'RBX': 5, 'RDX': 7, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 211, inst: 139
INC %RDX
Registers: {'RAX': 11, 'RBX': 5, 'RDX': 7, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 211, inst: 139
CMP %RAX, %RDX
Registers: {'RAX': 11, 'RBX': 5, 'RDX': 7, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 212, inst: 140
JE .mul_step
Registers: {'RAX': 11, 'RBX': 5, 'RDX': 7, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 213, inst: 141
JMP .check_mod
Registers: {'RAX': 11, 'RBX': 5, 'RDX': 7, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 214, inst: 142
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 11, 'RBX': 4, 'RDX': 7, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 217, inst: 143
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 11, 'RBX': 4, 'RDX': 7, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 217, inst: 143
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 11, 'RBX': 4, 'RDX': 7, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 217, inst: 143
JE .find_prime
Registers: {'RAX': 11, 'RBX': 4, 'RDX': 7, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 218, inst: 144
INC %RDX
Registers: {'RAX': 11, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 220, inst: 145
INC %RDX
Registers: {'RAX': 11, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 220, inst: 145
CMP %RAX, %RDX
Registers: {'RAX': 11, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 221, inst: 146
JE .mul_step
Registers: {'RAX': 11, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 222, inst: 147
JMP .check_mod
Registers: {'RAX': 11, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 223, inst: 148
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 11, 'RBX': 3, 'RDX': 8, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 226, inst: 149
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 11, 'RBX': 3, 'RDX': 8, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 226, inst: 149
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 11, 'RBX': 3, 'RDX': 8, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 226, inst: 149
JE .find_prime
Registers: {'RAX': 11, 'RBX': 3, 'RDX': 8, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 227, inst: 150
INC %RDX
Registers: {'RAX': 11, 'RBX': 3, 'RDX': 9, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 229, inst: 151
INC %RDX
Registers: {'RAX': 11, 'RBX': 3, 'RDX': 9, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 229, inst: 151
CMP %RAX, %RDX
Registers: {'RAX': 11, 'RBX': 3, 'RDX': 9, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 230, inst: 152
JE .mul_step
Registers: {'RAX': 11, 'RBX': 3, 'RDX': 9, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 231, inst: 153
JMP .check_mod
Registers: {'RAX': 11, 'RBX': 3, 'RDX': 9, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 232, inst: 154
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 11, 'RBX': 2, 'RDX': 9, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 235, inst: 155
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 11, 'RBX': 2, 'RDX': 9, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 235, inst: 155
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 11, 'RBX': 2, 'RDX': 9, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 235, inst: 155
JE .find_prime
Registers: {'RAX': 11, 'RBX': 2, 'RDX': 9, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 236, inst: 156
INC %RDX
Registers: {'RAX': 11, 'RBX': 2, 'RDX': 10, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 238, inst: 157
INC %RDX
Registers: {'RAX': 11, 'RBX': 2, 'RDX': 10, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 238, inst: 157
CMP %RAX, %RDX
Registers: {'RAX': 11, 'RBX': 2, 'RDX': 10, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 239, inst: 158
JE .mul_step
Registers: {'RAX': 11, 'RBX': 2, 'RDX': 10, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 240, inst: 159
JMP .check_mod
Registers: {'RAX': 11, 'RBX': 2, 'RDX': 10, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 241, inst: 160
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 11, 'RBX': 1, 'RDX': 10, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 244, inst: 161
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 11, 'RBX': 1, 'RDX': 10, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 244, inst: 161
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 11, 'RBX': 1, 'RDX': 10, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 244, inst: 161
JE .find_prime
Registers: {'RAX': 11, 'RBX': 1, 'RDX': 10, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 245, inst: 162
INC %RDX
Registers: {'RAX': 11, 'RBX': 1, 'RDX': 11, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 247, inst: 163
INC %RDX
Registers: {'RAX': 11, 'RBX': 1, 'RDX': 11, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 247, inst: 163
CMP %RAX, %RDX
Registers: {'RAX': 11, 'RBX': 1, 'RDX': 11, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 248, inst: 164
JE .mul_step
Registers: {'RAX': 11, 'RBX': 1, 'RDX': 11, 'RSX': 0, 'RIP': 13, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 249, inst: 165
MUL #STEP, %RAX
Registers: {'RAX': 11, 'RBX': 1, 'RDX': 11, 'RSX': 0, 'RIP': 14, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 252, inst: 166
MUL #STEP, %RAX
Registers: {'RAX': 11, 'RBX': 1, 'RDX': 11, 'RSX': 0, 'RIP': 14, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 252, inst: 166
MUL #STEP, %RAX
Registers: {'RAX': 11, 'RBX': 1, 'RDX': 11, 'RSX': 0, 'RIP': 14, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 252, inst: 166
JMP .find_prime
Registers: {'RAX': 11, 'RBX': 1, 'RDX': 11, 'RSX': 0, 'RIP': 3, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 253, inst: 167
INC %RAX
Registers: {'RAX': 12, 'RBX': 1, 'RDX': 11, 'RSX': 0, 'RIP': 4, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 255, inst: 168
INC %RAX
Registers: {'RAX': 12, 'RBX': 1, 'RDX': 11, 'RSX': 0, 'RIP': 4, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 255, inst: 168
CMP %RAX, #MAX_DIVIDER
Registers: {'RAX': 12, 'RBX': 1, 'RDX': 11, 'RSX': 0, 'RIP': 5, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 256, inst: 169
JG .find_number
Registers: {'RAX': 12, 'RBX': 1, 'RDX': 11, 'RSX': 0, 'RIP': 6, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 257, inst: 170
MOV %RDX, 2
Registers: {'RAX': 12, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 258, inst: 171
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 12, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 261, inst: 172
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 12, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 261, inst: 172
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 12, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 261, inst: 172
JE .find_prime
Registers: {'RAX': 12, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 3, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 262, inst: 173
INC %RAX
Registers: {'RAX': 13, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 4, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 264, inst: 174
INC %RAX
Registers: {'RAX': 13, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 4, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 264, inst: 174
CMP %RAX, #MAX_DIVIDER
Registers: {'RAX': 13, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 5, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 265, inst: 175
JG .find_number
Registers: {'RAX': 13, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 6, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 266, inst: 176
MOV %RDX, 2
Registers: {'RAX': 13, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 267, inst: 177
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 13, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 270, inst: 178
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 13, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 270, inst: 178
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 13, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 270, inst: 178
JE .find_prime
Registers: {'RAX': 13, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 271, inst: 179
INC %RDX
Registers: {'RAX': 13, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 273, inst: 180
INC %RDX
Registers: {'RAX': 13, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 273, inst: 180
CMP %RAX, %RDX
Registers: {'RAX': 13, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 274, inst: 181
JE .mul_step
Registers: {'RAX': 13, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 275, inst: 182
JMP .check_mod
Registers: {'RAX': 13, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 276, inst: 183
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 13, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 279, inst: 184
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 13, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 279, inst: 184
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 13, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 279, inst: 184
JE .find_prime
Registers: {'RAX': 13, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 280, inst: 185
INC %RDX
Registers: {'RAX': 13, 'RBX': 1, 'RDX': 4, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 282, inst: 186
INC %RDX
Registers: {'RAX': 13, 'RBX': 1, 'RDX': 4, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 282, inst: 186
CMP %RAX, %RDX
Registers: {'RAX': 13, 'RBX': 1, 'RDX': 4, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 283, inst: 187
JE .mul_step
Registers: {'RAX': 13, 'RBX': 1, 'RDX': 4, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 284, inst: 188
JMP .check_mod
Registers: {'RAX': 13, 'RBX': 1, 'RDX': 4, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 285, inst: 189
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 13, 'RBX': 1, 'RDX': 4, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 288, inst: 190
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 13, 'RBX': 1, 'RDX': 4, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 288, inst: 190
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 13, 'RBX': 1, 'RDX': 4, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 288, inst: 190
JE .find_prime
Registers: {'RAX': 13, 'RBX': 1, 'RDX': 4, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 289, inst: 191
INC %RDX
Registers: {'RAX': 13, 'RBX': 1, 'RDX': 5, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 291, inst: 192
INC %RDX
Registers: {'RAX': 13, 'RBX': 1, 'RDX': 5, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 291, inst: 192
CMP %RAX, %RDX
Registers: {'RAX': 13, 'RBX': 1, 'RDX': 5, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 292, inst: 193
JE .mul_step
Registers: {'RAX': 13, 'RBX': 1, 'RDX': 5, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 293, inst: 194
JMP .check_mod
Registers: {'RAX': 13, 'RBX': 1, 'RDX': 5, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 294, inst: 195
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 13, 'RBX': 3, 'RDX': 5, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 297, inst: 196
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 13, 'RBX': 3, 'RDX': 5, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 297, inst: 196
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 13, 'RBX': 3, 'RDX': 5, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 297, inst: 196
JE .find_prime
Registers: {'RAX': 13, 'RBX': 3, 'RDX': 5, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 298, inst: 197
INC %RDX
Registers: {'RAX': 13, 'RBX': 3, 'RDX': 6, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 300, inst: 198
INC %RDX
Registers: {'RAX': 13, 'RBX': 3, 'RDX': 6, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 300, inst: 198
CMP %RAX, %RDX
Registers: {'RAX': 13, 'RBX': 3, 'RDX': 6, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 301, inst: 199
JE .mul_step
Registers: {'RAX': 13, 'RBX': 3, 'RDX': 6, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 302, inst: 200
JMP .check_mod
Registers: {'RAX': 13, 'RBX': 3, 'RDX': 6, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 303, inst: 201
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 13, 'RBX': 1, 'RDX': 6, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 306, inst: 202
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 13, 'RBX': 1, 'RDX': 6, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 306, inst: 202
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 13, 'RBX': 1, 'RDX': 6, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 306, inst: 202
JE .find_prime
Registers: {'RAX': 13, 'RBX': 1, 'RDX': 6, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 307, inst: 203
INC %RDX
Registers: {'RAX': 13, 'RBX': 1, 'RDX': 7, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 309, inst: 204
INC %RDX
Registers: {'RAX': 13, 'RBX': 1, 'RDX': 7, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 309, inst: 204
CMP %RAX, %RDX
Registers: {'RAX': 13, 'RBX': 1, 'RDX': 7, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 310, inst: 205
JE .mul_step
Registers: {'RAX': 13, 'RBX': 1, 'RDX': 7, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 311, inst: 206
JMP .check_mod
Registers: {'RAX': 13, 'RBX': 1, 'RDX': 7, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 312, inst: 207
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 13, 'RBX': 6, 'RDX': 7, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 315, inst: 208
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 13, 'RBX': 6, 'RDX': 7, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 315, inst: 208
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 13, 'RBX': 6, 'RDX': 7, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 315, inst: 208
JE .find_prime
Registers: {'RAX': 13, 'RBX': 6, 'RDX': 7, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 316, inst: 209
INC %RDX
Registers: {'RAX': 13, 'RBX': 6, 'RDX': 8, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 318, inst: 210
INC %RDX
Registers: {'RAX': 13, 'RBX': 6, 'RDX': 8, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 318, inst: 210
CMP %RAX, %RDX
Registers: {'RAX': 13, 'RBX': 6, 'RDX': 8, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 319, inst: 211
JE .mul_step
Registers: {'RAX': 13, 'RBX': 6, 'RDX': 8, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 320, inst: 212
JMP .check_mod
Registers: {'RAX': 13, 'RBX': 6, 'RDX': 8, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 321, inst: 213
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 13, 'RBX': 5, 'RDX': 8, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 324, inst: 214
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 13, 'RBX': 5, 'RDX': 8, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 324, inst: 214
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 13, 'RBX': 5, 'RDX': 8, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 324, inst: 214
JE .find_prime
Registers: {'RAX': 13, 'RBX': 5, 'RDX': 8, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 325, inst: 215
INC %RDX
Registers: {'RAX': 13, 'RBX': 5, 'RDX': 9, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 327, inst: 216
INC %RDX
Registers: {'RAX': 13, 'RBX': 5, 'RDX': 9, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 327, inst: 216
CMP %RAX, %RDX
Registers: {'RAX': 13, 'RBX': 5, 'RDX': 9, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 328, inst: 217
JE .mul_step
Registers: {'RAX': 13, 'RBX': 5, 'RDX': 9, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 329, inst: 218
JMP .check_mod
Registers: {'RAX': 13, 'RBX': 5, 'RDX': 9, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 330, inst: 219
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 13, 'RBX': 4, 'RDX': 9, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 333, inst: 220
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 13, 'RBX': 4, 'RDX': 9, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 333, inst: 220
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 13, 'RBX': 4, 'RDX': 9, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 333, inst: 220
JE .find_prime
Registers: {'RAX': 13, 'RBX': 4, 'RDX': 9, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 334, inst: 221
INC %RDX
Registers: {'RAX': 13, 'RBX': 4, 'RDX': 10, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 336, inst: 222
INC %RDX
Registers: {'RAX': 13, 'RBX': 4, 'RDX': 10, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 336, inst: 222
CMP %RAX, %RDX
Registers: {'RAX': 13, 'RBX': 4, 'RDX': 10, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 337, inst: 223
JE .mul_step
Registers: {'RAX': 13, 'RBX': 4, 'RDX': 10, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 338, inst: 224
JMP .check_mod
Registers: {'RAX': 13, 'RBX': 4, 'RDX': 10, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 339, inst: 225
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 13, 'RBX': 3, 'RDX': 10, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 342, inst: 226
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 13, 'RBX': 3, 'RDX': 10, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 342, inst: 226
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 13, 'RBX': 3, 'RDX': 10, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 342, inst: 226
JE .find_prime
Registers: {'RAX': 13, 'RBX': 3, 'RDX': 10, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 343, inst: 227
INC %RDX
Registers: {'RAX': 13, 'RBX': 3, 'RDX': 11, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 345, inst: 228
INC %RDX
Registers: {'RAX': 13, 'RBX': 3, 'RDX': 11, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 345, inst: 228
CMP %RAX, %RDX
Registers: {'RAX': 13, 'RBX': 3, 'RDX': 11, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 346, inst: 229
JE .mul_step
Registers: {'RAX': 13, 'RBX': 3, 'RDX': 11, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 347, inst: 230
JMP .check_mod
Registers: {'RAX': 13, 'RBX': 3, 'RDX': 11, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 348, inst: 231
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 13, 'RBX': 2, 'RDX': 11, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 351, inst: 232
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 13, 'RBX': 2, 'RDX': 11, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 351, inst: 232
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 13, 'RBX': 2, 'RDX': 11, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 351, inst: 232
JE .find_prime
Registers: {'RAX': 13, 'RBX': 2, 'RDX': 11, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 352, inst: 233
INC %RDX
Registers: {'RAX': 13, 'RBX': 2, 'RDX': 12, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 354, inst: 234
INC %RDX
Registers: {'RAX': 13, 'RBX': 2, 'RDX': 12, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 354, inst: 234
CMP %RAX, %RDX
Registers: {'RAX': 13, 'RBX': 2, 'RDX': 12, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 355, inst: 235
JE .mul_step
Registers: {'RAX': 13, 'RBX': 2, 'RDX': 12, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 356, inst: 236
JMP .check_mod
Registers: {'RAX': 13, 'RBX': 2, 'RDX': 12, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 357, inst: 237
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 13, 'RBX': 1, 'RDX': 12, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 360, inst: 238
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 13, 'RBX': 1, 'RDX': 12, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 360, inst: 238
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 13, 'RBX': 1, 'RDX': 12, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 360, inst: 238
JE .find_prime
Registers: {'RAX': 13, 'RBX': 1, 'RDX': 12, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 361, inst: 239
INC %RDX
Registers: {'RAX': 13, 'RBX': 1, 'RDX': 13, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 363, inst: 240
INC %RDX
Registers: {'RAX': 13, 'RBX': 1, 'RDX': 13, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 363, inst: 240
CMP %RAX, %RDX
Registers: {'RAX': 13, 'RBX': 1, 'RDX': 13, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 364, inst: 241
JE .mul_step
Registers: {'RAX': 13, 'RBX': 1, 'RDX': 13, 'RSX': 0, 'RIP': 13, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 365, inst: 242
MUL #STEP, %RAX
Registers: {'RAX': 13, 'RBX': 1, 'RDX': 13, 'RSX': 0, 'RIP': 14, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 368, inst: 243
MUL #STEP, %RAX
Registers: {'RAX': 13, 'RBX': 1, 'RDX': 13, 'RSX': 0, 'RIP': 14, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 368, inst: 243
MUL #STEP, %RAX
Registers: {'RAX': 13, 'RBX': 1, 'RDX': 13, 'RSX': 0, 'RIP': 14, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 368, inst: 243
JMP .find_prime
Registers: {'RAX': 13, 'RBX': 1, 'RDX': 13, 'RSX': 0, 'RIP': 3, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 369, inst: 244
INC %RAX
Registers: {'RAX': 14, 'RBX': 1, 'RDX': 13, 'RSX': 0, 'RIP': 4, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 371, inst: 245
INC %RAX
Registers: {'RAX': 14, 'RBX': 1, 'RDX': 13, 'RSX': 0, 'RIP': 4, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 371, inst: 245
CMP %RAX, #MAX_DIVIDER
Registers: {'RAX': 14, 'RBX': 1, 'RDX': 13, 'RSX': 0, 'RIP': 5, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 372, inst: 246
JG .find_number
Registers: {'RAX': 14, 'RBX': 1, 'RDX': 13, 'RSX': 0, 'RIP': 6, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 373, inst: 247
MOV %RDX, 2
Registers: {'RAX': 14, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 374, inst: 248
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 14, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 377, inst: 249
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 14, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 377, inst: 249
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 14, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 377, inst: 249
JE .find_prime
Registers: {'RAX': 14, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 3, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 378, inst: 250
INC %RAX
Registers: {'RAX': 15, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 4, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 380, inst: 251
INC %RAX
Registers: {'RAX': 15, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 4, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 380, inst: 251
CMP %RAX, #MAX_DIVIDER
Registers: {'RAX': 15, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 5, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 381, inst: 252
JG .find_number
Registers: {'RAX': 15, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 6, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 382, inst: 253
MOV %RDX, 2
Registers: {'RAX': 15, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 383, inst: 254
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 15, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 386, inst: 255
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 15, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 386, inst: 255
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 15, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 386, inst: 255
JE .find_prime
Registers: {'RAX': 15, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 387, inst: 256
INC %RDX
Registers: {'RAX': 15, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 389, inst: 257
INC %RDX
Registers: {'RAX': 15, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 389, inst: 257
CMP %RAX, %RDX
Registers: {'RAX': 15, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 390, inst: 258
JE .mul_step
Registers: {'RAX': 15, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 391, inst: 259
JMP .check_mod
Registers: {'RAX': 15, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 392, inst: 260
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 15, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 395, inst: 261
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 15, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 395, inst: 261
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 15, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 395, inst: 261
JE .find_prime
Registers: {'RAX': 15, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 3, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 396, inst: 262
INC %RAX
Registers: {'RAX': 16, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 4, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 398, inst: 263
INC %RAX
Registers: {'RAX': 16, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 4, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 398, inst: 263
CMP %RAX, #MAX_DIVIDER
Registers: {'RAX': 16, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 5, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 399, inst: 264
JG .find_number
Registers: {'RAX': 16, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 6, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 400, inst: 265
MOV %RDX, 2
Registers: {'RAX': 16, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 401, inst: 266
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 16, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 404, inst: 267
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 16, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 404, inst: 267
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 16, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 404, inst: 267
JE .find_prime
Registers: {'RAX': 16, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 3, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 405, inst: 268
INC %RAX
Registers: {'RAX': 17, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 4, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 407, inst: 269
INC %RAX
Registers: {'RAX': 17, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 4, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 407, inst: 269
CMP %RAX, #MAX_DIVIDER
Registers: {'RAX': 17, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 5, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 408, inst: 270
JG .find_number
Registers: {'RAX': 17, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 6, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 409, inst: 271
MOV %RDX, 2
Registers: {'RAX': 17, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 410, inst: 272
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 17, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 413, inst: 273
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 17, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 413, inst: 273
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 17, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 413, inst: 273
JE .find_prime
Registers: {'RAX': 17, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 414, inst: 274
INC %RDX
Registers: {'RAX': 17, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 416, inst: 275
INC %RDX
Registers: {'RAX': 17, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 416, inst: 275
CMP %RAX, %RDX
Registers: {'RAX': 17, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 417, inst: 276
JE .mul_step
Registers: {'RAX': 17, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 418, inst: 277
JMP .check_mod
Registers: {'RAX': 17, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 419, inst: 278
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 17, 'RBX': 2, 'RDX': 3, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 422, inst: 279
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 17, 'RBX': 2, 'RDX': 3, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 422, inst: 279
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 17, 'RBX': 2, 'RDX': 3, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 422, inst: 279
JE .find_prime
Registers: {'RAX': 17, 'RBX': 2, 'RDX': 3, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 423, inst: 280
INC %RDX
Registers: {'RAX': 17, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 425, inst: 281
INC %RDX
Registers: {'RAX': 17, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 425, inst: 281
CMP %RAX, %RDX
Registers: {'RAX': 17, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 426, inst: 282
JE .mul_step
Registers: {'RAX': 17, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 427, inst: 283
JMP .check_mod
Registers: {'RAX': 17, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 428, inst: 284
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 17, 'RBX': 1, 'RDX': 4, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 431, inst: 285
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 17, 'RBX': 1, 'RDX': 4, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 431, inst: 285
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 17, 'RBX': 1, 'RDX': 4, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 431, inst: 285
JE .find_prime
Registers: {'RAX': 17, 'RBX': 1, 'RDX': 4, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 432, inst: 286
INC %RDX
Registers: {'RAX': 17, 'RBX': 1, 'RDX': 5, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 434, inst: 287
INC %RDX
Registers: {'RAX': 17, 'RBX': 1, 'RDX': 5, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 434, inst: 287
CMP %RAX, %RDX
Registers: {'RAX': 17, 'RBX': 1, 'RDX': 5, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 435, inst: 288
JE .mul_step
Registers: {'RAX': 17, 'RBX': 1, 'RDX': 5, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 436, inst: 289
JMP .check_mod
Registers: {'RAX': 17, 'RBX': 1, 'RDX': 5, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 437, inst: 290
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 17, 'RBX': 2, 'RDX': 5, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 440, inst: 291
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 17, 'RBX': 2, 'RDX': 5, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 440, inst: 291
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 17, 'RBX': 2, 'RDX': 5, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 440, inst: 291
JE .find_prime
Registers: {'RAX': 17, 'RBX': 2, 'RDX': 5, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 441, inst: 292
INC %RDX
Registers: {'RAX': 17, 'RBX': 2, 'RDX': 6, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 443, inst: 293
INC %RDX
Registers: {'RAX': 17, 'RBX': 2, 'RDX': 6, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 443, inst: 293
CMP %RAX, %RDX
Registers: {'RAX': 17, 'RBX': 2, 'RDX': 6, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 444, inst: 294
JE .mul_step
Registers: {'RAX': 17, 'RBX': 2, 'RDX': 6, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 445, inst: 295
JMP .check_mod
Registers: {'RAX': 17, 'RBX': 2, 'RDX': 6, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 446, inst: 296
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 17, 'RBX': 5, 'RDX': 6, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 449, inst: 297
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 17, 'RBX': 5, 'RDX': 6, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 449, inst: 297
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 17, 'RBX': 5, 'RDX': 6, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 449, inst: 297
JE .find_prime
Registers: {'RAX': 17, 'RBX': 5, 'RDX': 6, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 450, inst: 298
INC %RDX
Registers: {'RAX': 17, 'RBX': 5, 'RDX': 7, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 452, inst: 299
INC %RDX
Registers: {'RAX': 17, 'RBX': 5, 'RDX': 7, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 452, inst: 299
CMP %RAX, %RDX
Registers: {'RAX': 17, 'RBX': 5, 'RDX': 7, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 453, inst: 300
JE .mul_step
Registers: {'RAX': 17, 'RBX': 5, 'RDX': 7, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 454, inst: 301
JMP .check_mod
Registers: {'RAX': 17, 'RBX': 5, 'RDX': 7, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 455, inst: 302
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 17, 'RBX': 3, 'RDX': 7, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 458, inst: 303
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 17, 'RBX': 3, 'RDX': 7, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 458, inst: 303
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 17, 'RBX': 3, 'RDX': 7, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 458, inst: 303
JE .find_prime
Registers: {'RAX': 17, 'RBX': 3, 'RDX': 7, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 459, inst: 304
INC %RDX
Registers: {'RAX': 17, 'RBX': 3, 'RDX': 8, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 461, inst: 305
INC %RDX
Registers: {'RAX': 17, 'RBX': 3, 'RDX': 8, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 461, inst: 305
CMP %RAX, %RDX
Registers: {'RAX': 17, 'RBX': 3, 'RDX': 8, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 462, inst: 306
JE .mul_step
Registers: {'RAX': 17, 'RBX': 3, 'RDX': 8, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 463, inst: 307
JMP .check_mod
Registers: {'RAX': 17, 'RBX': 3, 'RDX': 8, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 464, inst: 308
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 17, 'RBX': 1, 'RDX': 8, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 467, inst: 309
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 17, 'RBX': 1, 'RDX': 8, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 467, inst: 309
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 17, 'RBX': 1, 'RDX': 8, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 467, inst: 309
JE .find_prime
Registers: {'RAX': 17, 'RBX': 1, 'RDX': 8, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 468, inst: 310
INC %RDX
Registers: {'RAX': 17, 'RBX': 1, 'RDX': 9, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 470, inst: 311
INC %RDX
Registers: {'RAX': 17, 'RBX': 1, 'RDX': 9, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 470, inst: 311
CMP %RAX, %RDX
Registers: {'RAX': 17, 'RBX': 1, 'RDX': 9, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 471, inst: 312
JE .mul_step
Registers: {'RAX': 17, 'RBX': 1, 'RDX': 9, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 472, inst: 313
JMP .check_mod
Registers: {'RAX': 17, 'RBX': 1, 'RDX': 9, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 473, inst: 314
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 17, 'RBX': 8, 'RDX': 9, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 476, inst: 315
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 17, 'RBX': 8, 'RDX': 9, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 476, inst: 315
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 17, 'RBX': 8, 'RDX': 9, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 476, inst: 315
JE .find_prime
Registers: {'RAX': 17, 'RBX': 8, 'RDX': 9, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 477, inst: 316
INC %RDX
Registers: {'RAX': 17, 'RBX': 8, 'RDX': 10, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 479, inst: 317
INC %RDX
Registers: {'RAX': 17, 'RBX': 8, 'RDX': 10, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 479, inst: 317
CMP %RAX, %RDX
Registers: {'RAX': 17, 'RBX': 8, 'RDX': 10, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 480, inst: 318
JE .mul_step
Registers: {'RAX': 17, 'RBX': 8, 'RDX': 10, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 481, inst: 319
JMP .check_mod
Registers: {'RAX': 17, 'RBX': 8, 'RDX': 10, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 482, inst: 320
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 17, 'RBX': 7, 'RDX': 10, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 485, inst: 321
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 17, 'RBX': 7, 'RDX': 10, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 485, inst: 321
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 17, 'RBX': 7, 'RDX': 10, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 485, inst: 321
JE .find_prime
Registers: {'RAX': 17, 'RBX': 7, 'RDX': 10, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 486, inst: 322
INC %RDX
Registers: {'RAX': 17, 'RBX': 7, 'RDX': 11, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 488, inst: 323
INC %RDX
Registers: {'RAX': 17, 'RBX': 7, 'RDX': 11, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 488, inst: 323
CMP %RAX, %RDX
Registers: {'RAX': 17, 'RBX': 7, 'RDX': 11, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 489, inst: 324
JE .mul_step
Registers: {'RAX': 17, 'RBX': 7, 'RDX': 11, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 490, inst: 325
JMP .check_mod
Registers: {'RAX': 17, 'RBX': 7, 'RDX': 11, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 491, inst: 326
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 17, 'RBX': 6, 'RDX': 11, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 494, inst: 327
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 17, 'RBX': 6, 'RDX': 11, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 494, inst: 327
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 17, 'RBX': 6, 'RDX': 11, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 494, inst: 327
JE .find_prime
Registers: {'RAX': 17, 'RBX': 6, 'RDX': 11, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 495, inst: 328
INC %RDX
Registers: {'RAX': 17, 'RBX': 6, 'RDX': 12, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 497, inst: 329
INC %RDX
Registers: {'RAX': 17, 'RBX': 6, 'RDX': 12, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 497, inst: 329
CMP %RAX, %RDX
Registers: {'RAX': 17, 'RBX': 6, 'RDX': 12, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 498, inst: 330
JE .mul_step
Registers: {'RAX': 17, 'RBX': 6, 'RDX': 12, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 499, inst: 331
JMP .check_mod
Registers: {'RAX': 17, 'RBX': 6, 'RDX': 12, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 500, inst: 332
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 17, 'RBX': 5, 'RDX': 12, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 503, inst: 333
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 17, 'RBX': 5, 'RDX': 12, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 503, inst: 333
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 17, 'RBX': 5, 'RDX': 12, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 503, inst: 333
JE .find_prime
Registers: {'RAX': 17, 'RBX': 5, 'RDX': 12, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 504, inst: 334
INC %RDX
Registers: {'RAX': 17, 'RBX': 5, 'RDX': 13, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 506, inst: 335
INC %RDX
Registers: {'RAX': 17, 'RBX': 5, 'RDX': 13, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 506, inst: 335
CMP %RAX, %RDX
Registers: {'RAX': 17, 'RBX': 5, 'RDX': 13, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 507, inst: 336
JE .mul_step
Registers: {'RAX': 17, 'RBX': 5, 'RDX': 13, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 508, inst: 337
JMP .check_mod
Registers: {'RAX': 17, 'RBX': 5, 'RDX': 13, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 509, inst: 338
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 17, 'RBX': 4, 'RDX': 13, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 512, inst: 339
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 17, 'RBX': 4, 'RDX': 13, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 512, inst: 339
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 17, 'RBX': 4, 'RDX': 13, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 512, inst: 339
JE .find_prime
Registers: {'RAX': 17, 'RBX': 4, 'RDX': 13, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 513, inst: 340
INC %RDX
Registers: {'RAX': 17, 'RBX': 4, 'RDX': 14, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 515, inst: 341
INC %RDX
Registers: {'RAX': 17, 'RBX': 4, 'RDX': 14, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 515, inst: 341
CMP %RAX, %RDX
Registers: {'RAX': 17, 'RBX': 4, 'RDX': 14, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 516, inst: 342
JE .mul_step
Registers: {'RAX': 17, 'RBX': 4, 'RDX': 14, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 517, inst: 343
JMP .check_mod
Registers: {'RAX': 17, 'RBX': 4, 'RDX': 14, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 518, inst: 344
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 17, 'RBX': 3, 'RDX': 14, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 521, inst: 345
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 17, 'RBX': 3, 'RDX': 14, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 521, inst: 345
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 17, 'RBX': 3, 'RDX': 14, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 521, inst: 345
JE .find_prime
Registers: {'RAX': 17, 'RBX': 3, 'RDX': 14, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 522, inst: 346
INC %RDX
Registers: {'RAX': 17, 'RBX': 3, 'RDX': 15, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 524, inst: 347
INC %RDX
Registers: {'RAX': 17, 'RBX': 3, 'RDX': 15, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 524, inst: 347
CMP %RAX, %RDX
Registers: {'RAX': 17, 'RBX': 3, 'RDX': 15, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 525, inst: 348
JE .mul_step
Registers: {'RAX': 17, 'RBX': 3, 'RDX': 15, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 526, inst: 349
JMP .check_mod
Registers: {'RAX': 17, 'RBX': 3, 'RDX': 15, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 527, inst: 350
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 17, 'RBX': 2, 'RDX': 15, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 530, inst: 351
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 17, 'RBX': 2, 'RDX': 15, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 530, inst: 351
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 17, 'RBX': 2, 'RDX': 15, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 530, inst: 351
JE .find_prime
Registers: {'RAX': 17, 'RBX': 2, 'RDX': 15, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 531, inst: 352
INC %RDX
Registers: {'RAX': 17, 'RBX': 2, 'RDX': 16, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 533, inst: 353
INC %RDX
Registers: {'RAX': 17, 'RBX': 2, 'RDX': 16, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 533, inst: 353
CMP %RAX, %RDX
Registers: {'RAX': 17, 'RBX': 2, 'RDX': 16, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 534, inst: 354
JE .mul_step
Registers: {'RAX': 17, 'RBX': 2, 'RDX': 16, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 535, inst: 355
JMP .check_mod
Registers: {'RAX': 17, 'RBX': 2, 'RDX': 16, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 536, inst: 356
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 17, 'RBX': 1, 'RDX': 16, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 539, inst: 357
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 17, 'RBX': 1, 'RDX': 16, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 539, inst: 357
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 17, 'RBX': 1, 'RDX': 16, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 539, inst: 357
JE .find_prime
Registers: {'RAX': 17, 'RBX': 1, 'RDX': 16, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 540, inst: 358
INC %RDX
Registers: {'RAX': 17, 'RBX': 1, 'RDX': 17, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 542, inst: 359
INC %RDX
Registers: {'RAX': 17, 'RBX': 1, 'RDX': 17, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 542, inst: 359
CMP %RAX, %RDX
Registers: {'RAX': 17, 'RBX': 1, 'RDX': 17, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 543, inst: 360
JE .mul_step
Registers: {'RAX': 17, 'RBX': 1, 'RDX': 17, 'RSX': 0, 'RIP': 13, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 544, inst: 361
MUL #STEP, %RAX
Registers: {'RAX': 17, 'RBX': 1, 'RDX': 17, 'RSX': 0, 'RIP': 14, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 547, inst: 362
MUL #STEP, %RAX
Registers: {'RAX': 17, 'RBX': 1, 'RDX': 17, 'RSX': 0, 'RIP': 14, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 547, inst: 362
MUL #STEP, %RAX
Registers: {'RAX': 17, 'RBX': 1, 'RDX': 17, 'RSX': 0, 'RIP': 14, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 547, inst: 362
JMP .find_prime
Registers: {'RAX': 17, 'RBX': 1, 'RDX': 17, 'RSX': 0, 'RIP': 3, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 548, inst: 363
INC %RAX
Registers: {'RAX': 18, 'RBX': 1, 'RDX': 17, 'RSX': 0, 'RIP': 4, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 550, inst: 364
INC %RAX
Registers: {'RAX': 18, 'RBX': 1, 'RDX': 17, 'RSX': 0, 'RIP': 4, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 550, inst: 364
CMP %RAX, #MAX_DIVIDER
Registers: {'RAX': 18, 'RBX': 1, 'RDX': 17, 'RSX': 0, 'RIP': 5, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 551, inst: 365
JG .find_number
Registers: {'RAX': 18, 'RBX': 1, 'RDX': 17, 'RSX': 0, 'RIP': 6, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 552, inst: 366
MOV %RDX, 2
Registers: {'RAX': 18, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 553, inst: 367
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 18, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 556, inst: 368
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 18, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 556, inst: 368
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 18, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 556, inst: 368
JE .find_prime
Registers: {'RAX': 18, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 3, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 557, inst: 369
INC %RAX
Registers: {'RAX': 19, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 4, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 559, inst: 370
INC %RAX
Registers: {'RAX': 19, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 4, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 559, inst: 370
CMP %RAX, #MAX_DIVIDER
Registers: {'RAX': 19, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 5, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 560, inst: 371
JG .find_number
Registers: {'RAX': 19, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 6, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 561, inst: 372
MOV %RDX, 2
Registers: {'RAX': 19, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 562, inst: 373
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 19, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 565, inst: 374
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 19, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 565, inst: 374
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 19, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 565, inst: 374
JE .find_prime
Registers: {'RAX': 19, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 566, inst: 375
INC %RDX
Registers: {'RAX': 19, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 568, inst: 376
INC %RDX
Registers: {'RAX': 19, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 568, inst: 376
CMP %RAX, %RDX
Registers: {'RAX': 19, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 569, inst: 377
JE .mul_step
Registers: {'RAX': 19, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 570, inst: 378
JMP .check_mod
Registers: {'RAX': 19, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 571, inst: 379
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 19, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 574, inst: 380
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 19, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 574, inst: 380
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 19, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 574, inst: 380
JE .find_prime
Registers: {'RAX': 19, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 575, inst: 381
INC %RDX
Registers: {'RAX': 19, 'RBX': 1, 'RDX': 4, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 577, inst: 382
INC %RDX
Registers: {'RAX': 19, 'RBX': 1, 'RDX': 4, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 577, inst: 382
CMP %RAX, %RDX
Registers: {'RAX': 19, 'RBX': 1, 'RDX': 4, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 578, inst: 383
JE .mul_step
Registers: {'RAX': 19, 'RBX': 1, 'RDX': 4, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 579, inst: 384
JMP .check_mod
Registers: {'RAX': 19, 'RBX': 1, 'RDX': 4, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 580, inst: 385
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 19, 'RBX': 3, 'RDX': 4, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 583, inst: 386
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 19, 'RBX': 3, 'RDX': 4, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 583, inst: 386
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 19, 'RBX': 3, 'RDX': 4, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 583, inst: 386
JE .find_prime
Registers: {'RAX': 19, 'RBX': 3, 'RDX': 4, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 584, inst: 387
INC %RDX
Registers: {'RAX': 19, 'RBX': 3, 'RDX': 5, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 586, inst: 388
INC %RDX
Registers: {'RAX': 19, 'RBX': 3, 'RDX': 5, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 586, inst: 388
CMP %RAX, %RDX
Registers: {'RAX': 19, 'RBX': 3, 'RDX': 5, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 587, inst: 389
JE .mul_step
Registers: {'RAX': 19, 'RBX': 3, 'RDX': 5, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 588, inst: 390
JMP .check_mod
Registers: {'RAX': 19, 'RBX': 3, 'RDX': 5, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 589, inst: 391
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 19, 'RBX': 4, 'RDX': 5, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 592, inst: 392
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 19, 'RBX': 4, 'RDX': 5, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 592, inst: 392
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 19, 'RBX': 4, 'RDX': 5, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 592, inst: 392
JE .find_prime
Registers: {'RAX': 19, 'RBX': 4, 'RDX': 5, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 593, inst: 393
INC %RDX
Registers: {'RAX': 19, 'RBX': 4, 'RDX': 6, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 595, inst: 394
INC %RDX
Registers: {'RAX': 19, 'RBX': 4, 'RDX': 6, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 595, inst: 394
CMP %RAX, %RDX
Registers: {'RAX': 19, 'RBX': 4, 'RDX': 6, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 596, inst: 395
JE .mul_step
Registers: {'RAX': 19, 'RBX': 4, 'RDX': 6, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 597, inst: 396
JMP .check_mod
Registers: {'RAX': 19, 'RBX': 4, 'RDX': 6, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 598, inst: 397
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 19, 'RBX': 1, 'RDX': 6, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 601, inst: 398
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 19, 'RBX': 1, 'RDX': 6, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 601, inst: 398
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 19, 'RBX': 1, 'RDX': 6, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 601, inst: 398
JE .find_prime
Registers: {'RAX': 19, 'RBX': 1, 'RDX': 6, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 602, inst: 399
INC %RDX
Registers: {'RAX': 19, 'RBX': 1, 'RDX': 7, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 604, inst: 400
INC %RDX
Registers: {'RAX': 19, 'RBX': 1, 'RDX': 7, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 604, inst: 400
CMP %RAX, %RDX
Registers: {'RAX': 19, 'RBX': 1, 'RDX': 7, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 605, inst: 401
JE .mul_step
Registers: {'RAX': 19, 'RBX': 1, 'RDX': 7, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 606, inst: 402
JMP .check_mod
Registers: {'RAX': 19, 'RBX': 1, 'RDX': 7, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 607, inst: 403
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 19, 'RBX': 5, 'RDX': 7, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 610, inst: 404
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 19, 'RBX': 5, 'RDX': 7, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 610, inst: 404
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 19, 'RBX': 5, 'RDX': 7, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 610, inst: 404
JE .find_prime
Registers: {'RAX': 19, 'RBX': 5, 'RDX': 7, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 611, inst: 405
INC %RDX
Registers: {'RAX': 19, 'RBX': 5, 'RDX': 8, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 613, inst: 406
INC %RDX
Registers: {'RAX': 19, 'RBX': 5, 'RDX': 8, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 613, inst: 406
CMP %RAX, %RDX
Registers: {'RAX': 19, 'RBX': 5, 'RDX': 8, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 614, inst: 407
JE .mul_step
Registers: {'RAX': 19, 'RBX': 5, 'RDX': 8, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 615, inst: 408
JMP .check_mod
Registers: {'RAX': 19, 'RBX': 5, 'RDX': 8, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 616, inst: 409
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 19, 'RBX': 3, 'RDX': 8, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 619, inst: 410
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 19, 'RBX': 3, 'RDX': 8, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 619, inst: 410
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 19, 'RBX': 3, 'RDX': 8, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 619, inst: 410
JE .find_prime
Registers: {'RAX': 19, 'RBX': 3, 'RDX': 8, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 620, inst: 411
INC %RDX
Registers: {'RAX': 19, 'RBX': 3, 'RDX': 9, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 622, inst: 412
INC %RDX
Registers: {'RAX': 19, 'RBX': 3, 'RDX': 9, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 622, inst: 412
CMP %RAX, %RDX
Registers: {'RAX': 19, 'RBX': 3, 'RDX': 9, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 623, inst: 413
JE .mul_step
Registers: {'RAX': 19, 'RBX': 3, 'RDX': 9, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 624, inst: 414
JMP .check_mod
Registers: {'RAX': 19, 'RBX': 3, 'RDX': 9, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 625, inst: 415
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 19, 'RBX': 1, 'RDX': 9, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 628, inst: 416
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 19, 'RBX': 1, 'RDX': 9, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 628, inst: 416
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 19, 'RBX': 1, 'RDX': 9, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 628, inst: 416
JE .find_prime
Registers: {'RAX': 19, 'RBX': 1, 'RDX': 9, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 629, inst: 417
INC %RDX
Registers: {'RAX': 19, 'RBX': 1, 'RDX': 10, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 631, inst: 418
INC %RDX
Registers: {'RAX': 19, 'RBX': 1, 'RDX': 10, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 631, inst: 418
CMP %RAX, %RDX
Registers: {'RAX': 19, 'RBX': 1, 'RDX': 10, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 632, inst: 419
JE .mul_step
Registers: {'RAX': 19, 'RBX': 1, 'RDX': 10, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 633, inst: 420
JMP .check_mod
Registers: {'RAX': 19, 'RBX': 1, 'RDX': 10, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 634, inst: 421
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 19, 'RBX': 9, 'RDX': 10, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 637, inst: 422
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 19, 'RBX': 9, 'RDX': 10, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 637, inst: 422
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 19, 'RBX': 9, 'RDX': 10, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 637, inst: 422
JE .find_prime
Registers: {'RAX': 19, 'RBX': 9, 'RDX': 10, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 638, inst: 423
INC %RDX
Registers: {'RAX': 19, 'RBX': 9, 'RDX': 11, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 640, inst: 424
INC %RDX
Registers: {'RAX': 19, 'RBX': 9, 'RDX': 11, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 640, inst: 424
CMP %RAX, %RDX
Registers: {'RAX': 19, 'RBX': 9, 'RDX': 11, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 641, inst: 425
JE .mul_step
Registers: {'RAX': 19, 'RBX': 9, 'RDX': 11, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 642, inst: 426
JMP .check_mod
Registers: {'RAX': 19, 'RBX': 9, 'RDX': 11, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 643, inst: 427
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 19, 'RBX': 8, 'RDX': 11, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 646, inst: 428
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 19, 'RBX': 8, 'RDX': 11, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 646, inst: 428
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 19, 'RBX': 8, 'RDX': 11, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 646, inst: 428
JE .find_prime
Registers: {'RAX': 19, 'RBX': 8, 'RDX': 11, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 647, inst: 429
INC %RDX
Registers: {'RAX': 19, 'RBX': 8, 'RDX': 12, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 649, inst: 430
INC %RDX
Registers: {'RAX': 19, 'RBX': 8, 'RDX': 12, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 649, inst: 430
CMP %RAX, %RDX
Registers: {'RAX': 19, 'RBX': 8, 'RDX': 12, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 650, inst: 431
JE .mul_step
Registers: {'RAX': 19, 'RBX': 8, 'RDX': 12, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 651, inst: 432
JMP .check_mod
Registers: {'RAX': 19, 'RBX': 8, 'RDX': 12, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 652, inst: 433
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 19, 'RBX': 7, 'RDX': 12, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 655, inst: 434
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 19, 'RBX': 7, 'RDX': 12, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 655, inst: 434
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 19, 'RBX': 7, 'RDX': 12, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 655, inst: 434
JE .find_prime
Registers: {'RAX': 19, 'RBX': 7, 'RDX': 12, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 656, inst: 435
INC %RDX
Registers: {'RAX': 19, 'RBX': 7, 'RDX': 13, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 658, inst: 436
INC %RDX
Registers: {'RAX': 19, 'RBX': 7, 'RDX': 13, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 658, inst: 436
CMP %RAX, %RDX
Registers: {'RAX': 19, 'RBX': 7, 'RDX': 13, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 659, inst: 437
JE .mul_step
Registers: {'RAX': 19, 'RBX': 7, 'RDX': 13, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 660, inst: 438
JMP .check_mod
Registers: {'RAX': 19, 'RBX': 7, 'RDX': 13, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 661, inst: 439
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 19, 'RBX': 6, 'RDX': 13, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 664, inst: 440
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 19, 'RBX': 6, 'RDX': 13, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 664, inst: 440
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 19, 'RBX': 6, 'RDX': 13, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 664, inst: 440
JE .find_prime
Registers: {'RAX': 19, 'RBX': 6, 'RDX': 13, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 665, inst: 441
INC %RDX
Registers: {'RAX': 19, 'RBX': 6, 'RDX': 14, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 667, inst: 442
INC %RDX
Registers: {'RAX': 19, 'RBX': 6, 'RDX': 14, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 667, inst: 442
CMP %RAX, %RDX
Registers: {'RAX': 19, 'RBX': 6, 'RDX': 14, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 668, inst: 443
JE .mul_step
Registers: {'RAX': 19, 'RBX': 6, 'RDX': 14, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 669, inst: 444
JMP .check_mod
Registers: {'RAX': 19, 'RBX': 6, 'RDX': 14, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 670, inst: 445
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 19, 'RBX': 5, 'RDX': 14, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 673, inst: 446
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 19, 'RBX': 5, 'RDX': 14, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 673, inst: 446
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 19, 'RBX': 5, 'RDX': 14, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 673, inst: 446
JE .find_prime
Registers: {'RAX': 19, 'RBX': 5, 'RDX': 14, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 674, inst: 447
INC %RDX
Registers: {'RAX': 19, 'RBX': 5, 'RDX': 15, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 676, inst: 448
INC %RDX
Registers: {'RAX': 19, 'RBX': 5, 'RDX': 15, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 676, inst: 448
CMP %RAX, %RDX
Registers: {'RAX': 19, 'RBX': 5, 'RDX': 15, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 677, inst: 449
JE .mul_step
Registers: {'RAX': 19, 'RBX': 5, 'RDX': 15, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 678, inst: 450
JMP .check_mod
Registers: {'RAX': 19, 'RBX': 5, 'RDX': 15, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 679, inst: 451
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 19, 'RBX': 4, 'RDX': 15, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 682, inst: 452
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 19, 'RBX': 4, 'RDX': 15, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 682, inst: 452
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 19, 'RBX': 4, 'RDX': 15, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 682, inst: 452
JE .find_prime
Registers: {'RAX': 19, 'RBX': 4, 'RDX': 15, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 683, inst: 453
INC %RDX
Registers: {'RAX': 19, 'RBX': 4, 'RDX': 16, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 685, inst: 454
INC %RDX
Registers: {'RAX': 19, 'RBX': 4, 'RDX': 16, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 685, inst: 454
CMP %RAX, %RDX
Registers: {'RAX': 19, 'RBX': 4, 'RDX': 16, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 686, inst: 455
JE .mul_step
Registers: {'RAX': 19, 'RBX': 4, 'RDX': 16, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 687, inst: 456
JMP .check_mod
Registers: {'RAX': 19, 'RBX': 4, 'RDX': 16, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 688, inst: 457
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 19, 'RBX': 3, 'RDX': 16, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 691, inst: 458
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 19, 'RBX': 3, 'RDX': 16, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 691, inst: 458
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 19, 'RBX': 3, 'RDX': 16, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 691, inst: 458
JE .find_prime
Registers: {'RAX': 19, 'RBX': 3, 'RDX': 16, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 692, inst: 459
INC %RDX
Registers: {'RAX': 19, 'RBX': 3, 'RDX': 17, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 694, inst: 460
INC %RDX
Registers: {'RAX': 19, 'RBX': 3, 'RDX': 17, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 694, inst: 460
CMP %RAX, %RDX
Registers: {'RAX': 19, 'RBX': 3, 'RDX': 17, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 695, inst: 461
JE .mul_step
Registers: {'RAX': 19, 'RBX': 3, 'RDX': 17, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 696, inst: 462
JMP .check_mod
Registers: {'RAX': 19, 'RBX': 3, 'RDX': 17, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 697, inst: 463
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 19, 'RBX': 2, 'RDX': 17, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 700, inst: 464
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 19, 'RBX': 2, 'RDX': 17, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 700, inst: 464
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 19, 'RBX': 2, 'RDX': 17, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 700, inst: 464
JE .find_prime
Registers: {'RAX': 19, 'RBX': 2, 'RDX': 17, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 701, inst: 465
INC %RDX
Registers: {'RAX': 19, 'RBX': 2, 'RDX': 18, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 703, inst: 466
INC %RDX
Registers: {'RAX': 19, 'RBX': 2, 'RDX': 18, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 703, inst: 466
CMP %RAX, %RDX
Registers: {'RAX': 19, 'RBX': 2, 'RDX': 18, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 704, inst: 467
JE .mul_step
Registers: {'RAX': 19, 'RBX': 2, 'RDX': 18, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 705, inst: 468
JMP .check_mod
Registers: {'RAX': 19, 'RBX': 2, 'RDX': 18, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 706, inst: 469
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 19, 'RBX': 1, 'RDX': 18, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 709, inst: 470
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 19, 'RBX': 1, 'RDX': 18, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 709, inst: 470
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 19, 'RBX': 1, 'RDX': 18, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 709, inst: 470
JE .find_prime
Registers: {'RAX': 19, 'RBX': 1, 'RDX': 18, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 710, inst: 471
INC %RDX
Registers: {'RAX': 19, 'RBX': 1, 'RDX': 19, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 712, inst: 472
INC %RDX
Registers: {'RAX': 19, 'RBX': 1, 'RDX': 19, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 712, inst: 472
CMP %RAX, %RDX
Registers: {'RAX': 19, 'RBX': 1, 'RDX': 19, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 713, inst: 473
JE .mul_step
Registers: {'RAX': 19, 'RBX': 1, 'RDX': 19, 'RSX': 0, 'RIP': 13, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 714, inst: 474
MUL #STEP, %RAX
Registers: {'RAX': 19, 'RBX': 1, 'RDX': 19, 'RSX': 0, 'RIP': 14, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 717, inst: 475
MUL #STEP, %RAX
Registers: {'RAX': 19, 'RBX': 1, 'RDX': 19, 'RSX': 0, 'RIP': 14, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 717, inst: 475
MUL #STEP, %RAX
Registers: {'RAX': 19, 'RBX': 1, 'RDX': 19, 'RSX': 0, 'RIP': 14, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 717, inst: 475
JMP .find_prime
Registers: {'RAX': 19, 'RBX': 1, 'RDX': 19, 'RSX': 0, 'RIP': 3, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 718, inst: 476
INC %RAX
Registers: {'RAX': 20, 'RBX': 1, 'RDX': 19, 'RSX': 0, 'RIP': 4, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 720, inst: 477
INC %RAX
Registers: {'RAX': 20, 'RBX': 1, 'RDX': 19, 'RSX': 0, 'RIP': 4, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 720, inst: 477
CMP %RAX, #MAX_DIVIDER
Registers: {'RAX': 20, 'RBX': 1, 'RDX': 19, 'RSX': 0, 'RIP': 5, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 721, inst: 478
JG .find_number
Registers: {'RAX': 20, 'RBX': 1, 'RDX': 19, 'RSX': 0, 'RIP': 15, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 722, inst: 479
XOR %RAX, %RAX
Registers: {'RAX': 0, 'RBX': 1, 'RDX': 19, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 725, inst: 480
XOR %RAX, %RAX
Registers: {'RAX': 0, 'RBX': 1, 'RDX': 19, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 725, inst: 480
XOR %RAX, %RAX
Registers: {'RAX': 0, 'RBX': 1, 'RDX': 19, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 725, inst: 480
ADD %RAX, #STEP
Registers: {'RAX': 9699690, 'RBX': 1, 'RDX': 19, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 728, inst: 481
ADD %RAX, #STEP
Registers: {'RAX': 9699690, 'RBX': 1, 'RDX': 19, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 728, inst: 481
ADD %RAX, #STEP
Registers: {'RAX': 9699690, 'RBX': 1, 'RDX': 19, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 728, inst: 481
XOR %RDX, %RDX
Registers: {'RAX': 9699690, 'RBX': 1, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 731, inst: 482
XOR %RDX, %RDX
Registers: {'RAX': 9699690, 'RBX': 1, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 731, inst: 482
XOR %RDX, %RDX
Registers: {'RAX': 9699690, 'RBX': 1, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 731, inst: 482
INC %RDX
Registers: {'RAX': 9699690, 'RBX': 1, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 733, inst: 483
INC %RDX
Registers: {'RAX': 9699690, 'RBX': 1, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 733, inst: 483
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 9699690, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 736, inst: 484
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 9699690, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 736, inst: 484
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 9699690, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 736, inst: 484
JNE .next_number
Registers: {'RAX': 9699690, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 737, inst: 485
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 9699690, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 738, inst: 486
JE .exit
Registers: {'RAX': 9699690, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 739, inst: 487
JMP .next_divider
Registers: {'RAX': 9699690, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 740, inst: 488
INC %RDX
Registers: {'RAX': 9699690, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 742, inst: 489
INC %RDX
Registers: {'RAX': 9699690, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 742, inst: 489
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 9699690, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 745, inst: 490
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 9699690, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 745, inst: 490
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 9699690, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 745, inst: 490
JNE .next_number
Registers: {'RAX': 9699690, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 746, inst: 491
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 9699690, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 747, inst: 492
JE .exit
Registers: {'RAX': 9699690, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 748, inst: 493
JMP .next_divider
Registers: {'RAX': 9699690, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 749, inst: 494
INC %RDX
Registers: {'RAX': 9699690, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 751, inst: 495
INC %RDX
Registers: {'RAX': 9699690, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 751, inst: 495
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 9699690, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 754, inst: 496
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 9699690, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 754, inst: 496
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 9699690, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 754, inst: 496
JNE .next_number
Registers: {'RAX': 9699690, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 755, inst: 497
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 9699690, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 756, inst: 498
JE .exit
Registers: {'RAX': 9699690, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 757, inst: 499
JMP .next_divider
Registers: {'RAX': 9699690, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 758, inst: 500
INC %RDX
Registers: {'RAX': 9699690, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 760, inst: 501
INC %RDX
Registers: {'RAX': 9699690, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 760, inst: 501
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 9699690, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 763, inst: 502
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 9699690, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 763, inst: 502
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 9699690, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 763, inst: 502
JNE .next_number
Registers: {'RAX': 9699690, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 764, inst: 503
ADD %RAX, #STEP
Registers: {'RAX': 19399380, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 767, inst: 504
ADD %RAX, #STEP
Registers: {'RAX': 19399380, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 767, inst: 504
ADD %RAX, #STEP
Registers: {'RAX': 19399380, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 767, inst: 504
XOR %RDX, %RDX
Registers: {'RAX': 19399380, 'RBX': 2, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 770, inst: 505
XOR %RDX, %RDX
Registers: {'RAX': 19399380, 'RBX': 2, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 770, inst: 505
XOR %RDX, %RDX
Registers: {'RAX': 19399380, 'RBX': 2, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 770, inst: 505
INC %RDX
Registers: {'RAX': 19399380, 'RBX': 2, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 772, inst: 506
INC %RDX
Registers: {'RAX': 19399380, 'RBX': 2, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 772, inst: 506
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 19399380, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 775, inst: 507
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 19399380, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 775, inst: 507
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 19399380, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 775, inst: 507
JNE .next_number
Registers: {'RAX': 19399380, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 776, inst: 508
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 19399380, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 777, inst: 509
JE .exit
Registers: {'RAX': 19399380, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 778, inst: 510
JMP .next_divider
Registers: {'RAX': 19399380, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 779, inst: 511
INC %RDX
Registers: {'RAX': 19399380, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 781, inst: 512
INC %RDX
Registers: {'RAX': 19399380, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 781, inst: 512
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 19399380, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 784, inst: 513
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 19399380, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 784, inst: 513
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 19399380, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 784, inst: 513
JNE .next_number
Registers: {'RAX': 19399380, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 785, inst: 514
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 19399380, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 786, inst: 515
JE .exit
Registers: {'RAX': 19399380, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 787, inst: 516
JMP .next_divider
Registers: {'RAX': 19399380, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 788, inst: 517
INC %RDX
Registers: {'RAX': 19399380, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 790, inst: 518
INC %RDX
Registers: {'RAX': 19399380, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 790, inst: 518
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 19399380, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 793, inst: 519
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 19399380, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 793, inst: 519
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 19399380, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 793, inst: 519
JNE .next_number
Registers: {'RAX': 19399380, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 794, inst: 520
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 19399380, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 795, inst: 521
JE .exit
Registers: {'RAX': 19399380, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 796, inst: 522
JMP .next_divider
Registers: {'RAX': 19399380, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 797, inst: 523
INC %RDX
Registers: {'RAX': 19399380, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 799, inst: 524
INC %RDX
Registers: {'RAX': 19399380, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 799, inst: 524
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 19399380, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 802, inst: 525
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 19399380, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 802, inst: 525
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 19399380, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 802, inst: 525
JNE .next_number
Registers: {'RAX': 19399380, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 803, inst: 526
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 19399380, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 804, inst: 527
JE .exit
Registers: {'RAX': 19399380, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 805, inst: 528
JMP .next_divider
Registers: {'RAX': 19399380, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 806, inst: 529
INC %RDX
Registers: {'RAX': 19399380, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 808, inst: 530
INC %RDX
Registers: {'RAX': 19399380, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 808, inst: 530
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 19399380, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 811, inst: 531
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 19399380, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 811, inst: 531
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 19399380, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 811, inst: 531
JNE .next_number
Registers: {'RAX': 19399380, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 812, inst: 532
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 19399380, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 813, inst: 533
JE .exit
Registers: {'RAX': 19399380, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 814, inst: 534
JMP .next_divider
Registers: {'RAX': 19399380, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 815, inst: 535
INC %RDX
Registers: {'RAX': 19399380, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 817, inst: 536
INC %RDX
Registers: {'RAX': 19399380, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 817, inst: 536
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 19399380, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 820, inst: 537
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 19399380, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 820, inst: 537
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 19399380, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 820, inst: 537
JNE .next_number
Registers: {'RAX': 19399380, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 821, inst: 538
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 19399380, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 822, inst: 539
JE .exit
Registers: {'RAX': 19399380, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 823, inst: 540
JMP .next_divider
Registers: {'RAX': 19399380, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 824, inst: 541
INC %RDX
Registers: {'RAX': 19399380, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 826, inst: 542
INC %RDX
Registers: {'RAX': 19399380, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 826, inst: 542
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 19399380, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 829, inst: 543
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 19399380, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 829, inst: 543
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 19399380, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 829, inst: 543
JNE .next_number
Registers: {'RAX': 19399380, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 830, inst: 544
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 19399380, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 831, inst: 545
JE .exit
Registers: {'RAX': 19399380, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 832, inst: 546
JMP .next_divider
Registers: {'RAX': 19399380, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 833, inst: 547
INC %RDX
Registers: {'RAX': 19399380, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 835, inst: 548
INC %RDX
Registers: {'RAX': 19399380, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 835, inst: 548
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 19399380, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 838, inst: 549
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 19399380, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 838, inst: 549
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 19399380, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 838, inst: 549
JNE .next_number
Registers: {'RAX': 19399380, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 839, inst: 550
ADD %RAX, #STEP
Registers: {'RAX': 29099070, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 842, inst: 551
ADD %RAX, #STEP
Registers: {'RAX': 29099070, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 842, inst: 551
ADD %RAX, #STEP
Registers: {'RAX': 29099070, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 842, inst: 551
XOR %RDX, %RDX
Registers: {'RAX': 29099070, 'RBX': 4, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 845, inst: 552
XOR %RDX, %RDX
Registers: {'RAX': 29099070, 'RBX': 4, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 845, inst: 552
XOR %RDX, %RDX
Registers: {'RAX': 29099070, 'RBX': 4, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 845, inst: 552
INC %RDX
Registers: {'RAX': 29099070, 'RBX': 4, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 847, inst: 553
INC %RDX
Registers: {'RAX': 29099070, 'RBX': 4, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 847, inst: 553
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 29099070, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 850, inst: 554
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 29099070, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 850, inst: 554
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 29099070, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 850, inst: 554
JNE .next_number
Registers: {'RAX': 29099070, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 851, inst: 555
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 29099070, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 852, inst: 556
JE .exit
Registers: {'RAX': 29099070, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 853, inst: 557
JMP .next_divider
Registers: {'RAX': 29099070, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 854, inst: 558
INC %RDX
Registers: {'RAX': 29099070, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 856, inst: 559
INC %RDX
Registers: {'RAX': 29099070, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 856, inst: 559
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 29099070, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 859, inst: 560
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 29099070, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 859, inst: 560
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 29099070, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 859, inst: 560
JNE .next_number
Registers: {'RAX': 29099070, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 860, inst: 561
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 29099070, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 861, inst: 562
JE .exit
Registers: {'RAX': 29099070, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 862, inst: 563
JMP .next_divider
Registers: {'RAX': 29099070, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 863, inst: 564
INC %RDX
Registers: {'RAX': 29099070, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 865, inst: 565
INC %RDX
Registers: {'RAX': 29099070, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 865, inst: 565
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 29099070, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 868, inst: 566
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 29099070, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 868, inst: 566
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 29099070, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 868, inst: 566
JNE .next_number
Registers: {'RAX': 29099070, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 869, inst: 567
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 29099070, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 870, inst: 568
JE .exit
Registers: {'RAX': 29099070, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 871, inst: 569
JMP .next_divider
Registers: {'RAX': 29099070, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 872, inst: 570
INC %RDX
Registers: {'RAX': 29099070, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 874, inst: 571
INC %RDX
Registers: {'RAX': 29099070, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 874, inst: 571
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 29099070, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 877, inst: 572
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 29099070, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 877, inst: 572
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 29099070, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 877, inst: 572
JNE .next_number
Registers: {'RAX': 29099070, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 878, inst: 573
ADD %RAX, #STEP
Registers: {'RAX': 38798760, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 881, inst: 574
ADD %RAX, #STEP
Registers: {'RAX': 38798760, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 881, inst: 574
ADD %RAX, #STEP
Registers: {'RAX': 38798760, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 881, inst: 574
XOR %RDX, %RDX
Registers: {'RAX': 38798760, 'RBX': 2, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 884, inst: 575
XOR %RDX, %RDX
Registers: {'RAX': 38798760, 'RBX': 2, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 884, inst: 575
XOR %RDX, %RDX
Registers: {'RAX': 38798760, 'RBX': 2, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 884, inst: 575
INC %RDX
Registers: {'RAX': 38798760, 'RBX': 2, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 886, inst: 576
INC %RDX
Registers: {'RAX': 38798760, 'RBX': 2, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 886, inst: 576
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 38798760, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 889, inst: 577
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 38798760, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 889, inst: 577
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 38798760, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 889, inst: 577
JNE .next_number
Registers: {'RAX': 38798760, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 890, inst: 578
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 38798760, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 891, inst: 579
JE .exit
Registers: {'RAX': 38798760, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 892, inst: 580
JMP .next_divider
Registers: {'RAX': 38798760, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 893, inst: 581
INC %RDX
Registers: {'RAX': 38798760, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 895, inst: 582
INC %RDX
Registers: {'RAX': 38798760, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 895, inst: 582
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 38798760, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 898, inst: 583
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 38798760, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 898, inst: 583
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 38798760, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 898, inst: 583
JNE .next_number
Registers: {'RAX': 38798760, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 899, inst: 584
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 38798760, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 900, inst: 585
JE .exit
Registers: {'RAX': 38798760, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 901, inst: 586
JMP .next_divider
Registers: {'RAX': 38798760, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 902, inst: 587
INC %RDX
Registers: {'RAX': 38798760, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 904, inst: 588
INC %RDX
Registers: {'RAX': 38798760, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 904, inst: 588
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 38798760, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 907, inst: 589
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 38798760, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 907, inst: 589
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 38798760, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 907, inst: 589
JNE .next_number
Registers: {'RAX': 38798760, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 908, inst: 590
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 38798760, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 909, inst: 591
JE .exit
Registers: {'RAX': 38798760, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 910, inst: 592
JMP .next_divider
Registers: {'RAX': 38798760, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 911, inst: 593
INC %RDX
Registers: {'RAX': 38798760, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 913, inst: 594
INC %RDX
Registers: {'RAX': 38798760, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 913, inst: 594
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 38798760, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 916, inst: 595
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 38798760, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 916, inst: 595
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 38798760, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 916, inst: 595
JNE .next_number
Registers: {'RAX': 38798760, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 917, inst: 596
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 38798760, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 918, inst: 597
JE .exit
Registers: {'RAX': 38798760, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 919, inst: 598
JMP .next_divider
Registers: {'RAX': 38798760, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 920, inst: 599
INC %RDX
Registers: {'RAX': 38798760, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 922, inst: 600
INC %RDX
Registers: {'RAX': 38798760, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 922, inst: 600
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 38798760, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 925, inst: 601
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 38798760, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 925, inst: 601
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 38798760, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 925, inst: 601
JNE .next_number
Registers: {'RAX': 38798760, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 926, inst: 602
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 38798760, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 927, inst: 603
JE .exit
Registers: {'RAX': 38798760, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 928, inst: 604
JMP .next_divider
Registers: {'RAX': 38798760, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 929, inst: 605
INC %RDX
Registers: {'RAX': 38798760, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 931, inst: 606
INC %RDX
Registers: {'RAX': 38798760, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 931, inst: 606
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 38798760, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 934, inst: 607
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 38798760, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 934, inst: 607
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 38798760, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 934, inst: 607
JNE .next_number
Registers: {'RAX': 38798760, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 935, inst: 608
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 38798760, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 936, inst: 609
JE .exit
Registers: {'RAX': 38798760, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 937, inst: 610
JMP .next_divider
Registers: {'RAX': 38798760, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 938, inst: 611
INC %RDX
Registers: {'RAX': 38798760, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 940, inst: 612
INC %RDX
Registers: {'RAX': 38798760, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 940, inst: 612
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 38798760, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 943, inst: 613
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 38798760, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 943, inst: 613
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 38798760, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 943, inst: 613
JNE .next_number
Registers: {'RAX': 38798760, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 944, inst: 614
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 38798760, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 945, inst: 615
JE .exit
Registers: {'RAX': 38798760, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 946, inst: 616
JMP .next_divider
Registers: {'RAX': 38798760, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 947, inst: 617
INC %RDX
Registers: {'RAX': 38798760, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 949, inst: 618
INC %RDX
Registers: {'RAX': 38798760, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 949, inst: 618
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 38798760, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 952, inst: 619
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 38798760, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 952, inst: 619
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 38798760, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 952, inst: 619
JNE .next_number
Registers: {'RAX': 38798760, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 953, inst: 620
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 38798760, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 954, inst: 621
JE .exit
Registers: {'RAX': 38798760, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 955, inst: 622
JMP .next_divider
Registers: {'RAX': 38798760, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 956, inst: 623
INC %RDX
Registers: {'RAX': 38798760, 'RBX': 0, 'RDX': 9, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 958, inst: 624
INC %RDX
Registers: {'RAX': 38798760, 'RBX': 0, 'RDX': 9, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 958, inst: 624
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 38798760, 'RBX': 3, 'RDX': 9, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 961, inst: 625
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 38798760, 'RBX': 3, 'RDX': 9, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 961, inst: 625
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 38798760, 'RBX': 3, 'RDX': 9, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 961, inst: 625
JNE .next_number
Registers: {'RAX': 38798760, 'RBX': 3, 'RDX': 9, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 962, inst: 626
ADD %RAX, #STEP
Registers: {'RAX': 48498450, 'RBX': 3, 'RDX': 9, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 965, inst: 627
ADD %RAX, #STEP
Registers: {'RAX': 48498450, 'RBX': 3, 'RDX': 9, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 965, inst: 627
ADD %RAX, #STEP
Registers: {'RAX': 48498450, 'RBX': 3, 'RDX': 9, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 965, inst: 627
XOR %RDX, %RDX
Registers: {'RAX': 48498450, 'RBX': 3, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 968, inst: 628
XOR %RDX, %RDX
Registers: {'RAX': 48498450, 'RBX': 3, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 968, inst: 628
XOR %RDX, %RDX
Registers: {'RAX': 48498450, 'RBX': 3, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 968, inst: 628
INC %RDX
Registers: {'RAX': 48498450, 'RBX': 3, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 970, inst: 629
INC %RDX
Registers: {'RAX': 48498450, 'RBX': 3, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 970, inst: 629
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 48498450, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 973, inst: 630
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 48498450, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 973, inst: 630
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 48498450, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 973, inst: 630
JNE .next_number
Registers: {'RAX': 48498450, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 974, inst: 631
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 48498450, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 975, inst: 632
JE .exit
Registers: {'RAX': 48498450, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 976, inst: 633
JMP .next_divider
Registers: {'RAX': 48498450, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 977, inst: 634
INC %RDX
Registers: {'RAX': 48498450, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 979, inst: 635
INC %RDX
Registers: {'RAX': 48498450, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 979, inst: 635
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 48498450, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 982, inst: 636
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 48498450, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 982, inst: 636
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 48498450, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 982, inst: 636
JNE .next_number
Registers: {'RAX': 48498450, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 983, inst: 637
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 48498450, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 984, inst: 638
JE .exit
Registers: {'RAX': 48498450, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 985, inst: 639
JMP .next_divider
Registers: {'RAX': 48498450, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 986, inst: 640
INC %RDX
Registers: {'RAX': 48498450, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 988, inst: 641
INC %RDX
Registers: {'RAX': 48498450, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 988, inst: 641
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 48498450, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 991, inst: 642
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 48498450, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 991, inst: 642
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 48498450, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 991, inst: 642
JNE .next_number
Registers: {'RAX': 48498450, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 992, inst: 643
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 48498450, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 993, inst: 644
JE .exit
Registers: {'RAX': 48498450, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 994, inst: 645
JMP .next_divider
Registers: {'RAX': 48498450, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 995, inst: 646
INC %RDX
Registers: {'RAX': 48498450, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 997, inst: 647
INC %RDX
Registers: {'RAX': 48498450, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 997, inst: 647
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 48498450, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1000, inst: 648
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 48498450, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1000, inst: 648
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 48498450, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1000, inst: 648
JNE .next_number
Registers: {'RAX': 48498450, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1001, inst: 649
ADD %RAX, #STEP
Registers: {'RAX': 58198140, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1004, inst: 650
ADD %RAX, #STEP
Registers: {'RAX': 58198140, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1004, inst: 650
ADD %RAX, #STEP
Registers: {'RAX': 58198140, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1004, inst: 650
XOR %RDX, %RDX
Registers: {'RAX': 58198140, 'RBX': 2, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1007, inst: 651
XOR %RDX, %RDX
Registers: {'RAX': 58198140, 'RBX': 2, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1007, inst: 651
XOR %RDX, %RDX
Registers: {'RAX': 58198140, 'RBX': 2, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1007, inst: 651
INC %RDX
Registers: {'RAX': 58198140, 'RBX': 2, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1009, inst: 652
INC %RDX
Registers: {'RAX': 58198140, 'RBX': 2, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1009, inst: 652
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 58198140, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1012, inst: 653
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 58198140, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1012, inst: 653
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 58198140, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1012, inst: 653
JNE .next_number
Registers: {'RAX': 58198140, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1013, inst: 654
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 58198140, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1014, inst: 655
JE .exit
Registers: {'RAX': 58198140, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1015, inst: 656
JMP .next_divider
Registers: {'RAX': 58198140, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1016, inst: 657
INC %RDX
Registers: {'RAX': 58198140, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1018, inst: 658
INC %RDX
Registers: {'RAX': 58198140, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1018, inst: 658
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 58198140, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1021, inst: 659
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 58198140, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1021, inst: 659
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 58198140, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1021, inst: 659
JNE .next_number
Registers: {'RAX': 58198140, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1022, inst: 660
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 58198140, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1023, inst: 661
JE .exit
Registers: {'RAX': 58198140, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1024, inst: 662
JMP .next_divider
Registers: {'RAX': 58198140, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1025, inst: 663
INC %RDX
Registers: {'RAX': 58198140, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1027, inst: 664
INC %RDX
Registers: {'RAX': 58198140, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1027, inst: 664
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 58198140, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1030, inst: 665
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 58198140, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1030, inst: 665
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 58198140, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1030, inst: 665
JNE .next_number
Registers: {'RAX': 58198140, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1031, inst: 666
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 58198140, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1032, inst: 667
JE .exit
Registers: {'RAX': 58198140, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1033, inst: 668
JMP .next_divider
Registers: {'RAX': 58198140, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1034, inst: 669
INC %RDX
Registers: {'RAX': 58198140, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1036, inst: 670
INC %RDX
Registers: {'RAX': 58198140, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1036, inst: 670
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 58198140, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1039, inst: 671
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 58198140, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1039, inst: 671
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 58198140, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1039, inst: 671
JNE .next_number
Registers: {'RAX': 58198140, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1040, inst: 672
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 58198140, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1041, inst: 673
JE .exit
Registers: {'RAX': 58198140, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1042, inst: 674
JMP .next_divider
Registers: {'RAX': 58198140, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1043, inst: 675
INC %RDX
Registers: {'RAX': 58198140, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1045, inst: 676
INC %RDX
Registers: {'RAX': 58198140, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1045, inst: 676
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 58198140, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1048, inst: 677
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 58198140, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1048, inst: 677
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 58198140, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1048, inst: 677
JNE .next_number
Registers: {'RAX': 58198140, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1049, inst: 678
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 58198140, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1050, inst: 679
JE .exit
Registers: {'RAX': 58198140, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1051, inst: 680
JMP .next_divider
Registers: {'RAX': 58198140, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1052, inst: 681
INC %RDX
Registers: {'RAX': 58198140, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1054, inst: 682
INC %RDX
Registers: {'RAX': 58198140, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1054, inst: 682
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 58198140, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1057, inst: 683
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 58198140, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1057, inst: 683
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 58198140, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1057, inst: 683
JNE .next_number
Registers: {'RAX': 58198140, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1058, inst: 684
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 58198140, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1059, inst: 685
JE .exit
Registers: {'RAX': 58198140, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1060, inst: 686
JMP .next_divider
Registers: {'RAX': 58198140, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1061, inst: 687
INC %RDX
Registers: {'RAX': 58198140, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1063, inst: 688
INC %RDX
Registers: {'RAX': 58198140, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1063, inst: 688
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 58198140, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1066, inst: 689
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 58198140, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1066, inst: 689
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 58198140, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1066, inst: 689
JNE .next_number
Registers: {'RAX': 58198140, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1067, inst: 690
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 58198140, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1068, inst: 691
JE .exit
Registers: {'RAX': 58198140, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1069, inst: 692
JMP .next_divider
Registers: {'RAX': 58198140, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1070, inst: 693
INC %RDX
Registers: {'RAX': 58198140, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1072, inst: 694
INC %RDX
Registers: {'RAX': 58198140, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1072, inst: 694
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 58198140, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1075, inst: 695
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 58198140, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1075, inst: 695
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 58198140, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1075, inst: 695
JNE .next_number
Registers: {'RAX': 58198140, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1076, inst: 696
ADD %RAX, #STEP
Registers: {'RAX': 67897830, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1079, inst: 697
ADD %RAX, #STEP
Registers: {'RAX': 67897830, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1079, inst: 697
ADD %RAX, #STEP
Registers: {'RAX': 67897830, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1079, inst: 697
XOR %RDX, %RDX
Registers: {'RAX': 67897830, 'RBX': 4, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1082, inst: 698
XOR %RDX, %RDX
Registers: {'RAX': 67897830, 'RBX': 4, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1082, inst: 698
XOR %RDX, %RDX
Registers: {'RAX': 67897830, 'RBX': 4, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1082, inst: 698
INC %RDX
Registers: {'RAX': 67897830, 'RBX': 4, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1084, inst: 699
INC %RDX
Registers: {'RAX': 67897830, 'RBX': 4, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1084, inst: 699
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 67897830, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1087, inst: 700
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 67897830, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1087, inst: 700
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 67897830, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1087, inst: 700
JNE .next_number
Registers: {'RAX': 67897830, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1088, inst: 701
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 67897830, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1089, inst: 702
JE .exit
Registers: {'RAX': 67897830, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1090, inst: 703
JMP .next_divider
Registers: {'RAX': 67897830, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1091, inst: 704
INC %RDX
Registers: {'RAX': 67897830, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1093, inst: 705
INC %RDX
Registers: {'RAX': 67897830, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1093, inst: 705
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 67897830, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1096, inst: 706
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 67897830, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1096, inst: 706
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 67897830, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1096, inst: 706
JNE .next_number
Registers: {'RAX': 67897830, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1097, inst: 707
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 67897830, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1098, inst: 708
JE .exit
Registers: {'RAX': 67897830, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1099, inst: 709
JMP .next_divider
Registers: {'RAX': 67897830, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1100, inst: 710
INC %RDX
Registers: {'RAX': 67897830, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1102, inst: 711
INC %RDX
Registers: {'RAX': 67897830, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1102, inst: 711
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 67897830, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1105, inst: 712
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 67897830, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1105, inst: 712
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 67897830, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1105, inst: 712
JNE .next_number
Registers: {'RAX': 67897830, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1106, inst: 713
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 67897830, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1107, inst: 714
JE .exit
Registers: {'RAX': 67897830, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1108, inst: 715
JMP .next_divider
Registers: {'RAX': 67897830, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1109, inst: 716
INC %RDX
Registers: {'RAX': 67897830, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1111, inst: 717
INC %RDX
Registers: {'RAX': 67897830, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1111, inst: 717
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 67897830, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1114, inst: 718
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 67897830, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1114, inst: 718
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 67897830, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1114, inst: 718
JNE .next_number
Registers: {'RAX': 67897830, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1115, inst: 719
ADD %RAX, #STEP
Registers: {'RAX': 77597520, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1118, inst: 720
ADD %RAX, #STEP
Registers: {'RAX': 77597520, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1118, inst: 720
ADD %RAX, #STEP
Registers: {'RAX': 77597520, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1118, inst: 720
XOR %RDX, %RDX
Registers: {'RAX': 77597520, 'RBX': 2, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1121, inst: 721
XOR %RDX, %RDX
Registers: {'RAX': 77597520, 'RBX': 2, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1121, inst: 721
XOR %RDX, %RDX
Registers: {'RAX': 77597520, 'RBX': 2, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1121, inst: 721
INC %RDX
Registers: {'RAX': 77597520, 'RBX': 2, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1123, inst: 722
INC %RDX
Registers: {'RAX': 77597520, 'RBX': 2, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1123, inst: 722
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 77597520, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1126, inst: 723
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 77597520, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1126, inst: 723
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 77597520, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1126, inst: 723
JNE .next_number
Registers: {'RAX': 77597520, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1127, inst: 724
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 77597520, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1128, inst: 725
JE .exit
Registers: {'RAX': 77597520, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1129, inst: 726
JMP .next_divider
Registers: {'RAX': 77597520, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1130, inst: 727
INC %RDX
Registers: {'RAX': 77597520, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1132, inst: 728
INC %RDX
Registers: {'RAX': 77597520, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1132, inst: 728
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 77597520, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1135, inst: 729
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 77597520, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1135, inst: 729
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 77597520, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1135, inst: 729
JNE .next_number
Registers: {'RAX': 77597520, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1136, inst: 730
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 77597520, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1137, inst: 731
JE .exit
Registers: {'RAX': 77597520, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1138, inst: 732
JMP .next_divider
Registers: {'RAX': 77597520, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1139, inst: 733
INC %RDX
Registers: {'RAX': 77597520, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1141, inst: 734
INC %RDX
Registers: {'RAX': 77597520, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1141, inst: 734
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 77597520, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1144, inst: 735
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 77597520, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1144, inst: 735
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 77597520, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1144, inst: 735
JNE .next_number
Registers: {'RAX': 77597520, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1145, inst: 736
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 77597520, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1146, inst: 737
JE .exit
Registers: {'RAX': 77597520, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1147, inst: 738
JMP .next_divider
Registers: {'RAX': 77597520, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1148, inst: 739
INC %RDX
Registers: {'RAX': 77597520, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1150, inst: 740
INC %RDX
Registers: {'RAX': 77597520, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1150, inst: 740
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 77597520, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1153, inst: 741
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 77597520, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1153, inst: 741
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 77597520, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1153, inst: 741
JNE .next_number
Registers: {'RAX': 77597520, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1154, inst: 742
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 77597520, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1155, inst: 743
JE .exit
Registers: {'RAX': 77597520, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1156, inst: 744
JMP .next_divider
Registers: {'RAX': 77597520, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1157, inst: 745
INC %RDX
Registers: {'RAX': 77597520, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1159, inst: 746
INC %RDX
Registers: {'RAX': 77597520, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1159, inst: 746
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 77597520, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1162, inst: 747
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 77597520, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1162, inst: 747
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 77597520, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1162, inst: 747
JNE .next_number
Registers: {'RAX': 77597520, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1163, inst: 748
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 77597520, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1164, inst: 749
JE .exit
Registers: {'RAX': 77597520, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1165, inst: 750
JMP .next_divider
Registers: {'RAX': 77597520, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1166, inst: 751
INC %RDX
Registers: {'RAX': 77597520, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1168, inst: 752
INC %RDX
Registers: {'RAX': 77597520, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1168, inst: 752
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 77597520, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1171, inst: 753
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 77597520, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1171, inst: 753
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 77597520, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1171, inst: 753
JNE .next_number
Registers: {'RAX': 77597520, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1172, inst: 754
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 77597520, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1173, inst: 755
JE .exit
Registers: {'RAX': 77597520, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1174, inst: 756
JMP .next_divider
Registers: {'RAX': 77597520, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1175, inst: 757
INC %RDX
Registers: {'RAX': 77597520, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1177, inst: 758
INC %RDX
Registers: {'RAX': 77597520, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1177, inst: 758
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 77597520, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1180, inst: 759
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 77597520, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1180, inst: 759
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 77597520, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1180, inst: 759
JNE .next_number
Registers: {'RAX': 77597520, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1181, inst: 760
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 77597520, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1182, inst: 761
JE .exit
Registers: {'RAX': 77597520, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1183, inst: 762
JMP .next_divider
Registers: {'RAX': 77597520, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1184, inst: 763
INC %RDX
Registers: {'RAX': 77597520, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1186, inst: 764
INC %RDX
Registers: {'RAX': 77597520, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1186, inst: 764
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 77597520, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1189, inst: 765
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 77597520, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1189, inst: 765
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 77597520, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1189, inst: 765
JNE .next_number
Registers: {'RAX': 77597520, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1190, inst: 766
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 77597520, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1191, inst: 767
JE .exit
Registers: {'RAX': 77597520, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1192, inst: 768
JMP .next_divider
Registers: {'RAX': 77597520, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1193, inst: 769
INC %RDX
Registers: {'RAX': 77597520, 'RBX': 0, 'RDX': 9, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1195, inst: 770
INC %RDX
Registers: {'RAX': 77597520, 'RBX': 0, 'RDX': 9, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1195, inst: 770
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 77597520, 'RBX': 6, 'RDX': 9, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1198, inst: 771
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 77597520, 'RBX': 6, 'RDX': 9, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1198, inst: 771
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 77597520, 'RBX': 6, 'RDX': 9, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1198, inst: 771
JNE .next_number
Registers: {'RAX': 77597520, 'RBX': 6, 'RDX': 9, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1199, inst: 772
ADD %RAX, #STEP
Registers: {'RAX': 87297210, 'RBX': 6, 'RDX': 9, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1202, inst: 773
ADD %RAX, #STEP
Registers: {'RAX': 87297210, 'RBX': 6, 'RDX': 9, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1202, inst: 773
ADD %RAX, #STEP
Registers: {'RAX': 87297210, 'RBX': 6, 'RDX': 9, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1202, inst: 773
XOR %RDX, %RDX
Registers: {'RAX': 87297210, 'RBX': 6, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1205, inst: 774
XOR %RDX, %RDX
Registers: {'RAX': 87297210, 'RBX': 6, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1205, inst: 774
XOR %RDX, %RDX
Registers: {'RAX': 87297210, 'RBX': 6, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1205, inst: 774
INC %RDX
Registers: {'RAX': 87297210, 'RBX': 6, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1207, inst: 775
INC %RDX
Registers: {'RAX': 87297210, 'RBX': 6, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1207, inst: 775
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 87297210, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1210, inst: 776
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 87297210, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1210, inst: 776
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 87297210, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1210, inst: 776
JNE .next_number
Registers: {'RAX': 87297210, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1211, inst: 777
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 87297210, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1212, inst: 778
JE .exit
Registers: {'RAX': 87297210, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1213, inst: 779
JMP .next_divider
Registers: {'RAX': 87297210, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1214, inst: 780
INC %RDX
Registers: {'RAX': 87297210, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1216, inst: 781
INC %RDX
Registers: {'RAX': 87297210, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1216, inst: 781
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 87297210, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1219, inst: 782
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 87297210, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1219, inst: 782
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 87297210, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1219, inst: 782
JNE .next_number
Registers: {'RAX': 87297210, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1220, inst: 783
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 87297210, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1221, inst: 784
JE .exit
Registers: {'RAX': 87297210, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1222, inst: 785
JMP .next_divider
Registers: {'RAX': 87297210, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1223, inst: 786
INC %RDX
Registers: {'RAX': 87297210, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1225, inst: 787
INC %RDX
Registers: {'RAX': 87297210, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1225, inst: 787
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 87297210, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1228, inst: 788
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 87297210, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1228, inst: 788
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 87297210, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1228, inst: 788
JNE .next_number
Registers: {'RAX': 87297210, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1229, inst: 789
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 87297210, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1230, inst: 790
JE .exit
Registers: {'RAX': 87297210, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1231, inst: 791
JMP .next_divider
Registers: {'RAX': 87297210, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1232, inst: 792
INC %RDX
Registers: {'RAX': 87297210, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1234, inst: 793
INC %RDX
Registers: {'RAX': 87297210, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1234, inst: 793
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 87297210, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1237, inst: 794
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 87297210, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1237, inst: 794
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 87297210, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1237, inst: 794
JNE .next_number
Registers: {'RAX': 87297210, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1238, inst: 795
ADD %RAX, #STEP
Registers: {'RAX': 96996900, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1241, inst: 796
ADD %RAX, #STEP
Registers: {'RAX': 96996900, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1241, inst: 796
ADD %RAX, #STEP
Registers: {'RAX': 96996900, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1241, inst: 796
XOR %RDX, %RDX
Registers: {'RAX': 96996900, 'RBX': 2, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1244, inst: 797
XOR %RDX, %RDX
Registers: {'RAX': 96996900, 'RBX': 2, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1244, inst: 797
XOR %RDX, %RDX
Registers: {'RAX': 96996900, 'RBX': 2, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1244, inst: 797
INC %RDX
Registers: {'RAX': 96996900, 'RBX': 2, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1246, inst: 798
INC %RDX
Registers: {'RAX': 96996900, 'RBX': 2, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1246, inst: 798
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 96996900, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1249, inst: 799
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 96996900, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1249, inst: 799
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 96996900, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1249, inst: 799
JNE .next_number
Registers: {'RAX': 96996900, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1250, inst: 800
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 96996900, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1251, inst: 801
JE .exit
Registers: {'RAX': 96996900, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1252, inst: 802
JMP .next_divider
Registers: {'RAX': 96996900, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1253, inst: 803
INC %RDX
Registers: {'RAX': 96996900, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1255, inst: 804
INC %RDX
Registers: {'RAX': 96996900, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1255, inst: 804
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 96996900, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1258, inst: 805
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 96996900, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1258, inst: 805
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 96996900, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1258, inst: 805
JNE .next_number
Registers: {'RAX': 96996900, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1259, inst: 806
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 96996900, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1260, inst: 807
JE .exit
Registers: {'RAX': 96996900, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1261, inst: 808
JMP .next_divider
Registers: {'RAX': 96996900, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1262, inst: 809
INC %RDX
Registers: {'RAX': 96996900, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1264, inst: 810
INC %RDX
Registers: {'RAX': 96996900, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1264, inst: 810
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 96996900, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1267, inst: 811
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 96996900, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1267, inst: 811
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 96996900, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1267, inst: 811
JNE .next_number
Registers: {'RAX': 96996900, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1268, inst: 812
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 96996900, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1269, inst: 813
JE .exit
Registers: {'RAX': 96996900, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1270, inst: 814
JMP .next_divider
Registers: {'RAX': 96996900, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1271, inst: 815
INC %RDX
Registers: {'RAX': 96996900, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1273, inst: 816
INC %RDX
Registers: {'RAX': 96996900, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1273, inst: 816
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 96996900, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1276, inst: 817
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 96996900, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1276, inst: 817
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 96996900, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1276, inst: 817
JNE .next_number
Registers: {'RAX': 96996900, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1277, inst: 818
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 96996900, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1278, inst: 819
JE .exit
Registers: {'RAX': 96996900, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1279, inst: 820
JMP .next_divider
Registers: {'RAX': 96996900, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1280, inst: 821
INC %RDX
Registers: {'RAX': 96996900, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1282, inst: 822
INC %RDX
Registers: {'RAX': 96996900, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1282, inst: 822
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 96996900, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1285, inst: 823
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 96996900, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1285, inst: 823
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 96996900, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1285, inst: 823
JNE .next_number
Registers: {'RAX': 96996900, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1286, inst: 824
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 96996900, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1287, inst: 825
JE .exit
Registers: {'RAX': 96996900, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1288, inst: 826
JMP .next_divider
Registers: {'RAX': 96996900, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1289, inst: 827
INC %RDX
Registers: {'RAX': 96996900, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1291, inst: 828
INC %RDX
Registers: {'RAX': 96996900, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1291, inst: 828
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 96996900, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1294, inst: 829
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 96996900, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1294, inst: 829
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 96996900, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1294, inst: 829
JNE .next_number
Registers: {'RAX': 96996900, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1295, inst: 830
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 96996900, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1296, inst: 831
JE .exit
Registers: {'RAX': 96996900, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1297, inst: 832
JMP .next_divider
Registers: {'RAX': 96996900, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1298, inst: 833
INC %RDX
Registers: {'RAX': 96996900, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1300, inst: 834
INC %RDX
Registers: {'RAX': 96996900, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1300, inst: 834
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 96996900, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1303, inst: 835
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 96996900, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1303, inst: 835
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 96996900, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1303, inst: 835
JNE .next_number
Registers: {'RAX': 96996900, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1304, inst: 836
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 96996900, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1305, inst: 837
JE .exit
Registers: {'RAX': 96996900, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1306, inst: 838
JMP .next_divider
Registers: {'RAX': 96996900, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1307, inst: 839
INC %RDX
Registers: {'RAX': 96996900, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1309, inst: 840
INC %RDX
Registers: {'RAX': 96996900, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1309, inst: 840
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 96996900, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1312, inst: 841
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 96996900, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1312, inst: 841
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 96996900, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1312, inst: 841
JNE .next_number
Registers: {'RAX': 96996900, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1313, inst: 842
ADD %RAX, #STEP
Registers: {'RAX': 106696590, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1316, inst: 843
ADD %RAX, #STEP
Registers: {'RAX': 106696590, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1316, inst: 843
ADD %RAX, #STEP
Registers: {'RAX': 106696590, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1316, inst: 843
XOR %RDX, %RDX
Registers: {'RAX': 106696590, 'RBX': 4, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1319, inst: 844
XOR %RDX, %RDX
Registers: {'RAX': 106696590, 'RBX': 4, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1319, inst: 844
XOR %RDX, %RDX
Registers: {'RAX': 106696590, 'RBX': 4, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1319, inst: 844
INC %RDX
Registers: {'RAX': 106696590, 'RBX': 4, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1321, inst: 845
INC %RDX
Registers: {'RAX': 106696590, 'RBX': 4, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1321, inst: 845
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 106696590, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1324, inst: 846
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 106696590, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1324, inst: 846
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 106696590, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1324, inst: 846
JNE .next_number
Registers: {'RAX': 106696590, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1325, inst: 847
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 106696590, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1326, inst: 848
JE .exit
Registers: {'RAX': 106696590, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1327, inst: 849
JMP .next_divider
Registers: {'RAX': 106696590, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1328, inst: 850
INC %RDX
Registers: {'RAX': 106696590, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1330, inst: 851
INC %RDX
Registers: {'RAX': 106696590, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1330, inst: 851
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 106696590, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1333, inst: 852
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 106696590, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1333, inst: 852
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 106696590, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1333, inst: 852
JNE .next_number
Registers: {'RAX': 106696590, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1334, inst: 853
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 106696590, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1335, inst: 854
JE .exit
Registers: {'RAX': 106696590, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1336, inst: 855
JMP .next_divider
Registers: {'RAX': 106696590, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1337, inst: 856
INC %RDX
Registers: {'RAX': 106696590, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1339, inst: 857
INC %RDX
Registers: {'RAX': 106696590, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1339, inst: 857
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 106696590, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1342, inst: 858
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 106696590, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1342, inst: 858
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 106696590, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1342, inst: 858
JNE .next_number
Registers: {'RAX': 106696590, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1343, inst: 859
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 106696590, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1344, inst: 860
JE .exit
Registers: {'RAX': 106696590, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1345, inst: 861
JMP .next_divider
Registers: {'RAX': 106696590, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1346, inst: 862
INC %RDX
Registers: {'RAX': 106696590, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1348, inst: 863
INC %RDX
Registers: {'RAX': 106696590, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1348, inst: 863
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 106696590, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1351, inst: 864
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 106696590, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1351, inst: 864
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 106696590, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1351, inst: 864
JNE .next_number
Registers: {'RAX': 106696590, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1352, inst: 865
ADD %RAX, #STEP
Registers: {'RAX': 116396280, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1355, inst: 866
ADD %RAX, #STEP
Registers: {'RAX': 116396280, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1355, inst: 866
ADD %RAX, #STEP
Registers: {'RAX': 116396280, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1355, inst: 866
XOR %RDX, %RDX
Registers: {'RAX': 116396280, 'RBX': 2, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1358, inst: 867
XOR %RDX, %RDX
Registers: {'RAX': 116396280, 'RBX': 2, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1358, inst: 867
XOR %RDX, %RDX
Registers: {'RAX': 116396280, 'RBX': 2, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1358, inst: 867
INC %RDX
Registers: {'RAX': 116396280, 'RBX': 2, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1360, inst: 868
INC %RDX
Registers: {'RAX': 116396280, 'RBX': 2, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1360, inst: 868
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1363, inst: 869
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1363, inst: 869
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1363, inst: 869
JNE .next_number
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1364, inst: 870
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1365, inst: 871
JE .exit
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1366, inst: 872
JMP .next_divider
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1367, inst: 873
INC %RDX
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1369, inst: 874
INC %RDX
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1369, inst: 874
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1372, inst: 875
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1372, inst: 875
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1372, inst: 875
JNE .next_number
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1373, inst: 876
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1374, inst: 877
JE .exit
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1375, inst: 878
JMP .next_divider
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1376, inst: 879
INC %RDX
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1378, inst: 880
INC %RDX
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1378, inst: 880
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1381, inst: 881
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1381, inst: 881
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1381, inst: 881
JNE .next_number
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1382, inst: 882
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1383, inst: 883
JE .exit
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1384, inst: 884
JMP .next_divider
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1385, inst: 885
INC %RDX
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1387, inst: 886
INC %RDX
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1387, inst: 886
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1390, inst: 887
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1390, inst: 887
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1390, inst: 887
JNE .next_number
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1391, inst: 888
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1392, inst: 889
JE .exit
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1393, inst: 890
JMP .next_divider
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1394, inst: 891
INC %RDX
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1396, inst: 892
INC %RDX
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1396, inst: 892
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1399, inst: 893
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1399, inst: 893
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1399, inst: 893
JNE .next_number
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1400, inst: 894
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1401, inst: 895
JE .exit
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1402, inst: 896
JMP .next_divider
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1403, inst: 897
INC %RDX
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1405, inst: 898
INC %RDX
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1405, inst: 898
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1408, inst: 899
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1408, inst: 899
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1408, inst: 899
JNE .next_number
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1409, inst: 900
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1410, inst: 901
JE .exit
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1411, inst: 902
JMP .next_divider
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1412, inst: 903
INC %RDX
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1414, inst: 904
INC %RDX
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1414, inst: 904
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1417, inst: 905
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1417, inst: 905
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1417, inst: 905
JNE .next_number
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1418, inst: 906
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1419, inst: 907
JE .exit
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1420, inst: 908
JMP .next_divider
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1421, inst: 909
INC %RDX
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1423, inst: 910
INC %RDX
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1423, inst: 910
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1426, inst: 911
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1426, inst: 911
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1426, inst: 911
JNE .next_number
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1427, inst: 912
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1428, inst: 913
JE .exit
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1429, inst: 914
JMP .next_divider
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1430, inst: 915
INC %RDX
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 9, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1432, inst: 916
INC %RDX
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 9, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1432, inst: 916
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 9, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1435, inst: 917
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 9, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1435, inst: 917
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 9, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1435, inst: 917
JNE .next_number
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 9, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1436, inst: 918
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 9, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1437, inst: 919
JE .exit
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 9, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1438, inst: 920
JMP .next_divider
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 9, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1439, inst: 921
INC %RDX
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 10, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1441, inst: 922
INC %RDX
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 10, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1441, inst: 922
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 10, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1444, inst: 923
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 10, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1444, inst: 923
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 10, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1444, inst: 923
JNE .next_number
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 10, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1445, inst: 924
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 10, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1446, inst: 925
JE .exit
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 10, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1447, inst: 926
JMP .next_divider
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 10, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1448, inst: 927
INC %RDX
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 11, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1450, inst: 928
INC %RDX
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 11, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1450, inst: 928
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 11, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1453, inst: 929
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 11, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1453, inst: 929
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 11, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1453, inst: 929
JNE .next_number
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 11, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1454, inst: 930
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 11, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1455, inst: 931
JE .exit
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 11, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1456, inst: 932
JMP .next_divider
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 11, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1457, inst: 933
INC %RDX
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 12, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1459, inst: 934
INC %RDX
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 12, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1459, inst: 934
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 12, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1462, inst: 935
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 12, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1462, inst: 935
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 12, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1462, inst: 935
JNE .next_number
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 12, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1463, inst: 936
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 12, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1464, inst: 937
JE .exit
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 12, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1465, inst: 938
JMP .next_divider
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 12, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1466, inst: 939
INC %RDX
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 13, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1468, inst: 940
INC %RDX
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 13, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1468, inst: 940
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 13, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1471, inst: 941
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 13, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1471, inst: 941
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 13, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1471, inst: 941
JNE .next_number
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 13, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1472, inst: 942
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 13, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1473, inst: 943
JE .exit
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 13, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1474, inst: 944
JMP .next_divider
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 13, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1475, inst: 945
INC %RDX
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 14, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1477, inst: 946
INC %RDX
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 14, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1477, inst: 946
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 14, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1480, inst: 947
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 14, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1480, inst: 947
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 14, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1480, inst: 947
JNE .next_number
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 14, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1481, inst: 948
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 14, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1482, inst: 949
JE .exit
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 14, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1483, inst: 950
JMP .next_divider
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 14, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1484, inst: 951
INC %RDX
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 15, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1486, inst: 952
INC %RDX
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 15, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1486, inst: 952
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 15, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1489, inst: 953
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 15, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1489, inst: 953
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 15, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1489, inst: 953
JNE .next_number
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 15, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1490, inst: 954
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 15, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1491, inst: 955
JE .exit
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 15, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1492, inst: 956
JMP .next_divider
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 15, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1493, inst: 957
INC %RDX
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 16, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1495, inst: 958
INC %RDX
Registers: {'RAX': 116396280, 'RBX': 0, 'RDX': 16, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1495, inst: 958
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 116396280, 'RBX': 8, 'RDX': 16, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1498, inst: 959
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 116396280, 'RBX': 8, 'RDX': 16, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1498, inst: 959
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 116396280, 'RBX': 8, 'RDX': 16, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1498, inst: 959
JNE .next_number
Registers: {'RAX': 116396280, 'RBX': 8, 'RDX': 16, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1499, inst: 960
ADD %RAX, #STEP
Registers: {'RAX': 126095970, 'RBX': 8, 'RDX': 16, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1502, inst: 961
ADD %RAX, #STEP
Registers: {'RAX': 126095970, 'RBX': 8, 'RDX': 16, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1502, inst: 961
ADD %RAX, #STEP
Registers: {'RAX': 126095970, 'RBX': 8, 'RDX': 16, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1502, inst: 961
XOR %RDX, %RDX
Registers: {'RAX': 126095970, 'RBX': 8, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1505, inst: 962
XOR %RDX, %RDX
Registers: {'RAX': 126095970, 'RBX': 8, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1505, inst: 962
XOR %RDX, %RDX
Registers: {'RAX': 126095970, 'RBX': 8, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1505, inst: 962
INC %RDX
Registers: {'RAX': 126095970, 'RBX': 8, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1507, inst: 963
INC %RDX
Registers: {'RAX': 126095970, 'RBX': 8, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1507, inst: 963
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 126095970, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1510, inst: 964
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 126095970, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1510, inst: 964
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 126095970, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1510, inst: 964
JNE .next_number
Registers: {'RAX': 126095970, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1511, inst: 965
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 126095970, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1512, inst: 966
JE .exit
Registers: {'RAX': 126095970, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1513, inst: 967
JMP .next_divider
Registers: {'RAX': 126095970, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1514, inst: 968
INC %RDX
Registers: {'RAX': 126095970, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1516, inst: 969
INC %RDX
Registers: {'RAX': 126095970, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1516, inst: 969
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 126095970, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1519, inst: 970
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 126095970, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1519, inst: 970
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 126095970, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1519, inst: 970
JNE .next_number
Registers: {'RAX': 126095970, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1520, inst: 971
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 126095970, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1521, inst: 972
JE .exit
Registers: {'RAX': 126095970, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1522, inst: 973
JMP .next_divider
Registers: {'RAX': 126095970, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1523, inst: 974
INC %RDX
Registers: {'RAX': 126095970, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1525, inst: 975
INC %RDX
Registers: {'RAX': 126095970, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1525, inst: 975
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 126095970, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1528, inst: 976
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 126095970, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1528, inst: 976
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 126095970, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1528, inst: 976
JNE .next_number
Registers: {'RAX': 126095970, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1529, inst: 977
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 126095970, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1530, inst: 978
JE .exit
Registers: {'RAX': 126095970, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1531, inst: 979
JMP .next_divider
Registers: {'RAX': 126095970, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1532, inst: 980
INC %RDX
Registers: {'RAX': 126095970, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1534, inst: 981
INC %RDX
Registers: {'RAX': 126095970, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1534, inst: 981
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 126095970, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1537, inst: 982
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 126095970, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1537, inst: 982
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 126095970, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1537, inst: 982
JNE .next_number
Registers: {'RAX': 126095970, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1538, inst: 983
ADD %RAX, #STEP
Registers: {'RAX': 135795660, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1541, inst: 984
ADD %RAX, #STEP
Registers: {'RAX': 135795660, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1541, inst: 984
ADD %RAX, #STEP
Registers: {'RAX': 135795660, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1541, inst: 984
XOR %RDX, %RDX
Registers: {'RAX': 135795660, 'RBX': 2, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1544, inst: 985
XOR %RDX, %RDX
Registers: {'RAX': 135795660, 'RBX': 2, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1544, inst: 985
XOR %RDX, %RDX
Registers: {'RAX': 135795660, 'RBX': 2, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1544, inst: 985
INC %RDX
Registers: {'RAX': 135795660, 'RBX': 2, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1546, inst: 986
INC %RDX
Registers: {'RAX': 135795660, 'RBX': 2, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1546, inst: 986
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 135795660, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1549, inst: 987
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 135795660, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1549, inst: 987
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 135795660, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1549, inst: 987
JNE .next_number
Registers: {'RAX': 135795660, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1550, inst: 988
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 135795660, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1551, inst: 989
JE .exit
Registers: {'RAX': 135795660, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1552, inst: 990
JMP .next_divider
Registers: {'RAX': 135795660, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1553, inst: 991
INC %RDX
Registers: {'RAX': 135795660, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1555, inst: 992
INC %RDX
Registers: {'RAX': 135795660, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1555, inst: 992
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 135795660, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1558, inst: 993
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 135795660, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1558, inst: 993
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 135795660, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1558, inst: 993
JNE .next_number
Registers: {'RAX': 135795660, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1559, inst: 994
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 135795660, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1560, inst: 995
JE .exit
Registers: {'RAX': 135795660, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1561, inst: 996
JMP .next_divider
Registers: {'RAX': 135795660, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1562, inst: 997
INC %RDX
Registers: {'RAX': 135795660, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1564, inst: 998
INC %RDX
Registers: {'RAX': 135795660, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1564, inst: 998
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 135795660, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1567, inst: 999
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 135795660, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1567, inst: 999
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 135795660, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1567, inst: 999
JNE .next_number
Registers: {'RAX': 135795660, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1568, inst: 1000
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 135795660, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1569, inst: 1001
JE .exit
Registers: {'RAX': 135795660, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1570, inst: 1002
JMP .next_divider
Registers: {'RAX': 135795660, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1571, inst: 1003
INC %RDX
Registers: {'RAX': 135795660, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1573, inst: 1004
INC %RDX
Registers: {'RAX': 135795660, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1573, inst: 1004
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 135795660, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1576, inst: 1005
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 135795660, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1576, inst: 1005
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 135795660, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1576, inst: 1005
JNE .next_number
Registers: {'RAX': 135795660, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1577, inst: 1006
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 135795660, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1578, inst: 1007
JE .exit
Registers: {'RAX': 135795660, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1579, inst: 1008
JMP .next_divider
Registers: {'RAX': 135795660, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1580, inst: 1009
INC %RDX
Registers: {'RAX': 135795660, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1582, inst: 1010
INC %RDX
Registers: {'RAX': 135795660, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1582, inst: 1010
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 135795660, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1585, inst: 1011
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 135795660, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1585, inst: 1011
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 135795660, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1585, inst: 1011
JNE .next_number
Registers: {'RAX': 135795660, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1586, inst: 1012
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 135795660, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1587, inst: 1013
JE .exit
Registers: {'RAX': 135795660, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1588, inst: 1014
JMP .next_divider
Registers: {'RAX': 135795660, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1589, inst: 1015
INC %RDX
Registers: {'RAX': 135795660, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1591, inst: 1016
INC %RDX
Registers: {'RAX': 135795660, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1591, inst: 1016
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 135795660, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1594, inst: 1017
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 135795660, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1594, inst: 1017
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 135795660, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1594, inst: 1017
JNE .next_number
Registers: {'RAX': 135795660, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1595, inst: 1018
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 135795660, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1596, inst: 1019
JE .exit
Registers: {'RAX': 135795660, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1597, inst: 1020
JMP .next_divider
Registers: {'RAX': 135795660, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1598, inst: 1021
INC %RDX
Registers: {'RAX': 135795660, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1600, inst: 1022
INC %RDX
Registers: {'RAX': 135795660, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1600, inst: 1022
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 135795660, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1603, inst: 1023
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 135795660, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1603, inst: 1023
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 135795660, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1603, inst: 1023
JNE .next_number
Registers: {'RAX': 135795660, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1604, inst: 1024
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 135795660, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1605, inst: 1025
JE .exit
Registers: {'RAX': 135795660, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1606, inst: 1026
JMP .next_divider
Registers: {'RAX': 135795660, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1607, inst: 1027
INC %RDX
Registers: {'RAX': 135795660, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1609, inst: 1028
INC %RDX
Registers: {'RAX': 135795660, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1609, inst: 1028
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 135795660, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1612, inst: 1029
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 135795660, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1612, inst: 1029
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 135795660, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1612, inst: 1029
JNE .next_number
Registers: {'RAX': 135795660, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1613, inst: 1030
ADD %RAX, #STEP
Registers: {'RAX': 145495350, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1616, inst: 1031
ADD %RAX, #STEP
Registers: {'RAX': 145495350, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1616, inst: 1031
ADD %RAX, #STEP
Registers: {'RAX': 145495350, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1616, inst: 1031
XOR %RDX, %RDX
Registers: {'RAX': 145495350, 'RBX': 4, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1619, inst: 1032
XOR %RDX, %RDX
Registers: {'RAX': 145495350, 'RBX': 4, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1619, inst: 1032
XOR %RDX, %RDX
Registers: {'RAX': 145495350, 'RBX': 4, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1619, inst: 1032
INC %RDX
Registers: {'RAX': 145495350, 'RBX': 4, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1621, inst: 1033
INC %RDX
Registers: {'RAX': 145495350, 'RBX': 4, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1621, inst: 1033
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 145495350, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1624, inst: 1034
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 145495350, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1624, inst: 1034
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 145495350, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1624, inst: 1034
JNE .next_number
Registers: {'RAX': 145495350, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1625, inst: 1035
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 145495350, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1626, inst: 1036
JE .exit
Registers: {'RAX': 145495350, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1627, inst: 1037
JMP .next_divider
Registers: {'RAX': 145495350, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1628, inst: 1038
INC %RDX
Registers: {'RAX': 145495350, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1630, inst: 1039
INC %RDX
Registers: {'RAX': 145495350, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1630, inst: 1039
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 145495350, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1633, inst: 1040
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 145495350, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1633, inst: 1040
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 145495350, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1633, inst: 1040
JNE .next_number
Registers: {'RAX': 145495350, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1634, inst: 1041
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 145495350, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1635, inst: 1042
JE .exit
Registers: {'RAX': 145495350, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1636, inst: 1043
JMP .next_divider
Registers: {'RAX': 145495350, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1637, inst: 1044
INC %RDX
Registers: {'RAX': 145495350, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1639, inst: 1045
INC %RDX
Registers: {'RAX': 145495350, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1639, inst: 1045
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 145495350, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1642, inst: 1046
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 145495350, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1642, inst: 1046
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 145495350, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1642, inst: 1046
JNE .next_number
Registers: {'RAX': 145495350, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1643, inst: 1047
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 145495350, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1644, inst: 1048
JE .exit
Registers: {'RAX': 145495350, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1645, inst: 1049
JMP .next_divider
Registers: {'RAX': 145495350, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1646, inst: 1050
INC %RDX
Registers: {'RAX': 145495350, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1648, inst: 1051
INC %RDX
Registers: {'RAX': 145495350, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1648, inst: 1051
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 145495350, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1651, inst: 1052
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 145495350, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1651, inst: 1052
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 145495350, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1651, inst: 1052
JNE .next_number
Registers: {'RAX': 145495350, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1652, inst: 1053
ADD %RAX, #STEP
Registers: {'RAX': 155195040, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1655, inst: 1054
ADD %RAX, #STEP
Registers: {'RAX': 155195040, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1655, inst: 1054
ADD %RAX, #STEP
Registers: {'RAX': 155195040, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1655, inst: 1054
XOR %RDX, %RDX
Registers: {'RAX': 155195040, 'RBX': 2, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1658, inst: 1055
XOR %RDX, %RDX
Registers: {'RAX': 155195040, 'RBX': 2, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1658, inst: 1055
XOR %RDX, %RDX
Registers: {'RAX': 155195040, 'RBX': 2, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1658, inst: 1055
INC %RDX
Registers: {'RAX': 155195040, 'RBX': 2, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1660, inst: 1056
INC %RDX
Registers: {'RAX': 155195040, 'RBX': 2, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1660, inst: 1056
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 155195040, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1663, inst: 1057
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 155195040, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1663, inst: 1057
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 155195040, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1663, inst: 1057
JNE .next_number
Registers: {'RAX': 155195040, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1664, inst: 1058
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 155195040, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1665, inst: 1059
JE .exit
Registers: {'RAX': 155195040, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1666, inst: 1060
JMP .next_divider
Registers: {'RAX': 155195040, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1667, inst: 1061
INC %RDX
Registers: {'RAX': 155195040, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1669, inst: 1062
INC %RDX
Registers: {'RAX': 155195040, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1669, inst: 1062
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 155195040, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1672, inst: 1063
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 155195040, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1672, inst: 1063
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 155195040, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1672, inst: 1063
JNE .next_number
Registers: {'RAX': 155195040, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1673, inst: 1064
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 155195040, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1674, inst: 1065
JE .exit
Registers: {'RAX': 155195040, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1675, inst: 1066
JMP .next_divider
Registers: {'RAX': 155195040, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1676, inst: 1067
INC %RDX
Registers: {'RAX': 155195040, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1678, inst: 1068
INC %RDX
Registers: {'RAX': 155195040, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1678, inst: 1068
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 155195040, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1681, inst: 1069
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 155195040, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1681, inst: 1069
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 155195040, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1681, inst: 1069
JNE .next_number
Registers: {'RAX': 155195040, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1682, inst: 1070
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 155195040, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1683, inst: 1071
JE .exit
Registers: {'RAX': 155195040, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1684, inst: 1072
JMP .next_divider
Registers: {'RAX': 155195040, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1685, inst: 1073
INC %RDX
Registers: {'RAX': 155195040, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1687, inst: 1074
INC %RDX
Registers: {'RAX': 155195040, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1687, inst: 1074
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 155195040, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1690, inst: 1075
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 155195040, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1690, inst: 1075
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 155195040, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1690, inst: 1075
JNE .next_number
Registers: {'RAX': 155195040, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1691, inst: 1076
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 155195040, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1692, inst: 1077
JE .exit
Registers: {'RAX': 155195040, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1693, inst: 1078
JMP .next_divider
Registers: {'RAX': 155195040, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1694, inst: 1079
INC %RDX
Registers: {'RAX': 155195040, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1696, inst: 1080
INC %RDX
Registers: {'RAX': 155195040, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1696, inst: 1080
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 155195040, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1699, inst: 1081
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 155195040, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1699, inst: 1081
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 155195040, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1699, inst: 1081
JNE .next_number
Registers: {'RAX': 155195040, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1700, inst: 1082
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 155195040, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1701, inst: 1083
JE .exit
Registers: {'RAX': 155195040, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1702, inst: 1084
JMP .next_divider
Registers: {'RAX': 155195040, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1703, inst: 1085
INC %RDX
Registers: {'RAX': 155195040, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1705, inst: 1086
INC %RDX
Registers: {'RAX': 155195040, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1705, inst: 1086
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 155195040, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1708, inst: 1087
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 155195040, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1708, inst: 1087
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 155195040, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1708, inst: 1087
JNE .next_number
Registers: {'RAX': 155195040, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1709, inst: 1088
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 155195040, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1710, inst: 1089
JE .exit
Registers: {'RAX': 155195040, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1711, inst: 1090
JMP .next_divider
Registers: {'RAX': 155195040, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1712, inst: 1091
INC %RDX
Registers: {'RAX': 155195040, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1714, inst: 1092
INC %RDX
Registers: {'RAX': 155195040, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1714, inst: 1092
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 155195040, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1717, inst: 1093
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 155195040, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1717, inst: 1093
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 155195040, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1717, inst: 1093
JNE .next_number
Registers: {'RAX': 155195040, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1718, inst: 1094
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 155195040, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1719, inst: 1095
JE .exit
Registers: {'RAX': 155195040, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1720, inst: 1096
JMP .next_divider
Registers: {'RAX': 155195040, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1721, inst: 1097
INC %RDX
Registers: {'RAX': 155195040, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1723, inst: 1098
INC %RDX
Registers: {'RAX': 155195040, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1723, inst: 1098
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 155195040, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1726, inst: 1099
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 155195040, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1726, inst: 1099
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 155195040, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1726, inst: 1099
JNE .next_number
Registers: {'RAX': 155195040, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1727, inst: 1100
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 155195040, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1728, inst: 1101
JE .exit
Registers: {'RAX': 155195040, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1729, inst: 1102
JMP .next_divider
Registers: {'RAX': 155195040, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1730, inst: 1103
INC %RDX
Registers: {'RAX': 155195040, 'RBX': 0, 'RDX': 9, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1732, inst: 1104
INC %RDX
Registers: {'RAX': 155195040, 'RBX': 0, 'RDX': 9, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1732, inst: 1104
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 155195040, 'RBX': 3, 'RDX': 9, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1735, inst: 1105
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 155195040, 'RBX': 3, 'RDX': 9, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1735, inst: 1105
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 155195040, 'RBX': 3, 'RDX': 9, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1735, inst: 1105
JNE .next_number
Registers: {'RAX': 155195040, 'RBX': 3, 'RDX': 9, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1736, inst: 1106
ADD %RAX, #STEP
Registers: {'RAX': 164894730, 'RBX': 3, 'RDX': 9, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1739, inst: 1107
ADD %RAX, #STEP
Registers: {'RAX': 164894730, 'RBX': 3, 'RDX': 9, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1739, inst: 1107
ADD %RAX, #STEP
Registers: {'RAX': 164894730, 'RBX': 3, 'RDX': 9, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1739, inst: 1107
XOR %RDX, %RDX
Registers: {'RAX': 164894730, 'RBX': 3, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1742, inst: 1108
XOR %RDX, %RDX
Registers: {'RAX': 164894730, 'RBX': 3, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1742, inst: 1108
XOR %RDX, %RDX
Registers: {'RAX': 164894730, 'RBX': 3, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1742, inst: 1108
INC %RDX
Registers: {'RAX': 164894730, 'RBX': 3, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1744, inst: 1109
INC %RDX
Registers: {'RAX': 164894730, 'RBX': 3, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1744, inst: 1109
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 164894730, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1747, inst: 1110
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 164894730, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1747, inst: 1110
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 164894730, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1747, inst: 1110
JNE .next_number
Registers: {'RAX': 164894730, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1748, inst: 1111
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 164894730, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1749, inst: 1112
JE .exit
Registers: {'RAX': 164894730, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1750, inst: 1113
JMP .next_divider
Registers: {'RAX': 164894730, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1751, inst: 1114
INC %RDX
Registers: {'RAX': 164894730, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1753, inst: 1115
INC %RDX
Registers: {'RAX': 164894730, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1753, inst: 1115
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 164894730, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1756, inst: 1116
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 164894730, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1756, inst: 1116
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 164894730, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1756, inst: 1116
JNE .next_number
Registers: {'RAX': 164894730, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1757, inst: 1117
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 164894730, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1758, inst: 1118
JE .exit
Registers: {'RAX': 164894730, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1759, inst: 1119
JMP .next_divider
Registers: {'RAX': 164894730, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1760, inst: 1120
INC %RDX
Registers: {'RAX': 164894730, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1762, inst: 1121
INC %RDX
Registers: {'RAX': 164894730, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1762, inst: 1121
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 164894730, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1765, inst: 1122
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 164894730, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1765, inst: 1122
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 164894730, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1765, inst: 1122
JNE .next_number
Registers: {'RAX': 164894730, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1766, inst: 1123
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 164894730, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1767, inst: 1124
JE .exit
Registers: {'RAX': 164894730, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1768, inst: 1125
JMP .next_divider
Registers: {'RAX': 164894730, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1769, inst: 1126
INC %RDX
Registers: {'RAX': 164894730, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1771, inst: 1127
INC %RDX
Registers: {'RAX': 164894730, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1771, inst: 1127
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 164894730, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1774, inst: 1128
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 164894730, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1774, inst: 1128
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 164894730, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1774, inst: 1128
JNE .next_number
Registers: {'RAX': 164894730, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1775, inst: 1129
ADD %RAX, #STEP
Registers: {'RAX': 174594420, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1778, inst: 1130
ADD %RAX, #STEP
Registers: {'RAX': 174594420, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1778, inst: 1130
ADD %RAX, #STEP
Registers: {'RAX': 174594420, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1778, inst: 1130
XOR %RDX, %RDX
Registers: {'RAX': 174594420, 'RBX': 2, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1781, inst: 1131
XOR %RDX, %RDX
Registers: {'RAX': 174594420, 'RBX': 2, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1781, inst: 1131
XOR %RDX, %RDX
Registers: {'RAX': 174594420, 'RBX': 2, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1781, inst: 1131
INC %RDX
Registers: {'RAX': 174594420, 'RBX': 2, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1783, inst: 1132
INC %RDX
Registers: {'RAX': 174594420, 'RBX': 2, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1783, inst: 1132
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 174594420, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1786, inst: 1133
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 174594420, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1786, inst: 1133
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 174594420, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1786, inst: 1133
JNE .next_number
Registers: {'RAX': 174594420, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1787, inst: 1134
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 174594420, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1788, inst: 1135
JE .exit
Registers: {'RAX': 174594420, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1789, inst: 1136
JMP .next_divider
Registers: {'RAX': 174594420, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1790, inst: 1137
INC %RDX
Registers: {'RAX': 174594420, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1792, inst: 1138
INC %RDX
Registers: {'RAX': 174594420, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1792, inst: 1138
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 174594420, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1795, inst: 1139
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 174594420, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1795, inst: 1139
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 174594420, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1795, inst: 1139
JNE .next_number
Registers: {'RAX': 174594420, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1796, inst: 1140
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 174594420, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1797, inst: 1141
JE .exit
Registers: {'RAX': 174594420, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1798, inst: 1142
JMP .next_divider
Registers: {'RAX': 174594420, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1799, inst: 1143
INC %RDX
Registers: {'RAX': 174594420, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1801, inst: 1144
INC %RDX
Registers: {'RAX': 174594420, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1801, inst: 1144
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 174594420, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1804, inst: 1145
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 174594420, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1804, inst: 1145
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 174594420, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1804, inst: 1145
JNE .next_number
Registers: {'RAX': 174594420, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1805, inst: 1146
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 174594420, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1806, inst: 1147
JE .exit
Registers: {'RAX': 174594420, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1807, inst: 1148
JMP .next_divider
Registers: {'RAX': 174594420, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1808, inst: 1149
INC %RDX
Registers: {'RAX': 174594420, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1810, inst: 1150
INC %RDX
Registers: {'RAX': 174594420, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1810, inst: 1150
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 174594420, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1813, inst: 1151
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 174594420, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1813, inst: 1151
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 174594420, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1813, inst: 1151
JNE .next_number
Registers: {'RAX': 174594420, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1814, inst: 1152
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 174594420, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1815, inst: 1153
JE .exit
Registers: {'RAX': 174594420, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1816, inst: 1154
JMP .next_divider
Registers: {'RAX': 174594420, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1817, inst: 1155
INC %RDX
Registers: {'RAX': 174594420, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1819, inst: 1156
INC %RDX
Registers: {'RAX': 174594420, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1819, inst: 1156
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 174594420, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1822, inst: 1157
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 174594420, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1822, inst: 1157
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 174594420, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1822, inst: 1157
JNE .next_number
Registers: {'RAX': 174594420, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1823, inst: 1158
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 174594420, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1824, inst: 1159
JE .exit
Registers: {'RAX': 174594420, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1825, inst: 1160
JMP .next_divider
Registers: {'RAX': 174594420, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1826, inst: 1161
INC %RDX
Registers: {'RAX': 174594420, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1828, inst: 1162
INC %RDX
Registers: {'RAX': 174594420, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1828, inst: 1162
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 174594420, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1831, inst: 1163
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 174594420, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1831, inst: 1163
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 174594420, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1831, inst: 1163
JNE .next_number
Registers: {'RAX': 174594420, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1832, inst: 1164
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 174594420, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1833, inst: 1165
JE .exit
Registers: {'RAX': 174594420, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1834, inst: 1166
JMP .next_divider
Registers: {'RAX': 174594420, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1835, inst: 1167
INC %RDX
Registers: {'RAX': 174594420, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1837, inst: 1168
INC %RDX
Registers: {'RAX': 174594420, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1837, inst: 1168
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 174594420, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1840, inst: 1169
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 174594420, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1840, inst: 1169
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 174594420, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1840, inst: 1169
JNE .next_number
Registers: {'RAX': 174594420, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1841, inst: 1170
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 174594420, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1842, inst: 1171
JE .exit
Registers: {'RAX': 174594420, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1843, inst: 1172
JMP .next_divider
Registers: {'RAX': 174594420, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1844, inst: 1173
INC %RDX
Registers: {'RAX': 174594420, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1846, inst: 1174
INC %RDX
Registers: {'RAX': 174594420, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1846, inst: 1174
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 174594420, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1849, inst: 1175
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 174594420, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1849, inst: 1175
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 174594420, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1849, inst: 1175
JNE .next_number
Registers: {'RAX': 174594420, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1850, inst: 1176
ADD %RAX, #STEP
Registers: {'RAX': 184294110, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1853, inst: 1177
ADD %RAX, #STEP
Registers: {'RAX': 184294110, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1853, inst: 1177
ADD %RAX, #STEP
Registers: {'RAX': 184294110, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1853, inst: 1177
XOR %RDX, %RDX
Registers: {'RAX': 184294110, 'RBX': 4, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1856, inst: 1178
XOR %RDX, %RDX
Registers: {'RAX': 184294110, 'RBX': 4, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1856, inst: 1178
XOR %RDX, %RDX
Registers: {'RAX': 184294110, 'RBX': 4, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1856, inst: 1178
INC %RDX
Registers: {'RAX': 184294110, 'RBX': 4, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1858, inst: 1179
INC %RDX
Registers: {'RAX': 184294110, 'RBX': 4, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1858, inst: 1179
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 184294110, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1861, inst: 1180
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 184294110, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1861, inst: 1180
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 184294110, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1861, inst: 1180
JNE .next_number
Registers: {'RAX': 184294110, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1862, inst: 1181
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 184294110, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1863, inst: 1182
JE .exit
Registers: {'RAX': 184294110, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1864, inst: 1183
JMP .next_divider
Registers: {'RAX': 184294110, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1865, inst: 1184
INC %RDX
Registers: {'RAX': 184294110, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1867, inst: 1185
INC %RDX
Registers: {'RAX': 184294110, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1867, inst: 1185
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 184294110, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1870, inst: 1186
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 184294110, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1870, inst: 1186
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 184294110, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1870, inst: 1186
JNE .next_number
Registers: {'RAX': 184294110, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1871, inst: 1187
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 184294110, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1872, inst: 1188
JE .exit
Registers: {'RAX': 184294110, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1873, inst: 1189
JMP .next_divider
Registers: {'RAX': 184294110, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1874, inst: 1190
INC %RDX
Registers: {'RAX': 184294110, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1876, inst: 1191
INC %RDX
Registers: {'RAX': 184294110, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1876, inst: 1191
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 184294110, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1879, inst: 1192
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 184294110, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1879, inst: 1192
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 184294110, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1879, inst: 1192
JNE .next_number
Registers: {'RAX': 184294110, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1880, inst: 1193
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 184294110, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1881, inst: 1194
JE .exit
Registers: {'RAX': 184294110, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1882, inst: 1195
JMP .next_divider
Registers: {'RAX': 184294110, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1883, inst: 1196
INC %RDX
Registers: {'RAX': 184294110, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1885, inst: 1197
INC %RDX
Registers: {'RAX': 184294110, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1885, inst: 1197
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 184294110, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1888, inst: 1198
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 184294110, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1888, inst: 1198
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 184294110, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1888, inst: 1198
JNE .next_number
Registers: {'RAX': 184294110, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1889, inst: 1199
ADD %RAX, #STEP
Registers: {'RAX': 193993800, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1892, inst: 1200
ADD %RAX, #STEP
Registers: {'RAX': 193993800, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1892, inst: 1200
ADD %RAX, #STEP
Registers: {'RAX': 193993800, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1892, inst: 1200
XOR %RDX, %RDX
Registers: {'RAX': 193993800, 'RBX': 2, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1895, inst: 1201
XOR %RDX, %RDX
Registers: {'RAX': 193993800, 'RBX': 2, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1895, inst: 1201
XOR %RDX, %RDX
Registers: {'RAX': 193993800, 'RBX': 2, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1895, inst: 1201
INC %RDX
Registers: {'RAX': 193993800, 'RBX': 2, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1897, inst: 1202
INC %RDX
Registers: {'RAX': 193993800, 'RBX': 2, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1897, inst: 1202
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 193993800, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1900, inst: 1203
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 193993800, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1900, inst: 1203
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 193993800, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1900, inst: 1203
JNE .next_number
Registers: {'RAX': 193993800, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1901, inst: 1204
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 193993800, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1902, inst: 1205
JE .exit
Registers: {'RAX': 193993800, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1903, inst: 1206
JMP .next_divider
Registers: {'RAX': 193993800, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1904, inst: 1207
INC %RDX
Registers: {'RAX': 193993800, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1906, inst: 1208
INC %RDX
Registers: {'RAX': 193993800, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1906, inst: 1208
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 193993800, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1909, inst: 1209
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 193993800, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1909, inst: 1209
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 193993800, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1909, inst: 1209
JNE .next_number
Registers: {'RAX': 193993800, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1910, inst: 1210
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 193993800, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1911, inst: 1211
JE .exit
Registers: {'RAX': 193993800, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1912, inst: 1212
JMP .next_divider
Registers: {'RAX': 193993800, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1913, inst: 1213
INC %RDX
Registers: {'RAX': 193993800, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1915, inst: 1214
INC %RDX
Registers: {'RAX': 193993800, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1915, inst: 1214
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 193993800, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1918, inst: 1215
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 193993800, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1918, inst: 1215
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 193993800, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1918, inst: 1215
JNE .next_number
Registers: {'RAX': 193993800, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1919, inst: 1216
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 193993800, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1920, inst: 1217
JE .exit
Registers: {'RAX': 193993800, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1921, inst: 1218
JMP .next_divider
Registers: {'RAX': 193993800, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1922, inst: 1219
INC %RDX
Registers: {'RAX': 193993800, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1924, inst: 1220
INC %RDX
Registers: {'RAX': 193993800, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1924, inst: 1220
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 193993800, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1927, inst: 1221
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 193993800, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1927, inst: 1221
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 193993800, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1927, inst: 1221
JNE .next_number
Registers: {'RAX': 193993800, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1928, inst: 1222
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 193993800, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1929, inst: 1223
JE .exit
Registers: {'RAX': 193993800, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1930, inst: 1224
JMP .next_divider
Registers: {'RAX': 193993800, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1931, inst: 1225
INC %RDX
Registers: {'RAX': 193993800, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1933, inst: 1226
INC %RDX
Registers: {'RAX': 193993800, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1933, inst: 1226
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 193993800, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1936, inst: 1227
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 193993800, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1936, inst: 1227
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 193993800, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1936, inst: 1227
JNE .next_number
Registers: {'RAX': 193993800, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1937, inst: 1228
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 193993800, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1938, inst: 1229
JE .exit
Registers: {'RAX': 193993800, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1939, inst: 1230
JMP .next_divider
Registers: {'RAX': 193993800, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1940, inst: 1231
INC %RDX
Registers: {'RAX': 193993800, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1942, inst: 1232
INC %RDX
Registers: {'RAX': 193993800, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1942, inst: 1232
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 193993800, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1945, inst: 1233
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 193993800, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1945, inst: 1233
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 193993800, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1945, inst: 1233
JNE .next_number
Registers: {'RAX': 193993800, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1946, inst: 1234
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 193993800, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1947, inst: 1235
JE .exit
Registers: {'RAX': 193993800, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1948, inst: 1236
JMP .next_divider
Registers: {'RAX': 193993800, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1949, inst: 1237
INC %RDX
Registers: {'RAX': 193993800, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1951, inst: 1238
INC %RDX
Registers: {'RAX': 193993800, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1951, inst: 1238
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 193993800, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1954, inst: 1239
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 193993800, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1954, inst: 1239
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 193993800, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1954, inst: 1239
JNE .next_number
Registers: {'RAX': 193993800, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1955, inst: 1240
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 193993800, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1956, inst: 1241
JE .exit
Registers: {'RAX': 193993800, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1957, inst: 1242
JMP .next_divider
Registers: {'RAX': 193993800, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1958, inst: 1243
INC %RDX
Registers: {'RAX': 193993800, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1960, inst: 1244
INC %RDX
Registers: {'RAX': 193993800, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1960, inst: 1244
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 193993800, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1963, inst: 1245
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 193993800, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1963, inst: 1245
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 193993800, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1963, inst: 1245
JNE .next_number
Registers: {'RAX': 193993800, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1964, inst: 1246
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 193993800, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1965, inst: 1247
JE .exit
Registers: {'RAX': 193993800, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1966, inst: 1248
JMP .next_divider
Registers: {'RAX': 193993800, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1967, inst: 1249
INC %RDX
Registers: {'RAX': 193993800, 'RBX': 0, 'RDX': 9, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1969, inst: 1250
INC %RDX
Registers: {'RAX': 193993800, 'RBX': 0, 'RDX': 9, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1969, inst: 1250
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 193993800, 'RBX': 6, 'RDX': 9, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1972, inst: 1251
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 193993800, 'RBX': 6, 'RDX': 9, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1972, inst: 1251
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 193993800, 'RBX': 6, 'RDX': 9, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1972, inst: 1251
JNE .next_number
Registers: {'RAX': 193993800, 'RBX': 6, 'RDX': 9, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1973, inst: 1252
ADD %RAX, #STEP
Registers: {'RAX': 203693490, 'RBX': 6, 'RDX': 9, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1976, inst: 1253
ADD %RAX, #STEP
Registers: {'RAX': 203693490, 'RBX': 6, 'RDX': 9, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1976, inst: 1253
ADD %RAX, #STEP
Registers: {'RAX': 203693490, 'RBX': 6, 'RDX': 9, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 1976, inst: 1253
XOR %RDX, %RDX
Registers: {'RAX': 203693490, 'RBX': 6, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1979, inst: 1254
XOR %RDX, %RDX
Registers: {'RAX': 203693490, 'RBX': 6, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1979, inst: 1254
XOR %RDX, %RDX
Registers: {'RAX': 203693490, 'RBX': 6, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1979, inst: 1254
INC %RDX
Registers: {'RAX': 203693490, 'RBX': 6, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1981, inst: 1255
INC %RDX
Registers: {'RAX': 203693490, 'RBX': 6, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1981, inst: 1255
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 203693490, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1984, inst: 1256
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 203693490, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1984, inst: 1256
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 203693490, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1984, inst: 1256
JNE .next_number
Registers: {'RAX': 203693490, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1985, inst: 1257
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 203693490, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1986, inst: 1258
JE .exit
Registers: {'RAX': 203693490, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1987, inst: 1259
JMP .next_divider
Registers: {'RAX': 203693490, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1988, inst: 1260
INC %RDX
Registers: {'RAX': 203693490, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1990, inst: 1261
INC %RDX
Registers: {'RAX': 203693490, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1990, inst: 1261
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 203693490, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1993, inst: 1262
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 203693490, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1993, inst: 1262
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 203693490, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1993, inst: 1262
JNE .next_number
Registers: {'RAX': 203693490, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 1994, inst: 1263
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 203693490, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1995, inst: 1264
JE .exit
Registers: {'RAX': 203693490, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1996, inst: 1265
JMP .next_divider
Registers: {'RAX': 203693490, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1997, inst: 1266
INC %RDX
Registers: {'RAX': 203693490, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1999, inst: 1267
INC %RDX
Registers: {'RAX': 203693490, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 1999, inst: 1267
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 203693490, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2002, inst: 1268
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 203693490, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2002, inst: 1268
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 203693490, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2002, inst: 1268
JNE .next_number
Registers: {'RAX': 203693490, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2003, inst: 1269
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 203693490, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2004, inst: 1270
JE .exit
Registers: {'RAX': 203693490, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2005, inst: 1271
JMP .next_divider
Registers: {'RAX': 203693490, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2006, inst: 1272
INC %RDX
Registers: {'RAX': 203693490, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2008, inst: 1273
INC %RDX
Registers: {'RAX': 203693490, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2008, inst: 1273
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 203693490, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 2011, inst: 1274
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 203693490, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 2011, inst: 1274
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 203693490, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 2011, inst: 1274
JNE .next_number
Registers: {'RAX': 203693490, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 2012, inst: 1275
ADD %RAX, #STEP
Registers: {'RAX': 213393180, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 2015, inst: 1276
ADD %RAX, #STEP
Registers: {'RAX': 213393180, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 2015, inst: 1276
ADD %RAX, #STEP
Registers: {'RAX': 213393180, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 2015, inst: 1276
XOR %RDX, %RDX
Registers: {'RAX': 213393180, 'RBX': 2, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2018, inst: 1277
XOR %RDX, %RDX
Registers: {'RAX': 213393180, 'RBX': 2, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2018, inst: 1277
XOR %RDX, %RDX
Registers: {'RAX': 213393180, 'RBX': 2, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2018, inst: 1277
INC %RDX
Registers: {'RAX': 213393180, 'RBX': 2, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2020, inst: 1278
INC %RDX
Registers: {'RAX': 213393180, 'RBX': 2, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2020, inst: 1278
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 213393180, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2023, inst: 1279
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 213393180, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2023, inst: 1279
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 213393180, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2023, inst: 1279
JNE .next_number
Registers: {'RAX': 213393180, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2024, inst: 1280
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 213393180, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2025, inst: 1281
JE .exit
Registers: {'RAX': 213393180, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2026, inst: 1282
JMP .next_divider
Registers: {'RAX': 213393180, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2027, inst: 1283
INC %RDX
Registers: {'RAX': 213393180, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2029, inst: 1284
INC %RDX
Registers: {'RAX': 213393180, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2029, inst: 1284
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 213393180, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2032, inst: 1285
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 213393180, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2032, inst: 1285
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 213393180, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2032, inst: 1285
JNE .next_number
Registers: {'RAX': 213393180, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2033, inst: 1286
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 213393180, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2034, inst: 1287
JE .exit
Registers: {'RAX': 213393180, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2035, inst: 1288
JMP .next_divider
Registers: {'RAX': 213393180, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2036, inst: 1289
INC %RDX
Registers: {'RAX': 213393180, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2038, inst: 1290
INC %RDX
Registers: {'RAX': 213393180, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2038, inst: 1290
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 213393180, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2041, inst: 1291
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 213393180, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2041, inst: 1291
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 213393180, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2041, inst: 1291
JNE .next_number
Registers: {'RAX': 213393180, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2042, inst: 1292
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 213393180, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2043, inst: 1293
JE .exit
Registers: {'RAX': 213393180, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2044, inst: 1294
JMP .next_divider
Registers: {'RAX': 213393180, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2045, inst: 1295
INC %RDX
Registers: {'RAX': 213393180, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2047, inst: 1296
INC %RDX
Registers: {'RAX': 213393180, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2047, inst: 1296
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 213393180, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2050, inst: 1297
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 213393180, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2050, inst: 1297
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 213393180, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2050, inst: 1297
JNE .next_number
Registers: {'RAX': 213393180, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2051, inst: 1298
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 213393180, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2052, inst: 1299
JE .exit
Registers: {'RAX': 213393180, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2053, inst: 1300
JMP .next_divider
Registers: {'RAX': 213393180, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2054, inst: 1301
INC %RDX
Registers: {'RAX': 213393180, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2056, inst: 1302
INC %RDX
Registers: {'RAX': 213393180, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2056, inst: 1302
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 213393180, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2059, inst: 1303
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 213393180, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2059, inst: 1303
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 213393180, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2059, inst: 1303
JNE .next_number
Registers: {'RAX': 213393180, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2060, inst: 1304
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 213393180, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2061, inst: 1305
JE .exit
Registers: {'RAX': 213393180, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2062, inst: 1306
JMP .next_divider
Registers: {'RAX': 213393180, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2063, inst: 1307
INC %RDX
Registers: {'RAX': 213393180, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2065, inst: 1308
INC %RDX
Registers: {'RAX': 213393180, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2065, inst: 1308
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 213393180, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2068, inst: 1309
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 213393180, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2068, inst: 1309
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 213393180, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2068, inst: 1309
JNE .next_number
Registers: {'RAX': 213393180, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2069, inst: 1310
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 213393180, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2070, inst: 1311
JE .exit
Registers: {'RAX': 213393180, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2071, inst: 1312
JMP .next_divider
Registers: {'RAX': 213393180, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2072, inst: 1313
INC %RDX
Registers: {'RAX': 213393180, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2074, inst: 1314
INC %RDX
Registers: {'RAX': 213393180, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2074, inst: 1314
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 213393180, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2077, inst: 1315
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 213393180, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2077, inst: 1315
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 213393180, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2077, inst: 1315
JNE .next_number
Registers: {'RAX': 213393180, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2078, inst: 1316
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 213393180, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2079, inst: 1317
JE .exit
Registers: {'RAX': 213393180, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2080, inst: 1318
JMP .next_divider
Registers: {'RAX': 213393180, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2081, inst: 1319
INC %RDX
Registers: {'RAX': 213393180, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2083, inst: 1320
INC %RDX
Registers: {'RAX': 213393180, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2083, inst: 1320
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 213393180, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 2086, inst: 1321
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 213393180, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 2086, inst: 1321
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 213393180, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 2086, inst: 1321
JNE .next_number
Registers: {'RAX': 213393180, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 2087, inst: 1322
ADD %RAX, #STEP
Registers: {'RAX': 223092870, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 2090, inst: 1323
ADD %RAX, #STEP
Registers: {'RAX': 223092870, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 2090, inst: 1323
ADD %RAX, #STEP
Registers: {'RAX': 223092870, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 2090, inst: 1323
XOR %RDX, %RDX
Registers: {'RAX': 223092870, 'RBX': 4, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2093, inst: 1324
XOR %RDX, %RDX
Registers: {'RAX': 223092870, 'RBX': 4, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2093, inst: 1324
XOR %RDX, %RDX
Registers: {'RAX': 223092870, 'RBX': 4, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2093, inst: 1324
INC %RDX
Registers: {'RAX': 223092870, 'RBX': 4, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2095, inst: 1325
INC %RDX
Registers: {'RAX': 223092870, 'RBX': 4, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2095, inst: 1325
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 223092870, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2098, inst: 1326
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 223092870, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2098, inst: 1326
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 223092870, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2098, inst: 1326
JNE .next_number
Registers: {'RAX': 223092870, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2099, inst: 1327
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 223092870, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2100, inst: 1328
JE .exit
Registers: {'RAX': 223092870, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2101, inst: 1329
JMP .next_divider
Registers: {'RAX': 223092870, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2102, inst: 1330
INC %RDX
Registers: {'RAX': 223092870, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2104, inst: 1331
INC %RDX
Registers: {'RAX': 223092870, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2104, inst: 1331
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 223092870, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2107, inst: 1332
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 223092870, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2107, inst: 1332
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 223092870, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2107, inst: 1332
JNE .next_number
Registers: {'RAX': 223092870, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2108, inst: 1333
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 223092870, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2109, inst: 1334
JE .exit
Registers: {'RAX': 223092870, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2110, inst: 1335
JMP .next_divider
Registers: {'RAX': 223092870, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2111, inst: 1336
INC %RDX
Registers: {'RAX': 223092870, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2113, inst: 1337
INC %RDX
Registers: {'RAX': 223092870, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2113, inst: 1337
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 223092870, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2116, inst: 1338
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 223092870, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2116, inst: 1338
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 223092870, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2116, inst: 1338
JNE .next_number
Registers: {'RAX': 223092870, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2117, inst: 1339
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 223092870, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2118, inst: 1340
JE .exit
Registers: {'RAX': 223092870, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2119, inst: 1341
JMP .next_divider
Registers: {'RAX': 223092870, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2120, inst: 1342
INC %RDX
Registers: {'RAX': 223092870, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2122, inst: 1343
INC %RDX
Registers: {'RAX': 223092870, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2122, inst: 1343
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 223092870, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 2125, inst: 1344
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 223092870, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 2125, inst: 1344
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 223092870, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 2125, inst: 1344
JNE .next_number
Registers: {'RAX': 223092870, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 2126, inst: 1345
ADD %RAX, #STEP
Registers: {'RAX': 232792560, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 2129, inst: 1346
ADD %RAX, #STEP
Registers: {'RAX': 232792560, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 2129, inst: 1346
ADD %RAX, #STEP
Registers: {'RAX': 232792560, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 2129, inst: 1346
XOR %RDX, %RDX
Registers: {'RAX': 232792560, 'RBX': 2, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2132, inst: 1347
XOR %RDX, %RDX
Registers: {'RAX': 232792560, 'RBX': 2, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2132, inst: 1347
XOR %RDX, %RDX
Registers: {'RAX': 232792560, 'RBX': 2, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2132, inst: 1347
INC %RDX
Registers: {'RAX': 232792560, 'RBX': 2, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2134, inst: 1348
INC %RDX
Registers: {'RAX': 232792560, 'RBX': 2, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2134, inst: 1348
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2137, inst: 1349
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2137, inst: 1349
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2137, inst: 1349
JNE .next_number
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2138, inst: 1350
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2139, inst: 1351
JE .exit
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2140, inst: 1352
JMP .next_divider
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2141, inst: 1353
INC %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2143, inst: 1354
INC %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2143, inst: 1354
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2146, inst: 1355
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2146, inst: 1355
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2146, inst: 1355
JNE .next_number
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2147, inst: 1356
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2148, inst: 1357
JE .exit
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2149, inst: 1358
JMP .next_divider
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2150, inst: 1359
INC %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2152, inst: 1360
INC %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2152, inst: 1360
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2155, inst: 1361
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2155, inst: 1361
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2155, inst: 1361
JNE .next_number
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2156, inst: 1362
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2157, inst: 1363
JE .exit
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2158, inst: 1364
JMP .next_divider
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2159, inst: 1365
INC %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2161, inst: 1366
INC %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2161, inst: 1366
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2164, inst: 1367
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2164, inst: 1367
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2164, inst: 1367
JNE .next_number
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2165, inst: 1368
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2166, inst: 1369
JE .exit
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2167, inst: 1370
JMP .next_divider
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2168, inst: 1371
INC %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2170, inst: 1372
INC %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2170, inst: 1372
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2173, inst: 1373
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2173, inst: 1373
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2173, inst: 1373
JNE .next_number
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2174, inst: 1374
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2175, inst: 1375
JE .exit
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2176, inst: 1376
JMP .next_divider
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2177, inst: 1377
INC %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2179, inst: 1378
INC %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2179, inst: 1378
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2182, inst: 1379
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2182, inst: 1379
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2182, inst: 1379
JNE .next_number
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2183, inst: 1380
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2184, inst: 1381
JE .exit
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2185, inst: 1382
JMP .next_divider
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2186, inst: 1383
INC %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2188, inst: 1384
INC %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2188, inst: 1384
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2191, inst: 1385
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2191, inst: 1385
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2191, inst: 1385
JNE .next_number
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2192, inst: 1386
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2193, inst: 1387
JE .exit
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2194, inst: 1388
JMP .next_divider
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2195, inst: 1389
INC %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2197, inst: 1390
INC %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2197, inst: 1390
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2200, inst: 1391
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2200, inst: 1391
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2200, inst: 1391
JNE .next_number
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2201, inst: 1392
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2202, inst: 1393
JE .exit
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2203, inst: 1394
JMP .next_divider
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2204, inst: 1395
INC %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 9, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2206, inst: 1396
INC %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 9, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2206, inst: 1396
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 9, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2209, inst: 1397
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 9, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2209, inst: 1397
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 9, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2209, inst: 1397
JNE .next_number
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 9, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2210, inst: 1398
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 9, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2211, inst: 1399
JE .exit
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 9, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2212, inst: 1400
JMP .next_divider
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 9, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2213, inst: 1401
INC %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 10, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2215, inst: 1402
INC %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 10, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2215, inst: 1402
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 10, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2218, inst: 1403
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 10, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2218, inst: 1403
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 10, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2218, inst: 1403
JNE .next_number
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 10, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2219, inst: 1404
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 10, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2220, inst: 1405
JE .exit
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 10, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2221, inst: 1406
JMP .next_divider
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 10, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2222, inst: 1407
INC %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 11, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2224, inst: 1408
INC %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 11, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2224, inst: 1408
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 11, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2227, inst: 1409
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 11, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2227, inst: 1409
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 11, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2227, inst: 1409
JNE .next_number
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 11, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2228, inst: 1410
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 11, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2229, inst: 1411
JE .exit
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 11, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2230, inst: 1412
JMP .next_divider
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 11, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2231, inst: 1413
INC %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 12, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2233, inst: 1414
INC %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 12, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2233, inst: 1414
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 12, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2236, inst: 1415
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 12, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2236, inst: 1415
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 12, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2236, inst: 1415
JNE .next_number
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 12, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2237, inst: 1416
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 12, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2238, inst: 1417
JE .exit
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 12, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2239, inst: 1418
JMP .next_divider
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 12, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2240, inst: 1419
INC %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 13, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2242, inst: 1420
INC %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 13, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2242, inst: 1420
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 13, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2245, inst: 1421
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 13, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2245, inst: 1421
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 13, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2245, inst: 1421
JNE .next_number
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 13, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2246, inst: 1422
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 13, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2247, inst: 1423
JE .exit
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 13, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2248, inst: 1424
JMP .next_divider
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 13, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2249, inst: 1425
INC %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 14, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2251, inst: 1426
INC %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 14, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2251, inst: 1426
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 14, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2254, inst: 1427
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 14, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2254, inst: 1427
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 14, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2254, inst: 1427
JNE .next_number
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 14, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2255, inst: 1428
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 14, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2256, inst: 1429
JE .exit
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 14, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2257, inst: 1430
JMP .next_divider
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 14, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2258, inst: 1431
INC %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 15, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2260, inst: 1432
INC %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 15, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2260, inst: 1432
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 15, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2263, inst: 1433
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 15, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2263, inst: 1433
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 15, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2263, inst: 1433
JNE .next_number
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 15, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2264, inst: 1434
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 15, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2265, inst: 1435
JE .exit
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 15, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2266, inst: 1436
JMP .next_divider
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 15, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2267, inst: 1437
INC %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 16, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2269, inst: 1438
INC %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 16, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2269, inst: 1438
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 16, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2272, inst: 1439
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 16, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2272, inst: 1439
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 16, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2272, inst: 1439
JNE .next_number
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 16, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2273, inst: 1440
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 16, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2274, inst: 1441
JE .exit
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 16, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2275, inst: 1442
JMP .next_divider
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 16, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2276, inst: 1443
INC %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 17, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2278, inst: 1444
INC %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 17, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2278, inst: 1444
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 17, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2281, inst: 1445
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 17, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2281, inst: 1445
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 17, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2281, inst: 1445
JNE .next_number
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 17, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2282, inst: 1446
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 17, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2283, inst: 1447
JE .exit
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 17, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2284, inst: 1448
JMP .next_divider
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 17, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2285, inst: 1449
INC %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 18, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2287, inst: 1450
INC %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 18, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2287, inst: 1450
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 18, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2290, inst: 1451
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 18, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2290, inst: 1451
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 18, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2290, inst: 1451
JNE .next_number
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 18, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2291, inst: 1452
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 18, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2292, inst: 1453
JE .exit
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 18, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2293, inst: 1454
JMP .next_divider
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 18, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2294, inst: 1455
INC %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 19, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2296, inst: 1456
INC %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 19, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2296, inst: 1456
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 19, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2299, inst: 1457
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 19, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2299, inst: 1457
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 19, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2299, inst: 1457
JNE .next_number
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 19, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2300, inst: 1458
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 19, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2301, inst: 1459
JE .exit
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 19, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2302, inst: 1460
JMP .next_divider
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 19, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2303, inst: 1461
INC %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 20, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2305, inst: 1462
INC %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 20, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
ALU {'N': True, 'Z': False, 'V': False, 'C': True}
Clock: tick: 2305, inst: 1462
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 20, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2308, inst: 1463
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 20, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2308, inst: 1463
MOD %RBX, %RAX, %RDX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 20, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2308, inst: 1463
JNE .next_number
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 20, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2309, inst: 1464
CMP %RDX, #MAX_DIVIDER
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 20, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2310, inst: 1465
JE .exit
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 20, 'RSX': 0, 'RIP': 24, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2311, inst: 1466
232792560PUTN %RAX
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 20, 'RSX': 0, 'RIP': 25, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2312, inst: 1467

PUTC 10
Registers: {'RAX': 232792560, 'RBX': 0, 'RDX': 20, 'RSX': 0, 'RIP': 26, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 2313, inst: 1468
