// Seed: 2020189172
module module_0 (
    input supply1 id_0,
    input wor id_1,
    input wand id_2
);
  parameter id_4 = -1;
  assign module_1.id_1 = 0;
  wire id_5;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    input tri0 id_2,
    output uwire id_3
);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  logic id_3;
  ;
  assign module_3.\id_10 = 0;
endmodule
module module_3 #(
    parameter id_2 = 32'd3,
    parameter id_9 = 32'd0
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output tri0 id_7;
  input logic [7:0] id_6;
  input wire id_5;
  inout wire id_4;
  inout reg id_3;
  input wire _id_2;
  input wire id_1;
  always @(*) begin : LABEL_0
    id_3 <= -1;
  end
  assign id_3 = id_2;
  wire id_8;
  module_2 modCall_1 (
      id_8,
      id_7
  );
  assign id_7 = 1;
  always @(posedge "") id_3 <= 1;
  logic [-1 : id_2] _id_9;
  logic \id_10 [id_9 : -1 'h0] = id_3 == -1;
endmodule : SymbolIdentifier
