{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651023952841 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651023952841 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 26 20:45:52 2022 " "Processing started: Tue Apr 26 20:45:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651023952841 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651023952841 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off trisc2 -c trisc2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off trisc2 -c trisc2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651023952841 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651023953154 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651023953154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sho/onedrive/desktop/digitallogicverilog/ramtestercode/binary2seven/binary2seven.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sho/onedrive/desktop/digitallogicverilog/ramtestercode/binary2seven/binary2seven.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary2seven " "Found entity 1: binary2seven" {  } { { "../RAMtesterCode/binary2seven/binary2seven.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/RAMtesterCode/binary2seven/binary2seven.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651023958474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651023958474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sho/onedrive/desktop/digitallogicverilog/ramtestercode/binup/binup.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sho/onedrive/desktop/digitallogicverilog/ramtestercode/binup/binup.v" { { "Info" "ISGN_ENTITY_NAME" "1 BinUp " "Found entity 1: BinUp" {  } { { "../RAMtesterCode/BinUp/BinUp.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/RAMtesterCode/BinUp/BinUp.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651023958474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651023958474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sho/onedrive/desktop/digitallogicverilog/ramtestercode/lab11ram/lab11ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sho/onedrive/desktop/digitallogicverilog/ramtestercode/lab11ram/lab11ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab11RAM " "Found entity 1: Lab11RAM" {  } { { "../RAMtesterCode/Lab11RAM/Lab11RAM.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/RAMtesterCode/Lab11RAM/Lab11RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651023958474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651023958474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sho/onedrive/desktop/digitallogicverilog/ramtestercode/onofftoggle/onofftoggle.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sho/onedrive/desktop/digitallogicverilog/ramtestercode/onofftoggle/onofftoggle.v" { { "Info" "ISGN_ENTITY_NAME" "1 OnOffToggle " "Found entity 1: OnOffToggle" {  } { { "../RAMtesterCode/OnOffToggle/OnOffToggle.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/RAMtesterCode/OnOffToggle/OnOffToggle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651023958474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651023958474 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c0 C0 trisc2.v(7) " "Verilog HDL Declaration information at trisc2.v(7): object \"c0\" differs only in case from object \"C0\" in the same scope" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651023958474 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c1 C1 trisc2.v(7) " "Verilog HDL Declaration information at trisc2.v(7): object \"c1\" differs only in case from object \"C1\" in the same scope" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651023958474 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c2 C2 trisc2.v(7) " "Verilog HDL Declaration information at trisc2.v(7): object \"c2\" differs only in case from object \"C2\" in the same scope" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651023958474 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c3 C3 trisc2.v(7) " "Verilog HDL Declaration information at trisc2.v(7): object \"c3\" differs only in case from object \"C3\" in the same scope" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651023958474 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c4 C4 trisc2.v(7) " "Verilog HDL Declaration information at trisc2.v(7): object \"c4\" differs only in case from object \"C4\" in the same scope" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651023958474 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c5 C5 trisc2.v(7) " "Verilog HDL Declaration information at trisc2.v(7): object \"c5\" differs only in case from object \"C5\" in the same scope" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651023958474 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c7 C7 trisc2.v(7) " "Verilog HDL Declaration information at trisc2.v(7): object \"c7\" differs only in case from object \"C7\" in the same scope" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651023958474 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c8 C8 trisc2.v(7) " "Verilog HDL Declaration information at trisc2.v(7): object \"c8\" differs only in case from object \"C8\" in the same scope" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651023958474 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c9 C9 trisc2.v(7) " "Verilog HDL Declaration information at trisc2.v(7): object \"c9\" differs only in case from object \"C9\" in the same scope" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651023958474 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c10 C10 trisc2.v(7) " "Verilog HDL Declaration information at trisc2.v(7): object \"c10\" differs only in case from object \"C10\" in the same scope" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651023958474 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c11 C11 trisc2.v(7) " "Verilog HDL Declaration information at trisc2.v(7): object \"c11\" differs only in case from object \"C11\" in the same scope" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651023958474 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c12 C12 trisc2.v(7) " "Verilog HDL Declaration information at trisc2.v(7): object \"c12\" differs only in case from object \"C12\" in the same scope" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651023958474 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c13 C13 trisc2.v(7) " "Verilog HDL Declaration information at trisc2.v(7): object \"c13\" differs only in case from object \"C13\" in the same scope" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651023958474 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c14 C14 trisc2.v(8) " "Verilog HDL Declaration information at trisc2.v(8): object \"c14\" differs only in case from object \"C14\" in the same scope" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651023958474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trisc2.v 1 1 " "Found 1 design units, including 1 entities, in source file trisc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 trisc2 " "Found entity 1: trisc2" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651023958474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651023958474 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "trisc2 " "Elaborating entity \"trisc2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651023958521 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "ramAddress trisc2.v(14) " "Verilog HDL warning at trisc2.v(14): object ramAddress used but never assigned" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 14 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1651023958521 "|trisc2"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "C4 trisc2.v(15) " "Verilog HDL warning at trisc2.v(15): object C4 used but never assigned" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 15 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1651023958521 "|trisc2"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "MDI trisc2.v(16) " "Verilog HDL warning at trisc2.v(16): object MDI used but never assigned" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 16 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1651023958521 "|trisc2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ramAddress 0 trisc2.v(14) " "Net \"ramAddress\" at trisc2.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651023958521 "|trisc2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MDI 0 trisc2.v(16) " "Net \"MDI\" at trisc2.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651023958521 "|trisc2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "c5 0 trisc2.v(7) " "Net \"c5\" at trisc2.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651023958521 "|trisc2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "C4 0 trisc2.v(15) " "Net \"C4\" at trisc2.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651023958521 "|trisc2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PChex trisc2.v(5) " "Output port \"PChex\" at trisc2.v(5) has no driver" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651023958521 "|trisc2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MARhex trisc2.v(5) " "Output port \"MARhex\" at trisc2.v(5) has no driver" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651023958521 "|trisc2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MDout trisc2.v(6) " "Output port \"MDout\" at trisc2.v(6) has no driver" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651023958521 "|trisc2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MDin trisc2.v(6) " "Output port \"MDin\" at trisc2.v(6) has no driver" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651023958521 "|trisc2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c0 trisc2.v(7) " "Output port \"c0\" at trisc2.v(7) has no driver" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651023958521 "|trisc2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c1 trisc2.v(7) " "Output port \"c1\" at trisc2.v(7) has no driver" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651023958521 "|trisc2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c2 trisc2.v(7) " "Output port \"c2\" at trisc2.v(7) has no driver" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651023958521 "|trisc2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c3 trisc2.v(7) " "Output port \"c3\" at trisc2.v(7) has no driver" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651023958521 "|trisc2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c4 trisc2.v(7) " "Output port \"c4\" at trisc2.v(7) has no driver" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651023958521 "|trisc2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c7 trisc2.v(7) " "Output port \"c7\" at trisc2.v(7) has no driver" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651023958521 "|trisc2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c8 trisc2.v(7) " "Output port \"c8\" at trisc2.v(7) has no driver" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651023958521 "|trisc2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c9 trisc2.v(7) " "Output port \"c9\" at trisc2.v(7) has no driver" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651023958521 "|trisc2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c10 trisc2.v(7) " "Output port \"c10\" at trisc2.v(7) has no driver" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651023958521 "|trisc2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c11 trisc2.v(7) " "Output port \"c11\" at trisc2.v(7) has no driver" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651023958521 "|trisc2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c12 trisc2.v(7) " "Output port \"c12\" at trisc2.v(7) has no driver" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651023958521 "|trisc2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c13 trisc2.v(7) " "Output port \"c13\" at trisc2.v(7) has no driver" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651023958521 "|trisc2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c14 trisc2.v(8) " "Output port \"c14\" at trisc2.v(8) has no driver" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651023958521 "|trisc2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnOffToggle OnOffToggle:DivideX2 " "Elaborating entity \"OnOffToggle\" for hierarchy \"OnOffToggle:DivideX2\"" {  } { { "trisc2.v" "DivideX2" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651023958521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinUp BinUp:AddressGen " "Elaborating entity \"BinUp\" for hierarchy \"BinUp:AddressGen\"" {  } { { "trisc2.v" "AddressGen" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651023958521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab11RAM Lab11RAM:RAM " "Elaborating entity \"Lab11RAM\" for hierarchy \"Lab11RAM:RAM\"" {  } { { "trisc2.v" "RAM" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651023958521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Lab11RAM:RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Lab11RAM:RAM\|altsyncram:altsyncram_component\"" {  } { { "../RAMtesterCode/Lab11RAM/Lab11RAM.v" "altsyncram_component" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/RAMtesterCode/Lab11RAM/Lab11RAM.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651023958553 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab11RAM:RAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Lab11RAM:RAM\|altsyncram:altsyncram_component\"" {  } { { "../RAMtesterCode/Lab11RAM/Lab11RAM.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/RAMtesterCode/Lab11RAM/Lab11RAM.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651023958553 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Lab11RAM:RAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"Lab11RAM:RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651023958553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651023958553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651023958553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651023958553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651023958553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651023958553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651023958553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651023958553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651023958553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651023958553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651023958553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651023958553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651023958553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651023958553 ""}  } { { "../RAMtesterCode/Lab11RAM/Lab11RAM.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/RAMtesterCode/Lab11RAM/Lab11RAM.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651023958553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ene1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ene1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ene1 " "Found entity 1: altsyncram_ene1" {  } { { "db/altsyncram_ene1.tdf" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/db/altsyncram_ene1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651023958599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651023958599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ene1 Lab11RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_ene1:auto_generated " "Elaborating entity \"altsyncram_ene1\" for hierarchy \"Lab11RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_ene1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651023958599 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Lab11RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_ene1:auto_generated\|q_a\[0\] " "Synthesized away node \"Lab11RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_ene1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_ene1.tdf" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/db/altsyncram_ene1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../RAMtesterCode/Lab11RAM/Lab11RAM.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/RAMtesterCode/Lab11RAM/Lab11RAM.v" 86 0 0 } } { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651023958646 "|trisc2|Lab11RAM:RAM|altsyncram:altsyncram_component|altsyncram_ene1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Lab11RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_ene1:auto_generated\|q_a\[1\] " "Synthesized away node \"Lab11RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_ene1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_ene1.tdf" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/db/altsyncram_ene1.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../RAMtesterCode/Lab11RAM/Lab11RAM.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/RAMtesterCode/Lab11RAM/Lab11RAM.v" 86 0 0 } } { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651023958646 "|trisc2|Lab11RAM:RAM|altsyncram:altsyncram_component|altsyncram_ene1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Lab11RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_ene1:auto_generated\|q_a\[2\] " "Synthesized away node \"Lab11RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_ene1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_ene1.tdf" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/db/altsyncram_ene1.tdf" 83 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../RAMtesterCode/Lab11RAM/Lab11RAM.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/RAMtesterCode/Lab11RAM/Lab11RAM.v" 86 0 0 } } { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651023958646 "|trisc2|Lab11RAM:RAM|altsyncram:altsyncram_component|altsyncram_ene1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Lab11RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_ene1:auto_generated\|q_a\[3\] " "Synthesized away node \"Lab11RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_ene1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_ene1.tdf" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/db/altsyncram_ene1.tdf" 106 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../RAMtesterCode/Lab11RAM/Lab11RAM.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/RAMtesterCode/Lab11RAM/Lab11RAM.v" 86 0 0 } } { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651023958646 "|trisc2|Lab11RAM:RAM|altsyncram:altsyncram_component|altsyncram_ene1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Lab11RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_ene1:auto_generated\|q_a\[4\] " "Synthesized away node \"Lab11RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_ene1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_ene1.tdf" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/db/altsyncram_ene1.tdf" 129 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../RAMtesterCode/Lab11RAM/Lab11RAM.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/RAMtesterCode/Lab11RAM/Lab11RAM.v" 86 0 0 } } { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651023958646 "|trisc2|Lab11RAM:RAM|altsyncram:altsyncram_component|altsyncram_ene1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Lab11RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_ene1:auto_generated\|q_a\[5\] " "Synthesized away node \"Lab11RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_ene1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_ene1.tdf" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/db/altsyncram_ene1.tdf" 152 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../RAMtesterCode/Lab11RAM/Lab11RAM.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/RAMtesterCode/Lab11RAM/Lab11RAM.v" 86 0 0 } } { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651023958646 "|trisc2|Lab11RAM:RAM|altsyncram:altsyncram_component|altsyncram_ene1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Lab11RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_ene1:auto_generated\|q_a\[6\] " "Synthesized away node \"Lab11RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_ene1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_ene1.tdf" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/db/altsyncram_ene1.tdf" 175 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../RAMtesterCode/Lab11RAM/Lab11RAM.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/RAMtesterCode/Lab11RAM/Lab11RAM.v" 86 0 0 } } { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651023958646 "|trisc2|Lab11RAM:RAM|altsyncram:altsyncram_component|altsyncram_ene1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Lab11RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_ene1:auto_generated\|q_a\[7\] " "Synthesized away node \"Lab11RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_ene1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_ene1.tdf" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/db/altsyncram_ene1.tdf" 198 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../RAMtesterCode/Lab11RAM/Lab11RAM.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/RAMtesterCode/Lab11RAM/Lab11RAM.v" 86 0 0 } } { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651023958646 "|trisc2|Lab11RAM:RAM|altsyncram:altsyncram_component|altsyncram_ene1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1651023958646 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1651023958646 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PChex\[0\] GND " "Pin \"PChex\[0\]\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651023958849 "|trisc2|PChex[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PChex\[1\] GND " "Pin \"PChex\[1\]\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651023958849 "|trisc2|PChex[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PChex\[2\] GND " "Pin \"PChex\[2\]\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651023958849 "|trisc2|PChex[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PChex\[3\] GND " "Pin \"PChex\[3\]\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651023958849 "|trisc2|PChex[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PChex\[4\] GND " "Pin \"PChex\[4\]\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651023958849 "|trisc2|PChex[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PChex\[5\] GND " "Pin \"PChex\[5\]\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651023958849 "|trisc2|PChex[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PChex\[6\] GND " "Pin \"PChex\[6\]\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651023958849 "|trisc2|PChex[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MARhex\[0\] GND " "Pin \"MARhex\[0\]\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651023958849 "|trisc2|MARhex[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MARhex\[1\] GND " "Pin \"MARhex\[1\]\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651023958849 "|trisc2|MARhex[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MARhex\[2\] GND " "Pin \"MARhex\[2\]\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651023958849 "|trisc2|MARhex[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MARhex\[3\] GND " "Pin \"MARhex\[3\]\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651023958849 "|trisc2|MARhex[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MARhex\[4\] GND " "Pin \"MARhex\[4\]\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651023958849 "|trisc2|MARhex[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MARhex\[5\] GND " "Pin \"MARhex\[5\]\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651023958849 "|trisc2|MARhex[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MARhex\[6\] GND " "Pin \"MARhex\[6\]\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651023958849 "|trisc2|MARhex[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDout\[0\] GND " "Pin \"MDout\[0\]\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651023958849 "|trisc2|MDout[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDout\[1\] GND " "Pin \"MDout\[1\]\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651023958849 "|trisc2|MDout[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDout\[2\] GND " "Pin \"MDout\[2\]\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651023958849 "|trisc2|MDout[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDout\[3\] GND " "Pin \"MDout\[3\]\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651023958849 "|trisc2|MDout[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDout\[4\] GND " "Pin \"MDout\[4\]\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651023958849 "|trisc2|MDout[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDout\[5\] GND " "Pin \"MDout\[5\]\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651023958849 "|trisc2|MDout[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDout\[6\] GND " "Pin \"MDout\[6\]\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651023958849 "|trisc2|MDout[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDout\[7\] GND " "Pin \"MDout\[7\]\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651023958849 "|trisc2|MDout[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDout\[8\] GND " "Pin \"MDout\[8\]\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651023958849 "|trisc2|MDout[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDout\[9\] GND " "Pin \"MDout\[9\]\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651023958849 "|trisc2|MDout[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDout\[10\] GND " "Pin \"MDout\[10\]\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651023958849 "|trisc2|MDout[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDout\[11\] GND " "Pin \"MDout\[11\]\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651023958849 "|trisc2|MDout[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDout\[12\] GND " "Pin \"MDout\[12\]\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651023958849 "|trisc2|MDout[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDout\[13\] GND " "Pin \"MDout\[13\]\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651023958849 "|trisc2|MDout[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDin\[0\] GND " "Pin \"MDin\[0\]\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651023958849 "|trisc2|MDin[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDin\[1\] GND " "Pin \"MDin\[1\]\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651023958849 "|trisc2|MDin[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDin\[2\] GND " "Pin \"MDin\[2\]\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651023958849 "|trisc2|MDin[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDin\[3\] GND " "Pin \"MDin\[3\]\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651023958849 "|trisc2|MDin[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDin\[4\] GND " "Pin \"MDin\[4\]\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651023958849 "|trisc2|MDin[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDin\[5\] GND " "Pin \"MDin\[5\]\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651023958849 "|trisc2|MDin[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDin\[6\] GND " "Pin \"MDin\[6\]\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651023958849 "|trisc2|MDin[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDin\[7\] GND " "Pin \"MDin\[7\]\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651023958849 "|trisc2|MDin[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDin\[8\] GND " "Pin \"MDin\[8\]\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651023958849 "|trisc2|MDin[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDin\[9\] GND " "Pin \"MDin\[9\]\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651023958849 "|trisc2|MDin[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDin\[10\] GND " "Pin \"MDin\[10\]\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651023958849 "|trisc2|MDin[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDin\[11\] GND " "Pin \"MDin\[11\]\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651023958849 "|trisc2|MDin[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDin\[12\] GND " "Pin \"MDin\[12\]\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651023958849 "|trisc2|MDin[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDin\[13\] GND " "Pin \"MDin\[13\]\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651023958849 "|trisc2|MDin[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c0 GND " "Pin \"c0\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651023958849 "|trisc2|c0"} { "Warning" "WMLS_MLS_STUCK_PIN" "c1 GND " "Pin \"c1\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651023958849 "|trisc2|c1"} { "Warning" "WMLS_MLS_STUCK_PIN" "c2 GND " "Pin \"c2\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651023958849 "|trisc2|c2"} { "Warning" "WMLS_MLS_STUCK_PIN" "c3 GND " "Pin \"c3\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651023958849 "|trisc2|c3"} { "Warning" "WMLS_MLS_STUCK_PIN" "c4 GND " "Pin \"c4\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651023958849 "|trisc2|c4"} { "Warning" "WMLS_MLS_STUCK_PIN" "c5 GND " "Pin \"c5\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651023958849 "|trisc2|c5"} { "Warning" "WMLS_MLS_STUCK_PIN" "c7 GND " "Pin \"c7\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651023958849 "|trisc2|c7"} { "Warning" "WMLS_MLS_STUCK_PIN" "c8 GND " "Pin \"c8\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651023958849 "|trisc2|c8"} { "Warning" "WMLS_MLS_STUCK_PIN" "c9 GND " "Pin \"c9\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651023958849 "|trisc2|c9"} { "Warning" "WMLS_MLS_STUCK_PIN" "c10 GND " "Pin \"c10\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651023958849 "|trisc2|c10"} { "Warning" "WMLS_MLS_STUCK_PIN" "c11 GND " "Pin \"c11\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651023958849 "|trisc2|c11"} { "Warning" "WMLS_MLS_STUCK_PIN" "c12 GND " "Pin \"c12\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651023958849 "|trisc2|c12"} { "Warning" "WMLS_MLS_STUCK_PIN" "c13 GND " "Pin \"c13\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651023958849 "|trisc2|c13"} { "Warning" "WMLS_MLS_STUCK_PIN" "c14 GND " "Pin \"c14\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651023958849 "|trisc2|c14"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1651023958849 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651023958849 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/output_files/trisc2.map.smsg " "Generated suppressed messages file C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/output_files/trisc2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651023958865 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651023958990 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651023958990 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mode " "No output dependent on input pin \"Mode\"" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651023959021 "|trisc2|Mode"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ClockIn " "No output dependent on input pin \"ClockIn\"" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651023959021 "|trisc2|ClockIn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ClearAddGen " "No output dependent on input pin \"ClearAddGen\"" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651023959021 "|trisc2|ClearAddGen"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RW " "No output dependent on input pin \"RW\"" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651023959021 "|trisc2|RW"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DataIn\[0\] " "No output dependent on input pin \"DataIn\[0\]\"" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651023959021 "|trisc2|DataIn[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DataIn\[1\] " "No output dependent on input pin \"DataIn\[1\]\"" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651023959021 "|trisc2|DataIn[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DataIn\[2\] " "No output dependent on input pin \"DataIn\[2\]\"" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651023959021 "|trisc2|DataIn[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DataIn\[3\] " "No output dependent on input pin \"DataIn\[3\]\"" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651023959021 "|trisc2|DataIn[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DataIn\[4\] " "No output dependent on input pin \"DataIn\[4\]\"" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651023959021 "|trisc2|DataIn[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DataIn\[5\] " "No output dependent on input pin \"DataIn\[5\]\"" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651023959021 "|trisc2|DataIn[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DataIn\[6\] " "No output dependent on input pin \"DataIn\[6\]\"" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651023959021 "|trisc2|DataIn[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DataIn\[7\] " "No output dependent on input pin \"DataIn\[7\]\"" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651023959021 "|trisc2|DataIn[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "startStop " "No output dependent on input pin \"startStop\"" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651023959021 "|trisc2|startStop"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651023959021 "|trisc2|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1651023959021 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "70 " "Implemented 70 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651023959021 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651023959021 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651023959021 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 107 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 107 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4739 " "Peak virtual memory: 4739 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651023959037 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 26 20:45:59 2022 " "Processing ended: Tue Apr 26 20:45:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651023959037 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651023959037 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651023959037 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651023959037 ""}
