LIBRARY ieee;
USE ieee.std_logic_1164.all;

entity BCD is
port(	V: IN std_logic_vector (3 downto 0);
		M: OUT std_logic_vector (4 downto 0));
end BCD;

