# Port Name       Bits            Verilog Type    SystemC Type
pgpTxClk          1               bit             sc_logic
pgpTxRst          1               bit             sc_logic
vcTxValid         1               bit             sc_logic
vcTxReady         1               bit             sc_logic
vcTxSOF           1               bit             sc_logic
vcTxEOF           1               bit             sc_logic
vcTxEOFE          1               bit             sc_logic
vcTxDataLow       32              bit_vector      sc_lv
vcTxDataHigh      32              bit_vector      sc_lv
vcRemBuffAFull    1               bit             sc_logic
vcRemBuffFull     1               bit             sc_logic
pgpRxClk          1               bit             sc_logic
pgpRxRst          1               bit             sc_logic
vcRxValid         1               bit             sc_logic
vcRxSOF           1               bit             sc_logic
vcRxEOF           1               bit             sc_logic
vcRxEOFE          1               bit             sc_logic
vcRxDataLow       32              bit_vector      sc_lv
vcRxDataHigh      32              bit_vector      sc_lv
vcLocBuffAFull    1               bit             sc_logic
vcLocBuffFull     1               bit             sc_logic
pgpLinkReady      1               bit             sc_logic
vcWidth           2               bit_vector      sc_lv
vcNum             2               bit_vector      sc_lv
