{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port ddr4_clk -pg 1 -y 430 -defaultsOSRD
preplace port sys_rst -pg 1 -y 210 -defaultsOSRD
preplace port ddr4_rtl -pg 1 -y 410 -defaultsOSRD
preplace port sys_clk -pg 1 -y 190 -defaultsOSRD
preplace port S_AXIS_S2MM_0 -pg 1 -y 80 -defaultsOSRD
preplace port M_AXIS_MM2S_STS_0 -pg 1 -y 180 -defaultsOSRD
preplace port ddr4_init_done -pg 1 -y 430 -defaultsOSRD
preplace port M_AXIS_MM2S_0 -pg 1 -y 200 -defaultsOSRD
preplace port S_AXIS_S2MM_CMD_0 -pg 1 -y 100 -defaultsOSRD
preplace port S_AXIS_MM2S_CMD_0 -pg 1 -y 120 -defaultsOSRD
preplace port M_AXIS_S2MM_STS_0 -pg 1 -y 160 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 2 -y 220 -defaultsOSRD
preplace inst rst_ddr4_300M -pg 1 -lvl 2 -y 590 -defaultsOSRD
preplace inst axi_datamover_0 -pg 1 -lvl 3 -y 180 -defaultsOSRD
preplace inst ddr4_0 -pg 1 -lvl 3 -y 460 -defaultsOSRD
preplace inst rst_sys_200M -pg 1 -lvl 1 -y 230 -defaultsOSRD
preplace netloc axi_datamover_0_M_AXIS_S2MM_STS 1 3 1 NJ
preplace netloc axi_datamover_0_M_AXIS_MM2S_STS 1 3 1 NJ
preplace netloc sys_rst_1 1 0 3 20 340 NJ 340 750J
preplace netloc ddr4_0_c0_init_calib_complete 1 3 1 NJ
preplace netloc rst_ddr4_300M_peripheral_aresetn 1 2 1 770
preplace netloc axi_datamover_0_M_AXI_S2MM 1 1 3 390 20 NJ 20 1180
preplace netloc axi_smc_M00_AXI 1 2 1 760
preplace netloc ddr4_0_c0_ddr4_ui_clk_sync_rst 1 1 3 400 350 NJ 350 1190
preplace netloc sys_clk_1 1 0 3 30 330 370 330 770
preplace netloc S_AXIS_MM2S_CMD_0_1 1 0 3 NJ 120 NJ 120 NJ
preplace netloc S_AXIS_S2MM_0_1 1 0 3 NJ 80 NJ 80 NJ
preplace netloc diff_clock_rtl_0_1 1 0 3 NJ 430 NJ 430 NJ
preplace netloc S_AXIS_S2MM_CMD_0_1 1 0 3 NJ 100 NJ 100 NJ
preplace netloc axi_datamover_0_M_AXIS_MM2S 1 3 1 NJ
preplace netloc ddr4_0_C0_DDR4 1 3 1 NJ
preplace netloc rst_ddr4_0_300M_peripheral_aresetn 1 1 2 380 320 780
preplace netloc axi_datamover_0_M_AXI_MM2S 1 1 3 370 10 NJ 10 1190
preplace netloc ddr4_0_c0_ddr4_ui_clk 1 1 3 390 490 740J 570 1180
levelinfo -pg 1 0 200 570 980 1210 -top 0 -bot 690
"
}
{
   "da_axi4_cnt":"2",
   "da_board_cnt":"11",
   "da_clkrst_cnt":"8"
}
