

================================================================
== Vitis HLS Report for 'kernel_matmul'
================================================================
* Date:           Mon Sep 15 13:34:09 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        matmul_simple_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                   |                                        |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                      Instance                     |                 Module                 |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176  |kernel_matmul_Pipeline_VITIS_LOOP_17_1  |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187  |kernel_matmul_Pipeline_VITIS_LOOP_26_3  |      782|      782|  7.820 us|  7.820 us|  769|  769|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip    |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |    Count   | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------------+----------+
        |- VITIS_LOOP_23_2  |   606720|  1617920|       790|          -|          -|  768 ~ 2048|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.48>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 11 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [kernel_matmul.cpp:23]   --->   Operation 12 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.00ns)   --->   "%col_size_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %col_size"   --->   Operation 13 'read' 'col_size_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 14 [1/1] (1.00ns)   --->   "%vec_size_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %vec_size"   --->   Operation 14 'read' 'vec_size_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 15 [1/1] (1.00ns)   --->   "%o_vec_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %o_vec"   --->   Operation 15 'read' 'o_vec_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 16 [1/1] (1.00ns)   --->   "%i_mat_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %i_mat"   --->   Operation 16 'read' 'i_mat_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 17 [1/1] (1.00ns)   --->   "%i_vec_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %i_vec"   --->   Operation 17 'read' 'i_vec_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sum_loc = alloca i64 1"   --->   Operation 18 'alloca' 'sum_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.20ns)   --->   "%vec_local = alloca i64 1" [kernel_matmul.cpp:14]   --->   Operation 19 'alloca' 'vec_local' <Predicate = true> <Delay = 1.20>
ST_1 : Operation 20 [1/1] (0.88ns)   --->   "%empty = icmp_sgt  i32 %vec_size_read, i32 0"   --->   Operation 20 'icmp' 'empty' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node select_ln17)   --->   "%xor_ln17 = xor i32 %vec_size_read, i32 4294967295" [kernel_matmul.cpp:17]   --->   Operation 21 'xor' 'xor_ln17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln17 = select i1 %empty, i32 %xor_ln17, i32 4294967295" [kernel_matmul.cpp:17]   --->   Operation 22 'select' 'select_ln17' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.88ns)   --->   "%empty_23 = icmp_ugt  i32 %select_ln17, i32 4294966527" [kernel_matmul.cpp:17]   --->   Operation 23 'icmp' 'empty_23' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node select_ln17_1)   --->   "%xor_ln17_1 = xor i32 %select_ln17, i32 4294967295" [kernel_matmul.cpp:17]   --->   Operation 24 'xor' 'xor_ln17_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln17_1 = select i1 %empty_23, i32 %xor_ln17_1, i32 768" [kernel_matmul.cpp:17]   --->   Operation 25 'select' 'select_ln17_1' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [2/2] (1.26ns)   --->   "%call_ln17 = call void @kernel_matmul_Pipeline_VITIS_LOOP_17_1, i32 %gmem0, i32 %select_ln17_1, i64 %i_vec_read, i32 %vec_local" [kernel_matmul.cpp:17]   --->   Operation 26 'call' 'call_ln17' <Predicate = true> <Delay = 1.26> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln23 = store i64 0, i64 %i_1" [kernel_matmul.cpp:23]   --->   Operation 27 'store' 'store_ln23' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%store_ln0 = store i62 0, i62 %phi_mul"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.21>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_14" [kernel_matmul.cpp:4]   --->   Operation 29 'spectopmodule' 'spectopmodule_ln4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem1"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %i_vec, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %i_vec, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %i_mat, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %i_mat, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %o_vec, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %o_vec, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %vec_size"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vec_size, void @empty_4, i32 4294967295, i32 4294967295, void @empty_11, i32 0, i32 0, void @empty_5, void @empty_12, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vec_size, void @empty_8, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %col_size"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %col_size, void @empty_4, i32 4294967295, i32 4294967295, void @empty_11, i32 0, i32 0, void @empty_5, void @empty_13, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %col_size, void @empty_8, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%vec_size_cast = sext i32 %vec_size_read"   --->   Operation 47 'sext' 'vec_size_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/2] (0.00ns)   --->   "%call_ln17 = call void @kernel_matmul_Pipeline_VITIS_LOOP_17_1, i32 %gmem0, i32 %select_ln17_1, i64 %i_vec_read, i32 %vec_local" [kernel_matmul.cpp:17]   --->   Operation 48 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 49 [1/1] (0.88ns)   --->   "%empty_24 = icmp_sgt  i32 %col_size_read, i32 0"   --->   Operation 49 'icmp' 'empty_24' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln23)   --->   "%xor_ln23 = xor i32 %col_size_read, i32 4294967295" [kernel_matmul.cpp:23]   --->   Operation 50 'xor' 'xor_ln23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln23 = select i1 %empty_24, i32 %xor_ln23, i32 4294967295" [kernel_matmul.cpp:23]   --->   Operation 51 'select' 'select_ln23' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.88ns)   --->   "%empty_25 = icmp_ugt  i32 %select_ln23, i32 4294965247" [kernel_matmul.cpp:23]   --->   Operation 52 'icmp' 'empty_25' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln23_1)   --->   "%xor_ln23_1 = xor i32 %select_ln23, i32 4294967295" [kernel_matmul.cpp:23]   --->   Operation 53 'xor' 'xor_ln23_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln23_1 = select i1 %empty_25, i32 %xor_ln23_1, i32 2048" [kernel_matmul.cpp:23]   --->   Operation 54 'select' 'select_ln23_1' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln23 = sext i32 %select_ln23_1" [kernel_matmul.cpp:23]   --->   Operation 55 'sext' 'sext_ln23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.cond5" [kernel_matmul.cpp:23]   --->   Operation 56 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.41>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%phi_mul_load = load i62 %phi_mul" [kernel_matmul.cpp:23]   --->   Operation 57 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%i = load i64 %i_1" [kernel_matmul.cpp:23]   --->   Operation 58 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.12ns)   --->   "%add_ln23_1 = add i62 %phi_mul_load, i62 %vec_size_cast" [kernel_matmul.cpp:23]   --->   Operation 59 'add' 'add_ln23_1' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (1.14ns)   --->   "%icmp_ln23 = icmp_eq  i64 %i, i64 %sext_ln23" [kernel_matmul.cpp:23]   --->   Operation 60 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (1.14ns)   --->   "%add_ln23 = add i64 %i, i64 1" [kernel_matmul.cpp:23]   --->   Operation 61 'add' 'add_ln23' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %VITIS_LOOP_26_3, void %for.end32" [kernel_matmul.cpp:23]   --->   Operation 62 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [2/2] (2.26ns)   --->   "%call_ln17 = call void @kernel_matmul_Pipeline_VITIS_LOOP_26_3, i32 %gmem1, i32 %select_ln17_1, i32 %vec_local, i62 %phi_mul_load, i64 %i_mat_read, i32 %sum_loc" [kernel_matmul.cpp:17]   --->   Operation 63 'call' 'call_ln17' <Predicate = (!icmp_ln23)> <Delay = 2.26> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node add_ln31)   --->   "%shl_ln31 = shl i64 %i, i64 2" [kernel_matmul.cpp:31]   --->   Operation 64 'shl' 'shl_ln31' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln31 = add i64 %shl_ln31, i64 %o_vec_read" [kernel_matmul.cpp:31]   --->   Operation 65 'add' 'add_ln31' <Predicate = (!icmp_ln23)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln31, i32 2, i32 63" [kernel_matmul.cpp:31]   --->   Operation 66 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i62 %trunc_ln2" [kernel_matmul.cpp:31]   --->   Operation 67 'sext' 'sext_ln31' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln31" [kernel_matmul.cpp:31]   --->   Operation 68 'getelementptr' 'gmem0_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.38ns)   --->   "%store_ln23 = store i64 %add_ln23, i64 %i_1" [kernel_matmul.cpp:23]   --->   Operation 69 'store' 'store_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.38>
ST_3 : Operation 70 [1/1] (0.38ns)   --->   "%store_ln23 = store i62 %add_ln23_1, i62 %phi_mul" [kernel_matmul.cpp:23]   --->   Operation 70 'store' 'store_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.38>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%ret_ln33 = ret" [kernel_matmul.cpp:33]   --->   Operation 71 'ret' 'ret_ln33' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 72 [1/2] (0.00ns)   --->   "%call_ln17 = call void @kernel_matmul_Pipeline_VITIS_LOOP_26_3, i32 %gmem1, i32 %select_ln17_1, i32 %vec_local, i62 %phi_mul_load, i64 %i_mat_read, i32 %sum_loc" [kernel_matmul.cpp:17]   --->   Operation 72 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 73 [1/1] (7.30ns)   --->   "%gmem0_addr_1_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [kernel_matmul.cpp:31]   --->   Operation 73 'writereq' 'gmem0_addr_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%sum_loc_load = load i32 %sum_loc"   --->   Operation 74 'load' 'sum_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%bitcast_ln31 = bitcast i32 %sum_loc_load" [kernel_matmul.cpp:31]   --->   Operation 75 'bitcast' 'bitcast_ln31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (7.30ns)   --->   "%write_ln31 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem0_addr, i32 %bitcast_ln31, i4 15" [kernel_matmul.cpp:31]   --->   Operation 76 'write' 'write_ln31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 77 [5/5] (7.30ns)   --->   "%gmem0_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr" [kernel_matmul.cpp:31]   --->   Operation 77 'writeresp' 'gmem0_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 78 [4/5] (7.30ns)   --->   "%gmem0_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr" [kernel_matmul.cpp:31]   --->   Operation 78 'writeresp' 'gmem0_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 79 [3/5] (7.30ns)   --->   "%gmem0_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr" [kernel_matmul.cpp:31]   --->   Operation 79 'writeresp' 'gmem0_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 80 [2/5] (7.30ns)   --->   "%gmem0_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr" [kernel_matmul.cpp:31]   --->   Operation 80 'writeresp' 'gmem0_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%speclooptripcount_ln24 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 2048, i64 1408" [kernel_matmul.cpp:24]   --->   Operation 81 'speclooptripcount' 'speclooptripcount_ln24' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [kernel_matmul.cpp:23]   --->   Operation 82 'specloopname' 'specloopname_ln23' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/5] (7.30ns)   --->   "%gmem0_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr" [kernel_matmul.cpp:31]   --->   Operation 83 'writeresp' 'gmem0_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.cond5" [kernel_matmul.cpp:23]   --->   Operation 84 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ i_vec]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ i_mat]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ o_vec]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ vec_size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ col_size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_mul                (alloca           ) [ 01111111111]
i_1                    (alloca           ) [ 01111111111]
col_size_read          (read             ) [ 00100000000]
vec_size_read          (read             ) [ 00100000000]
o_vec_read             (read             ) [ 00111111111]
i_mat_read             (read             ) [ 00111111111]
i_vec_read             (read             ) [ 00100000000]
sum_loc                (alloca           ) [ 00111111111]
vec_local              (alloca           ) [ 00111111111]
empty                  (icmp             ) [ 00000000000]
xor_ln17               (xor              ) [ 00000000000]
select_ln17            (select           ) [ 00000000000]
empty_23               (icmp             ) [ 00000000000]
xor_ln17_1             (xor              ) [ 00000000000]
select_ln17_1          (select           ) [ 00111111111]
store_ln23             (store            ) [ 00000000000]
store_ln0              (store            ) [ 00000000000]
spectopmodule_ln4      (spectopmodule    ) [ 00000000000]
specinterface_ln0      (specinterface    ) [ 00000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000]
specinterface_ln0      (specinterface    ) [ 00000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000]
specinterface_ln0      (specinterface    ) [ 00000000000]
specinterface_ln0      (specinterface    ) [ 00000000000]
specinterface_ln0      (specinterface    ) [ 00000000000]
specinterface_ln0      (specinterface    ) [ 00000000000]
specinterface_ln0      (specinterface    ) [ 00000000000]
specinterface_ln0      (specinterface    ) [ 00000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000]
specinterface_ln0      (specinterface    ) [ 00000000000]
specinterface_ln0      (specinterface    ) [ 00000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000]
specinterface_ln0      (specinterface    ) [ 00000000000]
specinterface_ln0      (specinterface    ) [ 00000000000]
specinterface_ln0      (specinterface    ) [ 00000000000]
vec_size_cast          (sext             ) [ 00011111111]
call_ln17              (call             ) [ 00000000000]
empty_24               (icmp             ) [ 00000000000]
xor_ln23               (xor              ) [ 00000000000]
select_ln23            (select           ) [ 00000000000]
empty_25               (icmp             ) [ 00000000000]
xor_ln23_1             (xor              ) [ 00000000000]
select_ln23_1          (select           ) [ 00000000000]
sext_ln23              (sext             ) [ 00011111111]
br_ln23                (br               ) [ 00000000000]
phi_mul_load           (load             ) [ 00001000000]
i                      (load             ) [ 00000000000]
add_ln23_1             (add              ) [ 00000000000]
icmp_ln23              (icmp             ) [ 00011111111]
add_ln23               (add              ) [ 00000000000]
br_ln23                (br               ) [ 00000000000]
shl_ln31               (shl              ) [ 00000000000]
add_ln31               (add              ) [ 00000000000]
trunc_ln2              (partselect       ) [ 00000000000]
sext_ln31              (sext             ) [ 00000000000]
gmem0_addr             (getelementptr    ) [ 00001111111]
store_ln23             (store            ) [ 00000000000]
store_ln23             (store            ) [ 00000000000]
ret_ln33               (ret              ) [ 00000000000]
call_ln17              (call             ) [ 00000000000]
gmem0_addr_1_req       (writereq         ) [ 00000000000]
sum_loc_load           (load             ) [ 00000000000]
bitcast_ln31           (bitcast          ) [ 00000000000]
write_ln31             (write            ) [ 00000000000]
speclooptripcount_ln24 (speclooptripcount) [ 00000000000]
specloopname_ln23      (specloopname     ) [ 00000000000]
gmem0_addr_1_resp      (writeresp        ) [ 00000000000]
br_ln23                (br               ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="i_vec">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_vec"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="i_mat">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_mat"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="o_vec">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_vec"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="vec_size">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vec_size"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="col_size">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_size"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_matmul_Pipeline_VITIS_LOOP_17_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_matmul_Pipeline_VITIS_LOOP_26_3"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="phi_mul_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="i_1_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="sum_loc_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_loc/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="vec_local_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="vec_local/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="col_size_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="col_size_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="vec_size_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="vec_size_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="o_vec_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="64" slack="0"/>
<pin id="140" dir="0" index="1" bw="64" slack="0"/>
<pin id="141" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="o_vec_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="i_mat_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="64" slack="0"/>
<pin id="146" dir="0" index="1" bw="64" slack="0"/>
<pin id="147" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_mat_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="i_vec_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="64" slack="0"/>
<pin id="152" dir="0" index="1" bw="64" slack="0"/>
<pin id="153" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_vec_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="gmem0_addr_1_req_writereq_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="1"/>
<pin id="159" dir="0" index="2" bw="1" slack="0"/>
<pin id="160" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) " fcode="writereq"/>
<opset="gmem0_addr_1_req/4 "/>
</bind>
</comp>

<comp id="163" class="1004" name="write_ln31_write_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="0" slack="0"/>
<pin id="165" dir="0" index="1" bw="32" slack="2"/>
<pin id="166" dir="0" index="2" bw="32" slack="0"/>
<pin id="167" dir="0" index="3" bw="1" slack="0"/>
<pin id="168" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln31/5 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_writeresp_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="3"/>
<pin id="174" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writeresp(1158) " fcode="writeresp"/>
<opset="gmem0_addr_1_resp/6 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="0" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="0" index="2" bw="32" slack="0"/>
<pin id="180" dir="0" index="3" bw="64" slack="0"/>
<pin id="181" dir="0" index="4" bw="32" slack="0"/>
<pin id="182" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln17/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="0" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="0"/>
<pin id="190" dir="0" index="2" bw="32" slack="2"/>
<pin id="191" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="192" dir="0" index="4" bw="62" slack="0"/>
<pin id="193" dir="0" index="5" bw="64" slack="2"/>
<pin id="194" dir="0" index="6" bw="32" slack="2"/>
<pin id="195" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln17/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="empty_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="xor_ln17_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln17/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="select_ln17_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="0" index="2" bw="1" slack="0"/>
<pin id="214" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="empty_23_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_23/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="xor_ln17_1_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln17_1/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="select_ln17_1_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="0"/>
<pin id="233" dir="0" index="2" bw="11" slack="0"/>
<pin id="234" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17_1/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="store_ln23_store_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="64" slack="0"/>
<pin id="242" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="store_ln0_store_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="62" slack="0"/>
<pin id="247" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="vec_size_cast_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="1"/>
<pin id="251" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="vec_size_cast/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="empty_24_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="1"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_24/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="xor_ln23_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="1"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln23/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="select_ln23_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="0"/>
<pin id="265" dir="0" index="2" bw="1" slack="0"/>
<pin id="266" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln23/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="empty_25_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="0"/>
<pin id="273" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_25/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="xor_ln23_1_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln23_1/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="select_ln23_1_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="0"/>
<pin id="285" dir="0" index="2" bw="13" slack="0"/>
<pin id="286" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln23_1/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="sext_ln23_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln23/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="phi_mul_load_load_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="62" slack="2"/>
<pin id="296" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul_load/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="i_load_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="64" slack="2"/>
<pin id="300" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="add_ln23_1_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="62" slack="0"/>
<pin id="303" dir="0" index="1" bw="32" slack="1"/>
<pin id="304" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_1/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="icmp_ln23_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="64" slack="0"/>
<pin id="308" dir="0" index="1" bw="32" slack="1"/>
<pin id="309" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="add_ln23_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="64" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="shl_ln31_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="64" slack="0"/>
<pin id="319" dir="0" index="1" bw="3" slack="0"/>
<pin id="320" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln31/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="add_ln31_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="64" slack="0"/>
<pin id="325" dir="0" index="1" bw="64" slack="2"/>
<pin id="326" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="trunc_ln2_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="62" slack="0"/>
<pin id="330" dir="0" index="1" bw="64" slack="0"/>
<pin id="331" dir="0" index="2" bw="3" slack="0"/>
<pin id="332" dir="0" index="3" bw="7" slack="0"/>
<pin id="333" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="sext_ln31_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="62" slack="0"/>
<pin id="340" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln31/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="gmem0_addr_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="0"/>
<pin id="344" dir="0" index="1" bw="62" slack="0"/>
<pin id="345" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="store_ln23_store_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="64" slack="0"/>
<pin id="350" dir="0" index="1" bw="64" slack="2"/>
<pin id="351" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="store_ln23_store_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="62" slack="0"/>
<pin id="355" dir="0" index="1" bw="62" slack="2"/>
<pin id="356" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="sum_loc_load_load_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="4"/>
<pin id="360" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_loc_load/5 "/>
</bind>
</comp>

<comp id="361" class="1004" name="bitcast_ln31_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="0"/>
<pin id="363" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln31/5 "/>
</bind>
</comp>

<comp id="366" class="1005" name="phi_mul_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="62" slack="0"/>
<pin id="368" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul "/>
</bind>
</comp>

<comp id="373" class="1005" name="i_1_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="64" slack="0"/>
<pin id="375" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="380" class="1005" name="col_size_read_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="1"/>
<pin id="382" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="col_size_read "/>
</bind>
</comp>

<comp id="386" class="1005" name="vec_size_read_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="1"/>
<pin id="388" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="vec_size_read "/>
</bind>
</comp>

<comp id="391" class="1005" name="o_vec_read_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="64" slack="2"/>
<pin id="393" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="o_vec_read "/>
</bind>
</comp>

<comp id="396" class="1005" name="i_mat_read_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="64" slack="2"/>
<pin id="398" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="i_mat_read "/>
</bind>
</comp>

<comp id="401" class="1005" name="i_vec_read_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="64" slack="1"/>
<pin id="403" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_vec_read "/>
</bind>
</comp>

<comp id="406" class="1005" name="sum_loc_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="2"/>
<pin id="408" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sum_loc "/>
</bind>
</comp>

<comp id="412" class="1005" name="select_ln17_1_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="1"/>
<pin id="414" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln17_1 "/>
</bind>
</comp>

<comp id="418" class="1005" name="vec_size_cast_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="62" slack="1"/>
<pin id="420" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="vec_size_cast "/>
</bind>
</comp>

<comp id="423" class="1005" name="sext_ln23_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="64" slack="1"/>
<pin id="425" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln23 "/>
</bind>
</comp>

<comp id="428" class="1005" name="phi_mul_load_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="62" slack="1"/>
<pin id="430" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul_load "/>
</bind>
</comp>

<comp id="436" class="1005" name="gmem0_addr_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="1"/>
<pin id="438" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="14" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="14" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="20" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="20" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="16" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="12" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="16" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="10" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="18" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="8" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="18" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="6" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="18" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="4" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="161"><net_src comp="90" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="20" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="169"><net_src comp="92" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="94" pin="0"/><net_sink comp="163" pin=3"/></net>

<net id="175"><net_src comp="96" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="183"><net_src comp="30" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="0" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="185"><net_src comp="150" pin="2"/><net_sink comp="176" pin=3"/></net>

<net id="186"><net_src comp="122" pin="1"/><net_sink comp="176" pin=4"/></net>

<net id="196"><net_src comp="80" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="2" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="202"><net_src comp="132" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="22" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="132" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="24" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="215"><net_src comp="198" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="204" pin="2"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="24" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="222"><net_src comp="210" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="26" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="210" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="24" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="235"><net_src comp="218" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="224" pin="2"/><net_sink comp="230" pin=1"/></net>

<net id="237"><net_src comp="28" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="238"><net_src comp="230" pin="3"/><net_sink comp="176" pin=2"/></net>

<net id="243"><net_src comp="32" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="248"><net_src comp="34" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="256"><net_src comp="22" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="261"><net_src comp="24" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="252" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="257" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="269"><net_src comp="24" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="274"><net_src comp="262" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="76" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="262" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="24" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="287"><net_src comp="270" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="276" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="78" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="293"><net_src comp="282" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="294" pin="1"/><net_sink comp="187" pin=4"/></net>

<net id="305"><net_src comp="294" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="310"><net_src comp="298" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="315"><net_src comp="298" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="20" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="298" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="82" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="317" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="334"><net_src comp="84" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="323" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="336"><net_src comp="86" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="337"><net_src comp="88" pin="0"/><net_sink comp="328" pin=3"/></net>

<net id="341"><net_src comp="328" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="346"><net_src comp="0" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="338" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="311" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="357"><net_src comp="301" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="364"><net_src comp="358" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="369"><net_src comp="110" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="371"><net_src comp="366" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="372"><net_src comp="366" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="376"><net_src comp="114" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="378"><net_src comp="373" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="379"><net_src comp="373" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="383"><net_src comp="126" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="385"><net_src comp="380" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="389"><net_src comp="132" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="394"><net_src comp="138" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="399"><net_src comp="144" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="187" pin=5"/></net>

<net id="404"><net_src comp="150" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="176" pin=3"/></net>

<net id="409"><net_src comp="118" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="187" pin=6"/></net>

<net id="411"><net_src comp="406" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="415"><net_src comp="230" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="417"><net_src comp="412" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="421"><net_src comp="249" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="426"><net_src comp="290" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="431"><net_src comp="294" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="187" pin=4"/></net>

<net id="439"><net_src comp="342" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="441"><net_src comp="436" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="442"><net_src comp="436" pin="1"/><net_sink comp="171" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem0 | {4 5 6 7 8 9 10 }
 - Input state : 
	Port: kernel_matmul : gmem0 | {1 2 }
	Port: kernel_matmul : gmem1 | {3 4 }
	Port: kernel_matmul : i_vec | {1 }
	Port: kernel_matmul : i_mat | {1 }
	Port: kernel_matmul : o_vec | {1 }
	Port: kernel_matmul : vec_size | {1 }
	Port: kernel_matmul : col_size | {1 }
  - Chain level:
	State 1
		empty_23 : 1
		xor_ln17_1 : 1
		select_ln17_1 : 1
		call_ln17 : 2
		store_ln23 : 1
		store_ln0 : 1
	State 2
		empty_25 : 1
		xor_ln23_1 : 1
		select_ln23_1 : 1
		sext_ln23 : 2
	State 3
		add_ln23_1 : 1
		icmp_ln23 : 1
		add_ln23 : 1
		br_ln23 : 2
		call_ln17 : 1
		shl_ln31 : 1
		add_ln31 : 1
		trunc_ln2 : 2
		sext_ln31 : 3
		gmem0_addr : 4
		store_ln23 : 2
		store_ln23 : 2
	State 4
	State 5
		bitcast_ln31 : 1
		write_ln31 : 2
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------|---------|---------|---------|---------|
| Operation|                  Functional Unit                  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176 |    0    |    0    |    85   |   127   |
|          | grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187 |    3    |  1.548  |   511   |   655   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                    empty_fu_198                   |    0    |    0    |    0    |    39   |
|          |                  empty_23_fu_218                  |    0    |    0    |    0    |    39   |
|   icmp   |                  empty_24_fu_252                  |    0    |    0    |    0    |    39   |
|          |                  empty_25_fu_270                  |    0    |    0    |    0    |    39   |
|          |                  icmp_ln23_fu_306                 |    0    |    0    |    0    |    71   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                 add_ln23_1_fu_301                 |    0    |    0    |    0    |    69   |
|    add   |                  add_ln23_fu_311                  |    0    |    0    |    0    |    71   |
|          |                  add_ln31_fu_323                  |    0    |    0    |    0    |    71   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                  xor_ln17_fu_204                  |    0    |    0    |    0    |    32   |
|    xor   |                 xor_ln17_1_fu_224                 |    0    |    0    |    0    |    32   |
|          |                  xor_ln23_fu_257                  |    0    |    0    |    0    |    32   |
|          |                 xor_ln23_1_fu_276                 |    0    |    0    |    0    |    32   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                 select_ln17_fu_210                |    0    |    0    |    0    |    32   |
|  select  |                select_ln17_1_fu_230               |    0    |    0    |    0    |    32   |
|          |                 select_ln23_fu_262                |    0    |    0    |    0    |    32   |
|          |                select_ln23_1_fu_282               |    0    |    0    |    0    |    32   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |             col_size_read_read_fu_126             |    0    |    0    |    0    |    0    |
|          |             vec_size_read_read_fu_132             |    0    |    0    |    0    |    0    |
|   read   |               o_vec_read_read_fu_138              |    0    |    0    |    0    |    0    |
|          |               i_mat_read_read_fu_144              |    0    |    0    |    0    |    0    |
|          |               i_vec_read_read_fu_150              |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
| writereq |          gmem0_addr_1_req_writereq_fu_156         |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   write  |              write_ln31_write_fu_163              |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
| writeresp|                grp_writeresp_fu_171               |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                vec_size_cast_fu_249               |    0    |    0    |    0    |    0    |
|   sext   |                  sext_ln23_fu_290                 |    0    |    0    |    0    |    0    |
|          |                  sext_ln31_fu_338                 |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|    shl   |                  shl_ln31_fu_317                  |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|partselect|                  trunc_ln2_fu_328                 |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                   |    3    |  1.548  |   596   |   1476  |
|----------|---------------------------------------------------|---------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |  URAM  |
+---------+--------+--------+--------+--------+
|vec_local|    2   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+
|  Total  |    2   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|col_size_read_reg_380|   32   |
|  gmem0_addr_reg_436 |   32   |
|     i_1_reg_373     |   64   |
|  i_mat_read_reg_396 |   64   |
|  i_vec_read_reg_401 |   64   |
|  o_vec_read_reg_391 |   64   |
| phi_mul_load_reg_428|   62   |
|   phi_mul_reg_366   |   62   |
|select_ln17_1_reg_412|   32   |
|  sext_ln23_reg_423  |   64   |
|   sum_loc_reg_406   |   32   |
|vec_size_cast_reg_418|   62   |
|vec_size_read_reg_386|   32   |
+---------------------+--------+
|        Total        |   666  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                        Comp                       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|---------------------------------------------------|------|------|------|--------||---------||---------||---------|
| grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176 |  p2  |   2  |  32  |   64   ||    0    ||    9    |
| grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176 |  p3  |   2  |  64  |   128  ||    0    ||    9    |
| grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187 |  p4  |   2  |  62  |   124  ||    0    ||    9    |
|---------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                       Total                       |      |      |      |   316  ||  1.161  ||    0    ||    27   |
|---------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    3   |    1   |   596  |  1476  |    -   |
|   Memory  |    2   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    1   |    0   |   27   |    -   |
|  Register |    -   |    -   |    -   |   666  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    2   |    3   |    2   |  1262  |  1503  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
