INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Fri Aug  2 17:54:00 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : matvec
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.551ns  (required time - arrival time)
  Source:                 oehb3/data_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            tehb6/data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        4.142ns  (logic 0.853ns (20.594%)  route 3.289ns (79.406%))
  Logic Levels:           8  (CARRY4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 6.510 - 6.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=692, unset)          0.537     0.537    oehb3/clk
                         FDCE                                         r  oehb3/data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.175     0.712 f  oehb3/data_reg_reg[3]/Q
                         net (fo=6, unplaced)         0.466     1.178    tehb6/data_reg_reg[8]_0[3]
                         LUT5 (Prop_lut5_I0_O)        0.127     1.305 r  tehb6/dataOutArray[0]0_carry_i_3__0/O
                         net (fo=1, unplaced)         0.000     1.305    cmpi2/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.293     1.598 r  cmpi2/dataOutArray[0]0_carry/CO[3]
                         net (fo=15, unplaced)        0.681     2.279    tehb6/O107[0]
                         LUT6 (Prop_lut6_I0_O)        0.043     2.322 r  tehb6/out_we0_INST_0_i_2/O
                         net (fo=8, unplaced)         0.308     2.630    tehb7/fifo/out_ce0
                         LUT5 (Prop_lut5_I4_O)        0.043     2.673 f  tehb7/fifo/out_we0_INST_0/O
                         net (fo=55, unplaced)        0.355     3.028    tehb7/fifo/reg_value_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.043     3.071 r  tehb7/fifo/Tail[3]_i_5/O
                         net (fo=1, unplaced)         0.407     3.478    tehb5/fifo/Head_reg[0]_1
                         LUT6 (Prop_lut6_I1_O)        0.043     3.521 r  tehb5/fifo/Tail[3]_i_3/O
                         net (fo=9, unplaced)         0.448     3.969    tehb7/fifo/Tail_reg[0]_0
                         LUT6 (Prop_lut6_I1_O)        0.043     4.012 r  tehb7/fifo/reg_value_i_3/O
                         net (fo=9, unplaced)         0.311     4.323    fork7/generateBlocks[0].regblock/data_reg_reg[8]_0
                         LUT6 (Prop_lut6_I4_O)        0.043     4.366 r  fork7/generateBlocks[0].regblock/data_reg[8]_i_1/O
                         net (fo=9, unplaced)         0.313     4.679    tehb6/data_reg_reg[8]_1[0]
                         FDCE                                         r  tehb6/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk (IN)
                         net (fo=692, unset)          0.510     6.510    tehb6/clk
                         FDCE                                         r  tehb6/data_reg_reg[0]/C
                         clock pessimism              0.000     6.510    
                         clock uncertainty           -0.035     6.475    
                         FDCE (Setup_fdce_C_CE)      -0.245     6.230    tehb6/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.230    
                         arrival time                          -4.679    
  -------------------------------------------------------------------
                         slack                                  1.551    




report_timing: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2486.695 ; gain = 188.887 ; free physical = 188264 ; free virtual = 249609
