{
  "sha": "e1a1babdad9d14b935cbddc7d63fb76a580a16c5",
  "node_id": "MDY6Q29tbWl0MTM4Njg2ODE6ZTFhMWJhYmRhZDlkMTRiOTM1Y2JkZGM3ZDYzZmI3NmE1ODBhMTZjNQ==",
  "commit": {
    "author": {
      "name": "Jan Beulich",
      "email": "jbeulich@novell.com",
      "date": "2019-06-25T07:25:26Z"
    },
    "committer": {
      "name": "Jan Beulich",
      "email": "jbeulich@suse.com",
      "date": "2019-06-25T07:35:17Z"
    },
    "message": "x86: fix (dis)assembly of certain SSE2 insns in 16-bit mode\n\nMOVNTI was wrongly assembled with a 66h prefix. Add IgnoreSize to\naddress this. It and the scalar to/from integer conversion insns also\nwere also wrongly using Ev / Gv, leading to 16-bit register names being\nprinted when 32-bit ones were meant.\n\nClone the 32-bit SSE2 test to cover both assembler and disassembler.",
    "tree": {
      "sha": "39fda81013c155f1b0e5dc365b2f9394147b951b",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/git/trees/39fda81013c155f1b0e5dc365b2f9394147b951b"
    },
    "url": "https://api.github.com/repos/bminor/binutils-gdb/git/commits/e1a1babdad9d14b935cbddc7d63fb76a580a16c5",
    "comment_count": 0,
    "verification": {
      "verified": false,
      "reason": "unsigned",
      "signature": null,
      "payload": null
    }
  },
  "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/e1a1babdad9d14b935cbddc7d63fb76a580a16c5",
  "html_url": "https://github.com/bminor/binutils-gdb/commit/e1a1babdad9d14b935cbddc7d63fb76a580a16c5",
  "comments_url": "https://api.github.com/repos/bminor/binutils-gdb/commits/e1a1babdad9d14b935cbddc7d63fb76a580a16c5/comments",
  "author": null,
  "committer": {
    "login": "jbeulich",
    "id": 5610135,
    "node_id": "MDQ6VXNlcjU2MTAxMzU=",
    "avatar_url": "https://avatars.githubusercontent.com/u/5610135?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/jbeulich",
    "html_url": "https://github.com/jbeulich",
    "followers_url": "https://api.github.com/users/jbeulich/followers",
    "following_url": "https://api.github.com/users/jbeulich/following{/other_user}",
    "gists_url": "https://api.github.com/users/jbeulich/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/jbeulich/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/jbeulich/subscriptions",
    "organizations_url": "https://api.github.com/users/jbeulich/orgs",
    "repos_url": "https://api.github.com/users/jbeulich/repos",
    "events_url": "https://api.github.com/users/jbeulich/events{/privacy}",
    "received_events_url": "https://api.github.com/users/jbeulich/received_events",
    "type": "User",
    "site_admin": false
  },
  "parents": [
    {
      "sha": "b8364fa775112f036a80e799b70311f69baac131",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/b8364fa775112f036a80e799b70311f69baac131",
      "html_url": "https://github.com/bminor/binutils-gdb/commit/b8364fa775112f036a80e799b70311f69baac131"
    }
  ],
  "stats": {
    "total": 207,
    "additions": 198,
    "deletions": 9
  },
  "files": [
    {
      "sha": "2e123630b92a58db5c8ce7abf691a9055013f9c5",
      "filename": "gas/ChangeLog",
      "status": "modified",
      "additions": 6,
      "deletions": 0,
      "changes": 6,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e1a1babdad9d14b935cbddc7d63fb76a580a16c5/gas/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e1a1babdad9d14b935cbddc7d63fb76a580a16c5/gas/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/ChangeLog?ref=e1a1babdad9d14b935cbddc7d63fb76a580a16c5",
      "patch": "@@ -1,3 +1,9 @@\n+2019-06-25  Jan Beulich  <jbeulich@suse.com>\n+\n+\t* testsuite/gas/i386/sse2-16bit.d,\n+\ttestsuite/gas/i386/sse2-16bit.s: New.\n+\ttestsuite/gas/i386/i386.exp: Run new test.\n+\n 2019-06-25  Jan Beulich  <jbeulich@suse.com>\n \n \t* config/tc-i386.c (optimize_encoding): Also handle ANDQ with"
    },
    {
      "sha": "7043da75b0ac28d56d1c44f4edd05282d73e815e",
      "filename": "gas/testsuite/gas/i386/i386.exp",
      "status": "modified",
      "additions": 1,
      "deletions": 0,
      "changes": 1,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e1a1babdad9d14b935cbddc7d63fb76a580a16c5/gas/testsuite/gas/i386/i386.exp",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e1a1babdad9d14b935cbddc7d63fb76a580a16c5/gas/testsuite/gas/i386/i386.exp",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/i386.exp?ref=e1a1babdad9d14b935cbddc7d63fb76a580a16c5",
      "patch": "@@ -73,6 +73,7 @@ if [expr ([istarget \"i*86-*-*\"] ||  [istarget \"x86_64-*-*\"]) && [gas_32_check]]\n     run_dump_test \"relax-2\"\n     run_dump_test \"ssemmx2\"\n     run_dump_test \"sse2\"\n+    run_dump_test \"sse2-16bit\"\n     run_dump_test \"sub\"\n     run_dump_test \"sse3\"\n     run_dump_test \"sib\""
    },
    {
      "sha": "16ea55fa6a4ab6422963b842e73d596c6ccf0572",
      "filename": "gas/testsuite/gas/i386/sse2-16bit.d",
      "status": "added",
      "additions": 167,
      "deletions": 0,
      "changes": 167,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e1a1babdad9d14b935cbddc7d63fb76a580a16c5/gas/testsuite/gas/i386/sse2-16bit.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e1a1babdad9d14b935cbddc7d63fb76a580a16c5/gas/testsuite/gas/i386/sse2-16bit.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/sse2-16bit.d?ref=e1a1babdad9d14b935cbddc7d63fb76a580a16c5",
      "patch": "@@ -0,0 +1,167 @@\n+#as: -I${srcdir}/$subdir\n+#objdump: -dwMaddr16 -Mdata16\n+#name: i386 16-bit SSE2\n+\n+.*:     file format .*\n+\n+Disassembly of section .text:\n+\n+0+ <foo>:\n+[ \t]*[a-f0-9]+:\t67 0f c3 00          \tmovnti %eax,\\(%eax\\)\n+[ \t]*[a-f0-9]+:\t0f ae f8             \tsfence \n+[ \t]*[a-f0-9]+:\t0f ae e8             \tlfence \n+[ \t]*[a-f0-9]+:\t0f ae f0             \tmfence \n+[ \t]*[a-f0-9]+:\t67 66 0f 58 01       \taddpd  \\(%ecx\\),%xmm0\n+[ \t]*[a-f0-9]+:\t66 0f 58 ca          \taddpd  %xmm2,%xmm1\n+[ \t]*[a-f0-9]+:\t67 f2 0f 58 13       \taddsd  \\(%ebx\\),%xmm2\n+[ \t]*[a-f0-9]+:\tf2 0f 58 dc          \taddsd  %xmm4,%xmm3\n+[ \t]*[a-f0-9]+:\t67 66 0f 55 65 00    \tandnpd 0x0\\(%ebp\\),%xmm4\n+[ \t]*[a-f0-9]+:\t66 0f 55 ee          \tandnpd %xmm6,%xmm5\n+[ \t]*[a-f0-9]+:\t67 66 0f 54 37       \tandpd  \\(%edi\\),%xmm6\n+[ \t]*[a-f0-9]+:\t66 0f 54 f8          \tandpd  %xmm0,%xmm7\n+[ \t]*[a-f0-9]+:\t66 0f c2 c1 02       \tcmplepd %xmm1,%xmm0\n+[ \t]*[a-f0-9]+:\t67 66 0f c2 0a 03    \tcmpunordpd \\(%edx\\),%xmm1\n+[ \t]*[a-f0-9]+:\tf2 0f c2 d2 04       \tcmpneqsd %xmm2,%xmm2\n+[ \t]*[a-f0-9]+:\t67 f2 0f c2 1c 24 05 \tcmpnltsd \\(%esp\\),%xmm3\n+[ \t]*[a-f0-9]+:\t66 0f c2 e5 06       \tcmpnlepd %xmm5,%xmm4\n+[ \t]*[a-f0-9]+:\t67 66 0f c2 2e 07    \tcmpordpd \\(%esi\\),%xmm5\n+[ \t]*[a-f0-9]+:\tf2 0f c2 f7 00       \tcmpeqsd %xmm7,%xmm6\n+[ \t]*[a-f0-9]+:\t67 f2 0f c2 38 01    \tcmpltsd \\(%eax\\),%xmm7\n+[ \t]*[a-f0-9]+:\t66 0f c2 c1 00       \tcmpeqpd %xmm1,%xmm0\n+[ \t]*[a-f0-9]+:\t67 66 0f c2 0a 00    \tcmpeqpd \\(%edx\\),%xmm1\n+[ \t]*[a-f0-9]+:\tf2 0f c2 d2 00       \tcmpeqsd %xmm2,%xmm2\n+[ \t]*[a-f0-9]+:\t67 f2 0f c2 1c 24 00 \tcmpeqsd \\(%esp\\),%xmm3\n+[ \t]*[a-f0-9]+:\t66 0f c2 e5 01       \tcmpltpd %xmm5,%xmm4\n+[ \t]*[a-f0-9]+:\t67 66 0f c2 2e 01    \tcmpltpd \\(%esi\\),%xmm5\n+[ \t]*[a-f0-9]+:\tf2 0f c2 f7 01       \tcmpltsd %xmm7,%xmm6\n+[ \t]*[a-f0-9]+:\t67 f2 0f c2 38 01    \tcmpltsd \\(%eax\\),%xmm7\n+[ \t]*[a-f0-9]+:\t67 66 0f c2 01 02    \tcmplepd \\(%ecx\\),%xmm0\n+[ \t]*[a-f0-9]+:\t66 0f c2 ca 02       \tcmplepd %xmm2,%xmm1\n+[ \t]*[a-f0-9]+:\t67 f2 0f c2 13 02    \tcmplesd \\(%ebx\\),%xmm2\n+[ \t]*[a-f0-9]+:\tf2 0f c2 dc 02       \tcmplesd %xmm4,%xmm3\n+[ \t]*[a-f0-9]+:\t67 66 0f c2 65 00 03 \tcmpunordpd 0x0\\(%ebp\\),%xmm4\n+[ \t]*[a-f0-9]+:\t66 0f c2 ee 03       \tcmpunordpd %xmm6,%xmm5\n+[ \t]*[a-f0-9]+:\t67 f2 0f c2 37 03    \tcmpunordsd \\(%edi\\),%xmm6\n+[ \t]*[a-f0-9]+:\tf2 0f c2 f8 03       \tcmpunordsd %xmm0,%xmm7\n+[ \t]*[a-f0-9]+:\t66 0f c2 c1 04       \tcmpneqpd %xmm1,%xmm0\n+[ \t]*[a-f0-9]+:\t67 66 0f c2 0a 04    \tcmpneqpd \\(%edx\\),%xmm1\n+[ \t]*[a-f0-9]+:\tf2 0f c2 d2 04       \tcmpneqsd %xmm2,%xmm2\n+[ \t]*[a-f0-9]+:\t67 f2 0f c2 1c 24 04 \tcmpneqsd \\(%esp\\),%xmm3\n+[ \t]*[a-f0-9]+:\t66 0f c2 e5 05       \tcmpnltpd %xmm5,%xmm4\n+[ \t]*[a-f0-9]+:\t67 66 0f c2 2e 05    \tcmpnltpd \\(%esi\\),%xmm5\n+[ \t]*[a-f0-9]+:\tf2 0f c2 f7 05       \tcmpnltsd %xmm7,%xmm6\n+[ \t]*[a-f0-9]+:\t67 f2 0f c2 38 05    \tcmpnltsd \\(%eax\\),%xmm7\n+[ \t]*[a-f0-9]+:\t67 66 0f c2 01 06    \tcmpnlepd \\(%ecx\\),%xmm0\n+[ \t]*[a-f0-9]+:\t66 0f c2 ca 06       \tcmpnlepd %xmm2,%xmm1\n+[ \t]*[a-f0-9]+:\t67 f2 0f c2 13 06    \tcmpnlesd \\(%ebx\\),%xmm2\n+[ \t]*[a-f0-9]+:\tf2 0f c2 dc 06       \tcmpnlesd %xmm4,%xmm3\n+[ \t]*[a-f0-9]+:\t67 66 0f c2 65 00 07 \tcmpordpd 0x0\\(%ebp\\),%xmm4\n+[ \t]*[a-f0-9]+:\t66 0f c2 ee 07       \tcmpordpd %xmm6,%xmm5\n+[ \t]*[a-f0-9]+:\t67 f2 0f c2 37 07    \tcmpordsd \\(%edi\\),%xmm6\n+[ \t]*[a-f0-9]+:\tf2 0f c2 f8 07       \tcmpordsd %xmm0,%xmm7\n+[ \t]*[a-f0-9]+:\t66 0f 2f c1          \tcomisd %xmm1,%xmm0\n+[ \t]*[a-f0-9]+:\t67 66 0f 2f 0a       \tcomisd \\(%edx\\),%xmm1\n+[ \t]*[a-f0-9]+:\t66 0f 2a d3          \tcvtpi2pd %mm3,%xmm2\n+[ \t]*[a-f0-9]+:\t67 66 0f 2a 1c 24    \tcvtpi2pd \\(%esp\\),%xmm3\n+[ \t]*[a-f0-9]+:\tf2 0f 2a e5          \tcvtsi2sd %ebp,%xmm4\n+[ \t]*[a-f0-9]+:\t67 f2 0f 2a 2e       \tcvtsi2sdl \\(%esi\\),%xmm5\n+[ \t]*[a-f0-9]+:\t66 0f 2d f7          \tcvtpd2pi %xmm7,%mm6\n+[ \t]*[a-f0-9]+:\t67 66 0f 2d 38       \tcvtpd2pi \\(%eax\\),%mm7\n+[ \t]*[a-f0-9]+:\t67 f2 0f 2d 01       \tcvtsd2si \\(%ecx\\),%eax\n+[ \t]*[a-f0-9]+:\tf2 0f 2d ca          \tcvtsd2si %xmm2,%ecx\n+[ \t]*[a-f0-9]+:\t67 66 0f 2c 13       \tcvttpd2pi \\(%ebx\\),%mm2\n+[ \t]*[a-f0-9]+:\t66 0f 2c dc          \tcvttpd2pi %xmm4,%mm3\n+[ \t]*[a-f0-9]+:\t67 f2 0f 2c 65 00    \tcvttsd2si 0x0\\(%ebp\\),%esp\n+[ \t]*[a-f0-9]+:\tf2 0f 2c ee          \tcvttsd2si %xmm6,%ebp\n+[ \t]*[a-f0-9]+:\t66 0f 5e c1          \tdivpd  %xmm1,%xmm0\n+[ \t]*[a-f0-9]+:\t67 66 0f 5e 0a       \tdivpd  \\(%edx\\),%xmm1\n+[ \t]*[a-f0-9]+:\tf2 0f 5e d3          \tdivsd  %xmm3,%xmm2\n+[ \t]*[a-f0-9]+:\t67 f2 0f 5e 1c 24    \tdivsd  \\(%esp\\),%xmm3\n+[ \t]*[a-f0-9]+:\t67 0f ae 55 00       \tldmxcsr 0x0\\(%ebp\\)\n+[ \t]*[a-f0-9]+:\t67 0f ae 1e          \tstmxcsr \\(%esi\\)\n+[ \t]*[a-f0-9]+:\t0f ae f8             \tsfence \n+[ \t]*[a-f0-9]+:\t66 0f 5f c1          \tmaxpd  %xmm1,%xmm0\n+[ \t]*[a-f0-9]+:\t67 66 0f 5f 0a       \tmaxpd  \\(%edx\\),%xmm1\n+[ \t]*[a-f0-9]+:\tf2 0f 5f d3          \tmaxsd  %xmm3,%xmm2\n+[ \t]*[a-f0-9]+:\t67 f2 0f 5f 1c 24    \tmaxsd  \\(%esp\\),%xmm3\n+[ \t]*[a-f0-9]+:\t66 0f 5d e5          \tminpd  %xmm5,%xmm4\n+[ \t]*[a-f0-9]+:\t67 66 0f 5d 2e       \tminpd  \\(%esi\\),%xmm5\n+[ \t]*[a-f0-9]+:\tf2 0f 5d f7          \tminsd  %xmm7,%xmm6\n+[ \t]*[a-f0-9]+:\t67 f2 0f 5d 38       \tminsd  \\(%eax\\),%xmm7\n+[ \t]*[a-f0-9]+:\t66 0f 28 c1          \tmovapd %xmm1,%xmm0\n+[ \t]*[a-f0-9]+:\t67 66 0f 29 11       \tmovapd %xmm2,\\(%ecx\\)\n+[ \t]*[a-f0-9]+:\t67 66 0f 28 12       \tmovapd \\(%edx\\),%xmm2\n+[ \t]*[a-f0-9]+:\t67 66 0f 17 2c 24    \tmovhpd %xmm5,\\(%esp\\)\n+[ \t]*[a-f0-9]+:\t67 66 0f 16 2e       \tmovhpd \\(%esi\\),%xmm5\n+[ \t]*[a-f0-9]+:\t67 66 0f 13 07       \tmovlpd %xmm0,\\(%edi\\)\n+[ \t]*[a-f0-9]+:\t67 66 0f 12 00       \tmovlpd \\(%eax\\),%xmm0\n+[ \t]*[a-f0-9]+:\t66 0f 50 ca          \tmovmskpd %xmm2,%ecx\n+[ \t]*[a-f0-9]+:\t66 0f 10 d3          \tmovupd %xmm3,%xmm2\n+[ \t]*[a-f0-9]+:\t67 66 0f 11 22       \tmovupd %xmm4,\\(%edx\\)\n+[ \t]*[a-f0-9]+:\t67 66 0f 10 65 00    \tmovupd 0x0\\(%ebp\\),%xmm4\n+[ \t]*[a-f0-9]+:\tf2 0f 10 ee          \tmovsd  %xmm6,%xmm5\n+[ \t]*[a-f0-9]+:\t67 f2 0f 11 3e       \tmovsd  %xmm7,\\(%esi\\)\n+[ \t]*[a-f0-9]+:\t67 f2 0f 10 38       \tmovsd  \\(%eax\\),%xmm7\n+[ \t]*[a-f0-9]+:\t66 0f 59 c1          \tmulpd  %xmm1,%xmm0\n+[ \t]*[a-f0-9]+:\t67 66 0f 59 0a       \tmulpd  \\(%edx\\),%xmm1\n+[ \t]*[a-f0-9]+:\tf2 0f 59 d2          \tmulsd  %xmm2,%xmm2\n+[ \t]*[a-f0-9]+:\t67 f2 0f 59 1c 24    \tmulsd  \\(%esp\\),%xmm3\n+[ \t]*[a-f0-9]+:\t66 0f 56 e5          \torpd   %xmm5,%xmm4\n+[ \t]*[a-f0-9]+:\t67 66 0f 56 2e       \torpd   \\(%esi\\),%xmm5\n+[ \t]*[a-f0-9]+:\t67 66 0f c6 37 02    \tshufpd \\$0x2,\\(%edi\\),%xmm6\n+[ \t]*[a-f0-9]+:\t66 0f c6 f8 03       \tshufpd \\$0x3,%xmm0,%xmm7\n+[ \t]*[a-f0-9]+:\t66 0f 51 c1          \tsqrtpd %xmm1,%xmm0\n+[ \t]*[a-f0-9]+:\t67 66 0f 51 0a       \tsqrtpd \\(%edx\\),%xmm1\n+[ \t]*[a-f0-9]+:\tf2 0f 51 d2          \tsqrtsd %xmm2,%xmm2\n+[ \t]*[a-f0-9]+:\t67 f2 0f 51 1c 24    \tsqrtsd \\(%esp\\),%xmm3\n+[ \t]*[a-f0-9]+:\t66 0f 5c e5          \tsubpd  %xmm5,%xmm4\n+[ \t]*[a-f0-9]+:\t67 66 0f 5c 2e       \tsubpd  \\(%esi\\),%xmm5\n+[ \t]*[a-f0-9]+:\tf2 0f 5c f7          \tsubsd  %xmm7,%xmm6\n+[ \t]*[a-f0-9]+:\t67 f2 0f 5c 38       \tsubsd  \\(%eax\\),%xmm7\n+[ \t]*[a-f0-9]+:\t67 66 0f 2e 01       \tucomisd \\(%ecx\\),%xmm0\n+[ \t]*[a-f0-9]+:\t66 0f 2e ca          \tucomisd %xmm2,%xmm1\n+[ \t]*[a-f0-9]+:\t67 66 0f 15 13       \tunpckhpd \\(%ebx\\),%xmm2\n+[ \t]*[a-f0-9]+:\t66 0f 15 dc          \tunpckhpd %xmm4,%xmm3\n+[ \t]*[a-f0-9]+:\t67 66 0f 14 65 00    \tunpcklpd 0x0\\(%ebp\\),%xmm4\n+[ \t]*[a-f0-9]+:\t66 0f 14 ee          \tunpcklpd %xmm6,%xmm5\n+[ \t]*[a-f0-9]+:\t67 66 0f 57 37       \txorpd  \\(%edi\\),%xmm6\n+[ \t]*[a-f0-9]+:\t66 0f 57 f8          \txorpd  %xmm0,%xmm7\n+[ \t]*[a-f0-9]+:\t67 66 0f 2b 33       \tmovntpd %xmm6,\\(%ebx\\)\n+[ \t]*[a-f0-9]+:\t66 0f 57 c8          \txorpd  %xmm0,%xmm1\n+[ \t]*[a-f0-9]+:\tf3 0f e6 c8          \tcvtdq2pd %xmm0,%xmm1\n+[ \t]*[a-f0-9]+:\tf2 0f e6 c8          \tcvtpd2dq %xmm0,%xmm1\n+[ \t]*[a-f0-9]+:\t0f 5b c8             \tcvtdq2ps %xmm0,%xmm1\n+[ \t]*[a-f0-9]+:\t66 0f 5a c8          \tcvtpd2ps %xmm0,%xmm1\n+[ \t]*[a-f0-9]+:\t0f 5a c8             \tcvtps2pd %xmm0,%xmm1\n+[ \t]*[a-f0-9]+:\t66 0f 5b c8          \tcvtps2dq %xmm0,%xmm1\n+[ \t]*[a-f0-9]+:\tf2 0f 5a c8          \tcvtsd2ss %xmm0,%xmm1\n+[ \t]*[a-f0-9]+:\tf3 0f 5a c8          \tcvtss2sd %xmm0,%xmm1\n+[ \t]*[a-f0-9]+:\t66 0f e6 c8          \tcvttpd2dq %xmm0,%xmm1\n+[ \t]*[a-f0-9]+:\tf3 0f 5b c8          \tcvttps2dq %xmm0,%xmm1\n+[ \t]*[a-f0-9]+:\t66 0f f7 c8          \tmaskmovdqu %xmm0,%xmm1\n+[ \t]*[a-f0-9]+:\t66 0f 6f c8          \tmovdqa %xmm0,%xmm1\n+[ \t]*[a-f0-9]+:\t67 66 0f 7f 06       \tmovdqa %xmm0,\\(%esi\\)\n+[ \t]*[a-f0-9]+:\tf3 0f 6f c8          \tmovdqu %xmm0,%xmm1\n+[ \t]*[a-f0-9]+:\t67 f3 0f 7f 06       \tmovdqu %xmm0,\\(%esi\\)\n+[ \t]*[a-f0-9]+:\tf2 0f d6 c8          \tmovdq2q %xmm0,%mm1\n+[ \t]*[a-f0-9]+:\tf3 0f d6 c8          \tmovq2dq %mm0,%xmm1\n+[ \t]*[a-f0-9]+:\t0f f4 c8             \tpmuludq %mm0,%mm1\n+[ \t]*[a-f0-9]+:\t67 0f f4 08          \tpmuludq \\(%eax\\),%mm1\n+[ \t]*[a-f0-9]+:\t66 0f f4 c8          \tpmuludq %xmm0,%xmm1\n+[ \t]*[a-f0-9]+:\t67 66 0f f4 08       \tpmuludq \\(%eax\\),%xmm1\n+[ \t]*[a-f0-9]+:\t66 0f 70 c8 01       \tpshufd \\$0x1,%xmm0,%xmm1\n+[ \t]*[a-f0-9]+:\tf3 0f 70 c8 01       \tpshufhw \\$0x1,%xmm0,%xmm1\n+[ \t]*[a-f0-9]+:\tf2 0f 70 c8 01       \tpshuflw \\$0x1,%xmm0,%xmm1\n+[ \t]*[a-f0-9]+:\t66 0f 73 f8 01       \tpslldq \\$0x1,%xmm0\n+[ \t]*[a-f0-9]+:\t66 0f 73 d8 01       \tpsrldq \\$0x1,%xmm0\n+[ \t]*[a-f0-9]+:\t66 0f 6d c8          \tpunpckhqdq %xmm0,%xmm1\n+[ \t]*[a-f0-9]+:\t0f d4 c1             \tpaddq  %mm1,%mm0\n+[ \t]*[a-f0-9]+:\t67 0f d4 00          \tpaddq  \\(%eax\\),%mm0\n+[ \t]*[a-f0-9]+:\t66 0f d4 c1          \tpaddq  %xmm1,%xmm0\n+[ \t]*[a-f0-9]+:\t67 66 0f d4 00       \tpaddq  \\(%eax\\),%xmm0\n+[ \t]*[a-f0-9]+:\t0f fb c1             \tpsubq  %mm1,%mm0\n+[ \t]*[a-f0-9]+:\t67 0f fb 00          \tpsubq  \\(%eax\\),%mm0\n+[ \t]*[a-f0-9]+:\t66 0f fb c1          \tpsubq  %xmm1,%xmm0\n+[ \t]*[a-f0-9]+:\t67 66 0f fb 00       \tpsubq  \\(%eax\\),%xmm0\n+[ \t]*[a-f0-9]+:\t0f 58 2f             \taddps  \\(%bx\\),%xmm5\n+#pass"
    },
    {
      "sha": "ab9c323220955e6976a9087d2e5f15c18552d266",
      "filename": "gas/testsuite/gas/i386/sse2-16bit.s",
      "status": "added",
      "additions": 7,
      "deletions": 0,
      "changes": 7,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e1a1babdad9d14b935cbddc7d63fb76a580a16c5/gas/testsuite/gas/i386/sse2-16bit.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e1a1babdad9d14b935cbddc7d63fb76a580a16c5/gas/testsuite/gas/i386/sse2-16bit.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/sse2-16bit.s?ref=e1a1babdad9d14b935cbddc7d63fb76a580a16c5",
      "patch": "@@ -0,0 +1,7 @@\n+# Check SSE2 instructions in 16-bit mode\n+\n+\t.code16\n+\t.include \"sse2.s\"\n+\t.att_syntax prefix\n+\n+\taddps (%bx),%xmm5"
    },
    {
      "sha": "e02fd084003f5bbfa1b2cae8aa1b7d8840631202",
      "filename": "opcodes/ChangeLog",
      "status": "modified",
      "additions": 8,
      "deletions": 0,
      "changes": 8,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e1a1babdad9d14b935cbddc7d63fb76a580a16c5/opcodes/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e1a1babdad9d14b935cbddc7d63fb76a580a16c5/opcodes/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/ChangeLog?ref=e1a1babdad9d14b935cbddc7d63fb76a580a16c5",
      "patch": "@@ -1,3 +1,11 @@\n+2019-06-25  Jan Beulich  <jbeulich@suse.com>\n+\n+\t* i386-dis.c (prefix_table): Use Edq for cvtsi2ss and cvtsi2sd.\n+\tUse Gdq for cvttss2si, cvttsd2si, cvtss2si, and cvtsd2si, and\n+\tmovnti.\n+\t* i386-opc.tbl (movnti): Add IgnoreSize. \n+\t* i386-tbl.h: Re-generate.\n+\n 2019-06-25  Jan Beulich  <jbeulich@suse.com>\n \n \t* i386-opc.tbl (and): Mark Imm8S form for optimization."
    },
    {
      "sha": "f7d9641ecbd8da8cb50247a629f006acd7f7741b",
      "filename": "opcodes/i386-dis.c",
      "status": "modified",
      "additions": 7,
      "deletions": 7,
      "changes": 14,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e1a1babdad9d14b935cbddc7d63fb76a580a16c5/opcodes/i386-dis.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e1a1babdad9d14b935cbddc7d63fb76a580a16c5/opcodes/i386-dis.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/i386-dis.c?ref=e1a1babdad9d14b935cbddc7d63fb76a580a16c5",
      "patch": "@@ -3728,9 +3728,9 @@ static const struct dis386 prefix_table[][4] = {\n   /* PREFIX_0F2A */\n   {\n     { \"cvtpi2ps\", { XM, EMCq }, PREFIX_OPCODE },\n-    { \"cvtsi2ss%LQ\", { XM, Ev }, PREFIX_OPCODE },\n+    { \"cvtsi2ss%LQ\", { XM, Edq }, PREFIX_OPCODE },\n     { \"cvtpi2pd\", { XM, EMCq }, PREFIX_OPCODE },\n-    { \"cvtsi2sd%LQ\", { XM, Ev }, 0 },\n+    { \"cvtsi2sd%LQ\", { XM, Edq }, 0 },\n   },\n \n   /* PREFIX_0F2B */\n@@ -3744,17 +3744,17 @@ static const struct dis386 prefix_table[][4] = {\n   /* PREFIX_0F2C */\n   {\n     { \"cvttps2pi\", { MXC, EXq }, PREFIX_OPCODE },\n-    { \"cvttss2si\", { Gv, EXd }, PREFIX_OPCODE },\n+    { \"cvttss2si\", { Gdq, EXd }, PREFIX_OPCODE },\n     { \"cvttpd2pi\", { MXC, EXx }, PREFIX_OPCODE },\n-    { \"cvttsd2si\", { Gv, EXq }, PREFIX_OPCODE },\n+    { \"cvttsd2si\", { Gdq, EXq }, PREFIX_OPCODE },\n   },\n \n   /* PREFIX_0F2D */\n   {\n     { \"cvtps2pi\", { MXC, EXq }, PREFIX_OPCODE },\n-    { \"cvtss2si\", { Gv, EXd }, PREFIX_OPCODE },\n+    { \"cvtss2si\", { Gdq, EXd }, PREFIX_OPCODE },\n     { \"cvtpd2pi\", { MXC, EXx }, PREFIX_OPCODE },\n-    { \"cvtsd2si\", { Gv, EXq }, PREFIX_OPCODE },\n+    { \"cvtsd2si\", { Gdq, EXq }, PREFIX_OPCODE },\n   },\n \n   /* PREFIX_0F2E */\n@@ -4063,7 +4063,7 @@ static const struct dis386 prefix_table[][4] = {\n \n   /* PREFIX_MOD_0_0FC3 */\n   {\n-    { \"movntiS\", { Ev, Gv }, PREFIX_OPCODE },\n+    { \"movntiS\", { Edq, Gdq }, PREFIX_OPCODE },\n   },\n \n   /* PREFIX_MOD_0_0FC7_REG_6 */"
    },
    {
      "sha": "e6a3f6159bef75d90a35673ac0de6f62f3d1f9df",
      "filename": "opcodes/i386-opc.tbl",
      "status": "modified",
      "additions": 1,
      "deletions": 1,
      "changes": 2,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e1a1babdad9d14b935cbddc7d63fb76a580a16c5/opcodes/i386-opc.tbl",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e1a1babdad9d14b935cbddc7d63fb76a580a16c5/opcodes/i386-opc.tbl",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/i386-opc.tbl?ref=e1a1babdad9d14b935cbddc7d63fb76a580a16c5",
      "patch": "@@ -945,7 +945,7 @@ fucompi, 1, 0xdfe8, None, 2, Cpu687, ShortForm|No_bSuf|No_wSuf|No_lSuf|No_sSuf|N\n \n // Pentium4 extensions.\n \n-movnti, 2, 0xfc3, None, 2, CpuSSE2, Modrm|No_bSuf|No_wSuf|No_sSuf|No_ldSuf|NoAVX, { Reg32|Reg64, Dword|Qword|Unspecified|BaseIndex }\n+movnti, 2, 0xfc3, None, 2, CpuSSE2, Modrm|IgnoreSize|No_bSuf|No_wSuf|No_sSuf|No_ldSuf|NoAVX, { Reg32|Reg64, Dword|Qword|Unspecified|BaseIndex }\n clflush, 1, 0xfae, 0x7, 2, CpuClflush, Modrm|IgnoreSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { Anysize|BaseIndex }\n lfence, 0, 0xfae, 0xe8, 2, CpuSSE2, No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf|ImmExt|NoAVX, { 0 }\n mfence, 0, 0xfae, 0xf0, 2, CpuSSE2, No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf|ImmExt|NoAVX, { 0 }"
    },
    {
      "sha": "52b62d1bd041766601dd2b67fab6b40c2c4c7f7c",
      "filename": "opcodes/i386-tbl.h",
      "status": "modified",
      "additions": 1,
      "deletions": 1,
      "changes": 2,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e1a1babdad9d14b935cbddc7d63fb76a580a16c5/opcodes/i386-tbl.h",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e1a1babdad9d14b935cbddc7d63fb76a580a16c5/opcodes/i386-tbl.h",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/i386-tbl.h?ref=e1a1babdad9d14b935cbddc7d63fb76a580a16c5",
      "patch": "@@ -9736,7 +9736,7 @@ const insn_template i386_optab[] =\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0 } },\n-    { 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0,\n+    { 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 1, 0,\n       1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n       0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },\n     { { { 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,"
    }
  ]
}