
*** Running vivado
    with args -log design_1_axi_vdma_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_vdma_0_0.tcl

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_axi_vdma_0_0.tcl -notrace
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1071.562 ; gain = 141.086 ; free physical = 1807 ; free virtual = 11223
INFO: [Synth 8-638] synthesizing module 'design_1_axi_vdma_0_0' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/synth/design_1_axi_vdma_0_0.vhd:107]
INFO: [Synth 8-638] synthesizing module 'axi_vdma' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:69480]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_rst_module' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:16457]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reset' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:14862]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (1#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (1#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (1#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (1#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized3' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized3' (1#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized4' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized4' (1#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized5' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized5' (1#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reset' (2#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:14862]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_rst_module' (3#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:16457]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_if' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:39644]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_lite_if' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:16952]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized6' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized6' (3#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_lite_if' (4#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:16952]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized7' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized7' (4#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_if' (5#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:39644]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_intrpt' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:40370]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_intrpt' (6#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:40370]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_module' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:38829]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_register' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:18712]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_register' (7#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:18712]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_regdirect' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:20526]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_regdirect' (8#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:20526]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_mux' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:29591]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_mux' (9#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:29591]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_module' (10#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:38829]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mngr' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:63815]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sm' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:61558]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sm' (11#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:61558]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_cmdsts_if' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:62697]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_cmdsts_if' (12#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:62697]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sts_mngr' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:63204]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sts_mngr' (13#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:63204]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vidreg_module' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:55739]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vregister' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:53625]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vregister' (14#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:53625]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vaddrreg_mux' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:55216]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vaddrreg_mux' (15#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:55216]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vidreg_module' (16#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:55739]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mngr' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:58282]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_greycoder' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:57995]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_greycoder' (17#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:57995]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mux' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:57020]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mux' (18#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:57020]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_greycoder__parameterized0' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:57995]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_greycoder__parameterized0' (18#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:57995]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mngr' (19#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:58282]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mngr' (20#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:63815]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_fsync_gen' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:52754]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_fsync_gen' (21#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:52754]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vid_cdc' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:13249]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized8' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized8' (21#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized9' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized9' (21#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized10' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized10' (21#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized11' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized11' (21#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized12' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized12' (21#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized13' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized13' (21#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vid_cdc' (22#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:13249]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sof_gen' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:40980]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sof_gen' (23#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:40980]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mm2s_linebuf' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:45948]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_afifo_builtin' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:43237]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_afifo_builtin' (34#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:43237]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_skid_buf' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:41227]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_skid_buf' (35#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:41227]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized14' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized14' (35#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized15' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized15' (35#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized16' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized16' (35#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized17' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized17' (35#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized18' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized18' (35#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized19' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized19' (35#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized20' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized20' (35#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized21' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized21' (35#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mm2s_linebuf' (36#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:45948]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:48516]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:46666]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (37#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:2693]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (38#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (39#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (40#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (41#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (42#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (42#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (42#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (42#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (42#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (43#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:2693]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:13741]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (44#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:13741]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:7411]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:4337]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (45#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:4337]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:4337]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (45#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:4337]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (46#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:7411]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:9995]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (46#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (46#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (46#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (46#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (47#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:9995]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:12180]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:10676]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (48#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:10676]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (48#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (48#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (48#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (48#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (49#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:12180]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_sf' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:20200]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (49#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (49#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (49#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (49#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1294]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/5ab6/hdl/lib_fifo_v1_0_rfs.vhd:2097]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (73#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/5ab6/hdl/lib_fifo_v1_0_rfs.vhd:2097]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (74#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1294]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_sf' (75#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:20200]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (76#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:46666]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_omit_wrap' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:42721]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_omit_wrap' (77#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:42721]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (78#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:48516]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma' (79#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/ed72/hdl/axi_vdma_v6_2_rfs.vhd:69480]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_vdma_0_0' (80#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/synth/design_1_axi_vdma_0_0.vhd:107]
Finished RTL Elaboration : Time (s): cpu = 00:03:39 ; elapsed = 00:03:39 . Memory (MB): peak = 1335.805 ; gain = 405.328 ; free physical = 1422 ; free virtual = 10855
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:39 ; elapsed = 00:03:40 . Memory (MB): peak = 1335.805 ; gain = 405.328 ; free physical = 1422 ; free virtual = 10855
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1538.641 ; gain = 1.000 ; free physical = 2087 ; free virtual = 11526
Finished Constraint Validation : Time (s): cpu = 00:03:49 ; elapsed = 00:04:30 . Memory (MB): peak = 1538.641 ; gain = 608.164 ; free physical = 2088 ; free virtual = 11527
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:49 ; elapsed = 00:04:30 . Memory (MB): peak = 1538.641 ; gain = 608.164 ; free physical = 2088 ; free virtual = 11527
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:49 ; elapsed = 00:04:30 . Memory (MB): peak = 1538.641 ; gain = 608.164 ; free physical = 2088 ; free virtual = 11527
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:52 ; elapsed = 00:04:32 . Memory (MB): peak = 1538.641 ; gain = 608.164 ; free physical = 2074 ; free virtual = 11512
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:56 ; elapsed = 00:04:37 . Memory (MB): peak = 1538.641 ; gain = 608.164 ; free physical = 2041 ; free virtual = 11480
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:03 ; elapsed = 00:04:44 . Memory (MB): peak = 1538.641 ; gain = 608.164 ; free physical = 1993 ; free virtual = 11431
Finished Timing Optimization : Time (s): cpu = 00:04:06 ; elapsed = 00:04:47 . Memory (MB): peak = 1538.641 ; gain = 608.164 ; free physical = 1939 ; free virtual = 11376
Finished Technology Mapping : Time (s): cpu = 00:04:07 ; elapsed = 00:04:48 . Memory (MB): peak = 1550.562 ; gain = 620.086 ; free physical = 1926 ; free virtual = 11364
Finished IO Insertion : Time (s): cpu = 00:04:07 ; elapsed = 00:04:48 . Memory (MB): peak = 1550.562 ; gain = 620.086 ; free physical = 1926 ; free virtual = 11364
Finished Renaming Generated Instances : Time (s): cpu = 00:04:07 ; elapsed = 00:04:48 . Memory (MB): peak = 1550.562 ; gain = 620.086 ; free physical = 1926 ; free virtual = 11363
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:08 ; elapsed = 00:04:49 . Memory (MB): peak = 1550.562 ; gain = 620.086 ; free physical = 1925 ; free virtual = 11364
Finished Renaming Generated Ports : Time (s): cpu = 00:04:08 ; elapsed = 00:04:49 . Memory (MB): peak = 1550.562 ; gain = 620.086 ; free physical = 1925 ; free virtual = 11364
Finished Handling Custom Attributes : Time (s): cpu = 00:04:08 ; elapsed = 00:04:49 . Memory (MB): peak = 1550.562 ; gain = 620.086 ; free physical = 1925 ; free virtual = 11364
Finished Renaming Generated Nets : Time (s): cpu = 00:04:08 ; elapsed = 00:04:49 . Memory (MB): peak = 1550.562 ; gain = 620.086 ; free physical = 1925 ; free virtual = 11364

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    35|
|2     |FIFO36E1 |     2|
|3     |LUT1     |   198|
|4     |LUT2     |   162|
|5     |LUT3     |   218|
|6     |LUT4     |   151|
|7     |LUT5     |   182|
|8     |LUT6     |   289|
|9     |RAMB36E1 |     1|
|10    |SRL16E   |   103|
|11    |FDPE     |     5|
|12    |FDR      |   174|
|13    |FDRE     |  1337|
|14    |FDSE     |    39|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:04:08 ; elapsed = 00:04:49 . Memory (MB): peak = 1550.562 ; gain = 620.086 ; free physical = 1925 ; free virtual = 11364
synth_design: Time (s): cpu = 00:04:08 ; elapsed = 00:04:48 . Memory (MB): peak = 1582.578 ; gain = 584.598 ; free physical = 1924 ; free virtual = 11362
