$date
	Sun Oct 23 00:40:52 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#933225
b11101 !
1"
#933226
b11101 &
b11101 %
1$
#933227
0"
#933230
b1011000 &
b1011000 %
#933234
b101100 &
b101100 %
#933238
b10110 &
b10110 %
#933242
b1011 &
b1011 %
#933246
b100010 &
b100010 %
#933250
b10001 &
b10001 %
#933254
b110100 &
b110100 %
#933258
b11010 &
b11010 %
#933262
b1101 &
b1101 %
#933266
b101000 &
b101000 %
#933270
b10100 &
b10100 %
#933274
b1010 &
b1010 %
#933278
b101 &
b101 %
#933282
b10000 &
b10000 %
#933286
b1000 &
b1000 %
#933290
b100 &
b100 %
#933294
b10 &
b10 %
#933298
b1 &
b1 %
1#
#933302
b0 &
0#
b0 %
0$
#1984988
b1000 !
1"
#1984990
b1000 &
b1000 %
1$
#1984991
0"
#1984994
b100 &
b100 %
#1984998
b10 &
b10 %
#1985002
b1 &
b1 %
1#
#1985006
b0 &
0#
b0 %
0$
#2990831
b1101 !
1"
#2990834
b1101 &
b1101 %
1$
#2990835
0"
#2990838
b101000 &
b101000 %
#2990842
b10100 &
b10100 %
#2990846
b1010 &
b1010 %
#2990850
b101 &
b101 %
#2990854
b10000 &
b10000 %
#2990858
b1000 &
b1000 %
#2990862
b100 &
b100 %
#2990866
b10 &
b10 %
#2990870
b1 &
1#
b1 %
#2990874
b0 &
b0 %
0#
0$
#4500012
