\doxysubsubsection{DMA\+\_\+\+Exported\+\_\+\+Constants}
\hypertarget{group___d_m_a___exported___constants}{}\label{group___d_m_a___exported___constants}\index{DMA\_Exported\_Constants@{DMA\_Exported\_Constants}}
\doxysubsubsubsubsection*{Topics}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___d_m_a__channel}{DMA\+\_\+channel}}
\item 
\mbox{\hyperlink{group___d_m_a__data__transfer__direction}{DMA\+\_\+data\+\_\+transfer\+\_\+direction}}
\item 
\mbox{\hyperlink{group___d_m_a__data__buffer__size}{DMA\+\_\+data\+\_\+buffer\+\_\+size}}
\item 
\mbox{\hyperlink{group___d_m_a__peripheral__incremented__mode}{DMA\+\_\+peripheral\+\_\+incremented\+\_\+mode}}
\item 
\mbox{\hyperlink{group___d_m_a__memory__incremented__mode}{DMA\+\_\+memory\+\_\+incremented\+\_\+mode}}
\item 
\mbox{\hyperlink{group___d_m_a__peripheral__data__size}{DMA\+\_\+peripheral\+\_\+data\+\_\+size}}
\item 
\mbox{\hyperlink{group___d_m_a__memory__data__size}{DMA\+\_\+memory\+\_\+data\+\_\+size}}
\item 
\mbox{\hyperlink{group___d_m_a__circular__normal__mode}{DMA\+\_\+circular\+\_\+normal\+\_\+mode}}
\item 
\mbox{\hyperlink{group___d_m_a__priority__level}{DMA\+\_\+priority\+\_\+level}}
\item 
\mbox{\hyperlink{group___d_m_a__fifo__direct__mode}{DMA\+\_\+fifo\+\_\+direct\+\_\+mode}}
\item 
\mbox{\hyperlink{group___d_m_a__fifo__threshold__level}{DMA\+\_\+fifo\+\_\+threshold\+\_\+level}}
\item 
\mbox{\hyperlink{group___d_m_a__memory__burst}{DMA\+\_\+memory\+\_\+burst}}
\item 
\mbox{\hyperlink{group___d_m_a__peripheral__burst}{DMA\+\_\+peripheral\+\_\+burst}}
\item 
\mbox{\hyperlink{group___d_m_a__fifo__status__level}{DMA\+\_\+fifo\+\_\+status\+\_\+level}}
\item 
\mbox{\hyperlink{group___d_m_a__flags__definition}{DMA\+\_\+flags\+\_\+definition}}
\item 
\mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions}{DMA\+\_\+interrupt\+\_\+enable\+\_\+definitions}}
\item 
\mbox{\hyperlink{group___d_m_a__interrupts__definitions}{DMA\+\_\+interrupts\+\_\+definitions}}
\item 
\mbox{\hyperlink{group___d_m_a__peripheral__increment__offset}{DMA\+\_\+peripheral\+\_\+increment\+\_\+offset}}
\item 
\mbox{\hyperlink{group___d_m_a__flow__controller__definitions}{DMA\+\_\+flow\+\_\+controller\+\_\+definitions}}
\item 
\mbox{\hyperlink{group___d_m_a__memory__targets__definitions}{DMA\+\_\+memory\+\_\+targets\+\_\+definitions}}
\end{DoxyCompactItemize}
\doxysubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___d_m_a___exported___constants_gabcab9fa1c48b148703a8f41c1d99e0c8}{IS\+\_\+\+DMA\+\_\+\+ALL\+\_\+\+PERIPH}}(PERIPH)
\item 
\#define \mbox{\hyperlink{group___d_m_a___exported___constants_gaad08400369c8c129927cdb9cf1baae29}{IS\+\_\+\+DMA\+\_\+\+ALL\+\_\+\+CONTROLLER}}(CONTROLLER)
\end{DoxyCompactItemize}


\doxysubsubsubsection{Detailed Description}


\doxysubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___d_m_a___exported___constants_gaad08400369c8c129927cdb9cf1baae29}\label{group___d_m_a___exported___constants_gaad08400369c8c129927cdb9cf1baae29} 
\index{DMA\_Exported\_Constants@{DMA\_Exported\_Constants}!IS\_DMA\_ALL\_CONTROLLER@{IS\_DMA\_ALL\_CONTROLLER}}
\index{IS\_DMA\_ALL\_CONTROLLER@{IS\_DMA\_ALL\_CONTROLLER}!DMA\_Exported\_Constants@{DMA\_Exported\_Constants}}
\doxysubsubsubsubsection{\texorpdfstring{IS\_DMA\_ALL\_CONTROLLER}{IS\_DMA\_ALL\_CONTROLLER}}
{\footnotesize\ttfamily \#define IS\+\_\+\+DMA\+\_\+\+ALL\+\_\+\+CONTROLLER(\begin{DoxyParamCaption}\item[{}]{CONTROLLER }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((CONTROLLER)\ ==\ \mbox{\hyperlink{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}{DMA1}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CONTROLLER)\ ==\ \mbox{\hyperlink{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}{DMA2}}))}

\end{DoxyCode}
\Hypertarget{group___d_m_a___exported___constants_gabcab9fa1c48b148703a8f41c1d99e0c8}\label{group___d_m_a___exported___constants_gabcab9fa1c48b148703a8f41c1d99e0c8} 
\index{DMA\_Exported\_Constants@{DMA\_Exported\_Constants}!IS\_DMA\_ALL\_PERIPH@{IS\_DMA\_ALL\_PERIPH}}
\index{IS\_DMA\_ALL\_PERIPH@{IS\_DMA\_ALL\_PERIPH}!DMA\_Exported\_Constants@{DMA\_Exported\_Constants}}
\doxysubsubsubsubsection{\texorpdfstring{IS\_DMA\_ALL\_PERIPH}{IS\_DMA\_ALL\_PERIPH}}
{\footnotesize\ttfamily \#define IS\+\_\+\+DMA\+\_\+\+ALL\+\_\+\+PERIPH(\begin{DoxyParamCaption}\item[{}]{PERIPH }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((PERIPH)\ ==\ \mbox{\hyperlink{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8}{DMA1\_Stream0}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ \mbox{\hyperlink{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2}{DMA1\_Stream1}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ \mbox{\hyperlink{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250}{DMA1\_Stream2}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ \mbox{\hyperlink{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d}{DMA1\_Stream3}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ \mbox{\hyperlink{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb}{DMA1\_Stream4}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ \mbox{\hyperlink{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652}{DMA1\_Stream5}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ \mbox{\hyperlink{group___peripheral__declaration_gac95127480470900755953f1cfe68567d}{DMA1\_Stream6}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ \mbox{\hyperlink{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26}{DMA1\_Stream7}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ \mbox{\hyperlink{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016}{DMA2\_Stream0}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ \mbox{\hyperlink{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a}{DMA2\_Stream1}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ \mbox{\hyperlink{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1}{DMA2\_Stream2}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ \mbox{\hyperlink{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e}{DMA2\_Stream3}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ \mbox{\hyperlink{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f}{DMA2\_Stream4}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ \mbox{\hyperlink{group___peripheral__declaration_gac40f58718761251875b5a897287efd83}{DMA2\_Stream5}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ \mbox{\hyperlink{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc}{DMA2\_Stream6}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ \mbox{\hyperlink{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce}{DMA2\_Stream7}}))}

\end{DoxyCode}
\input{df/dbb/group___d_m_a__channel}
\input{dd/d15/group___d_m_a__data__transfer__direction}
\input{d6/d0b/group___d_m_a__data__buffer__size}
\input{d5/ddb/group___d_m_a__peripheral__incremented__mode}
\input{d4/d3c/group___d_m_a__memory__incremented__mode}
\input{d9/dfd/group___d_m_a__peripheral__data__size}
\input{db/d35/group___d_m_a__memory__data__size}
\input{d1/dba/group___d_m_a__circular__normal__mode}
\input{d8/da7/group___d_m_a__priority__level}
\input{d0/db9/group___d_m_a__fifo__direct__mode}
\input{d4/de4/group___d_m_a__fifo__threshold__level}
\input{d7/d63/group___d_m_a__memory__burst}
\input{d1/d86/group___d_m_a__peripheral__burst}
\input{d5/d42/group___d_m_a__fifo__status__level}
\input{de/d17/group___d_m_a__flags__definition}
\input{d2/dcc/group___d_m_a__interrupt__enable__definitions}
\input{d4/d46/group___d_m_a__interrupts__definitions}
\input{dc/d99/group___d_m_a__peripheral__increment__offset}
\input{de/d34/group___d_m_a__flow__controller__definitions}
\input{d8/d5c/group___d_m_a__memory__targets__definitions}
