Warning: Scenario norm.ffgnp0p88vm40c.rcbest_CCbest is not configured for setup analysis: skipping. (UIC-058)
Warning: Scenario norm.ssgnp0p72v125c.rcworst_CCworst is not configured for setup analysis: skipping. (UIC-058)
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by group
        -nosplit
        -input_pins
        -nets
        -transition_time
        -capacitance
        -derate
        -attributes
        -physical
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Thu Nov 21 13:56:08 2024
****************************************

  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_1_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg (falling edge-triggered flip-flop clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: clock
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                          0.0000      0.0000
  clock network delay (ideal)                                                                                                      0.0000      0.0000

  i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_1_/CP (DFCNQND1BWP16P90CPD)                        0.0400      1.0700    0.0000      0.0000 r    (47.37,11.66)     n
  i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_1_/QN (DFCNQND1BWP16P90CPD)                        0.0360      1.0500    0.0882      0.0882 r    (47.12,11.66)     n
  n3 (net)                                                                                6      0.0075
  U250/A1 (AN2D1BWP16P90CPD)                                                                                 0.0360      1.0700    0.0007      0.0890 r    (51.19,13.34)
  U250/Z (AN2D1BWP16P90CPD)                                                                                  0.0102      1.0500    0.0262      0.1152 r    (51.44,13.39)
  n137 (net)                                                                              2      0.0015
  U264/B1 (IND3D1BWP16P90CPD)                                                                                0.0102      1.0700    0.0001      0.1153 r    (52.01,13.90)
  U264/ZN (IND3D1BWP16P90CPD)                                                                                0.0481      1.0500    0.0362      0.1515 f    (52.07,13.97)
  n236 (net)                                                                              4      0.0036
  U267/A1 (MOAI22D1BWP16P90CPD)                                                                              0.0481      1.0700    0.0001      0.1516 f    (51.15,14.54)
  U267/ZN (MOAI22D1BWP16P90CPD)                                                                              0.0200      1.0500    0.0226      0.1742 r    (51.05,14.53)
  n138 (net)                                                                              1      0.0010
  U272/A1 (IND2D1BWP16P90CPD)                                                                                0.0200      1.0700    0.0001      0.1743 r    (52.05,12.85)
  U272/ZN (IND2D1BWP16P90CPD)                                                                                0.0165      1.0500    0.0210      0.1953 r    (52.19,12.82)
  n141 (net)                                                                              2      0.0017
  U281/A3 (NR3SKPBD1BWP16P90CPD)                                                                             0.0165      1.0700    0.0001      0.1954 r    (53.08,13.39)
  U281/ZN (NR3SKPBD1BWP16P90CPD)                                                                             0.0195      1.0500    0.0190      0.2144 f    (53.23,13.41)
  n143 (net)                                                                              1      0.0010
  U275/B (IAO21D1BWP16P90CPD)                                                                                0.0195      1.0700    0.0001      0.2145 f    (53.44,11.15)
  U275/ZN (IAO21D1BWP16P90CPD)                                                                               0.0311      1.0500    0.0270      0.2415 r    (53.45,11.09)
  n146 (net)                                                                              4      0.0034
  U274/B (OA21D1BWP16P90CPD)                                                                                 0.0311      1.0700    0.0002      0.2417 r    (53.29,12.24)
  U274/Z (OA21D1BWP16P90CPD)                                                                                 0.0082      1.0500    0.0284      0.2701 r    (53.42,12.24)
  n459 (net)                                                                              1      0.0009
  U278/B (AOI21D1BWP16P90CPDULVT)                                                                            0.0082      1.0700    0.0001      0.2701 r    (54.97,12.24)
  U278/ZN (AOI21D1BWP16P90CPDULVT)                                                                           0.0101      1.0500    0.0065      0.2767 f    (54.98,12.30)
  n458 (net)                                                                              1      0.0009
  U295/A2 (ND2SKND1BWP16P90CPDULVT)                                                                          0.0101      1.0700    0.0001      0.2767 f    (55.69,12.24)
  U295/ZN (ND2SKND1BWP16P90CPDULVT)                                                                          0.0074      1.0500    0.0069      0.2837 r    (55.81,12.24)
  n256 (net)                                                                              1      0.0010
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)                                                        0.0074      1.0700    0.0001      0.2838 r    (58.48,12.21)     n
  data arrival time                                                                                                                            0.2838

  clock clock (fall edge)                                                                                                          0.5940      0.5940
  clock network delay (ideal)                                                                                                      0.0000      0.5940
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)                                                      0.0400      0.9300    0.0000      0.5940 f    (60.51,12.24)     n
  clock uncertainty                                                                                                               -0.0300      0.5640
  duty cycle clock jitter                                                                                                         -0.0090      0.5550
  library setup time                                                                                                     1.0000   -0.0053      0.5497
  data required time                                                                                                                           0.5498
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                           0.5498
  data arrival time                                                                                                                           -0.2838
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                  0.2660



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datm_si[0] (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: FEEDTHROUGH
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                          0.0000      0.0000
  clock network delay (ideal)                                                                                                      0.0000      0.0000
  input external delay                                                                                                             0.5000      0.5000

  tdi (in)                                                                                                   0.0053      1.0500    0.0012      0.5012 f    (61.75,13.65)
  tdi (net)                                                                               1      0.0011
  FTB_1__40/I (CKBD1BWP16P90CPDULVT)                                                                         0.0053      1.0700    0.0001      0.5013 f    (59.12,13.39)     s
  FTB_1__40/Z (CKBD1BWP16P90CPDULVT)                                                                         0.0592      1.0500    0.0404      0.5418 f    (59.27,13.39)     s
  aps_rename_1_ (net)                                                                     7      0.0161
  FTB_2__41/I (BUFFD12BWP16P90CPDULVT)                                                                       0.0593      1.0700    0.0021      0.5438 f    (58.93,18.00)     s
  FTB_2__41/Z (BUFFD12BWP16P90CPDULVT)                                                                       0.0258      1.0500    0.0309      0.5747 f    (59.72,18.00)     s
  dbg_datm_si[0] (net)                                                                    1      0.1004
  dbg_datm_si[0] (out)                                                                                       0.0276      1.0700    0.0090      0.5837 f    (61.75,17.01)
  data arrival time                                                                                                                            0.5837

  clock clock (rise edge)                                                                                                          1.1880      1.1880
  clock network delay (ideal)                                                                                                      0.0000      1.1880
  clock uncertainty                                                                                                               -0.0300      1.1580
  cycle clock jitter                                                                                                              -0.0070      1.1510
  output external delay                                                                                                           -0.5000      0.6510
  data required time                                                                                                                           0.6510
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                           0.6510
  data arrival time                                                                                                                           -0.5837
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                  0.0673



  Startpoint: dbg_datm_so[0] (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg (falling edge-triggered flip-flop clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGIN
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                          0.0000      0.0000
  clock network delay (ideal)                                                                                                      0.0000      0.0000
  input external delay                                                                                                             0.5000      0.5000

  dbg_datm_so[0] (in)                                                                                        0.0058      1.0500    0.0018      0.5018 f    (61.75,13.89)
  dbg_datm_so[0] (net)                                                                    1      0.0016
  U301/B1 (AOI22D1BWP16P90CPDULVT)                                                                           0.0058      1.0700    0.0002      0.5020 f    (55.48,13.36)
  U301/ZN (AOI22D1BWP16P90CPDULVT)                                                                           0.0090      1.0500    0.0080      0.5100 r    (55.37,13.41)
  n479 (net)                                                                              1      0.0009
  U295/A1 (ND2SKND1BWP16P90CPDULVT)                                                                          0.0090      1.0700    0.0001      0.5101 r    (55.84,12.19)
  U295/ZN (ND2SKND1BWP16P90CPDULVT)                                                                          0.0076      1.0500    0.0074      0.5175 f    (55.81,12.24)
  n256 (net)                                                                              1      0.0010
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)                                                        0.0076      1.0700    0.0001      0.5176 f    (58.48,12.21)     n
  data arrival time                                                                                                                            0.5176

  clock clock (fall edge)                                                                                                          0.5940      0.5940
  clock network delay (ideal)                                                                                                      0.0000      0.5940
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)                                                      0.0400      0.9300    0.0000      0.5940 f    (60.51,12.24)     n
  clock uncertainty                                                                                                               -0.0300      0.5640
  duty cycle clock jitter                                                                                                         -0.0090      0.5550
  library setup time                                                                                                     1.0000   -0.0092      0.5458
  data required time                                                                                                                           0.5458
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                           0.5458
  data arrival time                                                                                                                           -0.5176
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                  0.0282



  Startpoint: i_img2_jtag_tap_tdo_enable_reg (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo_enable (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGOUT
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                                                                                          0.5940      0.5940
  clock network delay (ideal)                                                                                                      0.0000      0.5940

  i_img2_jtag_tap_tdo_enable_reg/CPN (DFNCNQD4BWP16P90CPDULVT)                                               0.0400      1.0700    0.0000      0.5940 f    (58.80,16.85)     n
  i_img2_jtag_tap_tdo_enable_reg/Q (DFNCNQD4BWP16P90CPDULVT)                                                 0.0065      1.0500    0.0392      0.6332 r    (58.38,16.85)     n
  n407 (net)                                                                              1      0.0038
  SGI37_184/I (CKBD14BWP16P90CPDULVT)                                                                        0.0065      1.0700    0.0004      0.6336 r    (59.01,15.12)
  SGI37_184/Z (CKBD14BWP16P90CPDULVT)                                                                        0.0216      1.0500    0.0217      0.6553 r    (59.91,15.12)
  tdo_enable (net)                                                                        1      0.1004
  tdo_enable (out)                                                                                           0.0239      1.0700    0.0093      0.6647 r    (61.75,13.41)
  data arrival time                                                                                                                            0.6647

  clock clock (rise edge)                                                                                                          1.1880      1.1880
  clock network delay (ideal)                                                                                                      0.0000      1.1880
  clock uncertainty                                                                                                               -0.0300      1.1580
  duty cycle clock jitter                                                                                                         -0.0090      1.1490
  output external delay                                                                                                           -0.5000      0.6490
  data required time                                                                                                                           0.6490
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                           0.6490
  data arrival time                                                                                                                           -0.6647
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                                            -0.0157


1
