{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734112645870 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734112645870 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734112645870 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734112645870 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734112645870 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734112645870 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734112645870 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734112645870 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734112645870 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734112645870 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734112645870 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734112645870 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734112645870 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734112645870 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734112645870 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734112645870 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 13 11:57:25 2024 " "Processing started: Fri Dec 13 11:57:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734112645870 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1734112645870 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1734112645870 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1734112646120 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1734112646213 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1734112646213 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1734112646236 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1734112646236 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "15 " "The Timing Analyzer is analyzing 15 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1734112646501 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1734112646550 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1734112646564 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1734112646577 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.653 " "Worst-case setup slack is 0.653" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734112646605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734112646605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.653               0.000 iCLK  " "    0.653               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734112646605 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734112646605 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.339 " "Worst-case hold slack is 0.339" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734112646611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734112646611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 iCLK  " "    0.339               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734112646611 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734112646611 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734112646612 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734112646614 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.631 " "Worst-case minimum pulse width slack is 9.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734112646615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734112646615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.631               0.000 iCLK  " "    9.631               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734112646615 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734112646615 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734112646675 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734112646675 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734112646675 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734112646675 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.092 ns " "Worst Case Available Settling Time: 37.092 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734112646675 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734112646675 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734112646675 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.653 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.653" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646681 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734112646681 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.653  " "Path #1: Setup slack is 0.653 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : regFile:g_REGFILE\|reg_N:\\G_N_Reg:17:REGI\|dffg:\\G_NBit_Reg:1:REGI\|s_Q " "From Node    : regFile:g_REGFILE\|reg_N:\\G_N_Reg:17:REGI\|dffg:\\G_NBit_Reg:1:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_IDEX:IDEX_Pipeline_Reg\|dffg:PCsel\|s_Q " "To Node      : reg_IDEX:IDEX_Pipeline_Reg\|dffg:PCsel\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.135      3.135  F        clock network delay " "    13.135      3.135  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.367      0.232     uTco  regFile:g_REGFILE\|reg_N:\\G_N_Reg:17:REGI\|dffg:\\G_NBit_Reg:1:REGI\|s_Q " "    13.367      0.232     uTco  regFile:g_REGFILE\|reg_N:\\G_N_Reg:17:REGI\|dffg:\\G_NBit_Reg:1:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.367      0.000 RR  CELL  g_REGFILE\|\\G_N_Reg:17:REGI\|\\G_NBit_Reg:1:REGI\|s_Q\|q " "    13.367      0.000 RR  CELL  g_REGFILE\|\\G_N_Reg:17:REGI\|\\G_NBit_Reg:1:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.797      0.430 RR    IC  g_REGFILE\|g_MUX_RS\|Mux30~9\|datad " "    13.797      0.430 RR    IC  g_REGFILE\|g_MUX_RS\|Mux30~9\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.952      0.155 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux30~9\|combout " "    13.952      0.155 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux30~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.903      0.951 RR    IC  g_REGFILE\|g_MUX_RS\|Mux30~10\|datab " "    14.903      0.951 RR    IC  g_REGFILE\|g_MUX_RS\|Mux30~10\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.321      0.418 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux30~10\|combout " "    15.321      0.418 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux30~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.740      2.419 RR    IC  g_REGFILE\|g_MUX_RS\|Mux30~18\|datab " "    17.740      2.419 RR    IC  g_REGFILE\|g_MUX_RS\|Mux30~18\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.142      0.402 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux30~18\|combout " "    18.142      0.402 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux30~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.694      1.552 RR    IC  g_REGFILE\|g_MUX_RS\|Mux30~19\|datab " "    19.694      1.552 RR    IC  g_REGFILE\|g_MUX_RS\|Mux30~19\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.039      0.345 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux30~19\|combout " "    20.039      0.345 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux30~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.267      0.228 RR    IC  e_equalityModule\|Equal0~0\|datad " "    20.267      0.228 RR    IC  e_equalityModule\|Equal0~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.406      0.139 RF  CELL  e_equalityModule\|Equal0~0\|combout " "    20.406      0.139 RF  CELL  e_equalityModule\|Equal0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.675      0.269 FF    IC  e_equalityModule\|Equal0~4\|datab " "    20.675      0.269 FF    IC  e_equalityModule\|Equal0~4\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.025      0.350 FF  CELL  e_equalityModule\|Equal0~4\|combout " "    21.025      0.350 FF  CELL  e_equalityModule\|Equal0~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.477      0.452 FF    IC  e_equalityModule\|Equal0~20\|datab " "    21.477      0.452 FF    IC  e_equalityModule\|Equal0~20\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.827      0.350 FF  CELL  e_equalityModule\|Equal0~20\|combout " "    21.827      0.350 FF  CELL  e_equalityModule\|Equal0~20\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.053      0.226 FF    IC  comb~1\|datad " "    22.053      0.226 FF    IC  comb~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.203      0.150 FR  CELL  comb~1\|combout " "    22.203      0.150 FR  CELL  comb~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.203      0.000 RR    IC  IDEX_Pipeline_Reg\|PCsel\|s_Q\|d " "    22.203      0.000 RR    IC  IDEX_Pipeline_Reg\|PCsel\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.290      0.087 RR  CELL  reg_IDEX:IDEX_Pipeline_Reg\|dffg:PCsel\|s_Q " "    22.290      0.087 RR  CELL  reg_IDEX:IDEX_Pipeline_Reg\|dffg:PCsel\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.913      2.913  R        clock network delay " "    22.913      2.913  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.945      0.032           clock pessimism removed " "    22.945      0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.925     -0.020           clock uncertainty " "    22.925     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.943      0.018     uTsu  reg_IDEX:IDEX_Pipeline_Reg\|dffg:PCsel\|s_Q " "    22.943      0.018     uTsu  reg_IDEX:IDEX_Pipeline_Reg\|dffg:PCsel\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    22.290 " "Data Arrival Time  :    22.290" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.943 " "Data Required Time :    22.943" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.653  " "Slack              :     0.653 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646681 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734112646681 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.339 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.339" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646685 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646685 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646685 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734112646685 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.339  " "Path #1: Hold slack is 0.339 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:14:REGI\|s_Q " "From Node    : reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:14:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a6~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a6~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.934      2.934  R        clock network delay " "     2.934      2.934  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.166      0.232     uTco  reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:14:REGI\|s_Q " "     3.166      0.232     uTco  reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:14:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.166      0.000 RR  CELL  EXMEM_Pipeline_Red\|\\G_NBit_RegRdDtaB:14:REGI\|s_Q\|q " "     3.166      0.000 RR  CELL  EXMEM_Pipeline_Red\|\\G_NBit_RegRdDtaB:14:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.869      0.703 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a6\|portadatain\[8\] " "     3.869      0.703 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a6\|portadatain\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.941      0.072 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a6~porta_datain_reg0 " "     3.941      0.072 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a6~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.412      3.412  R        clock network delay " "     3.412      3.412  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.380     -0.032           clock pessimism removed " "     3.380     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.380      0.000           clock uncertainty " "     3.380      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.602      0.222      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a6~porta_datain_reg0 " "     3.602      0.222      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a6~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.941 " "Data Arrival Time  :     3.941" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.602 " "Data Required Time :     3.602" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.339  " "Slack              :     0.339 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112646686 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734112646686 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1734112646686 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1734112646701 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1734112646975 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.366 " "Worst-case setup slack is 1.366" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734112647074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734112647074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.366               0.000 iCLK  " "    1.366               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734112647074 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734112647074 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.347 " "Worst-case hold slack is 0.347" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734112647079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734112647079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 iCLK  " "    0.347               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734112647079 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734112647079 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734112647081 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734112647083 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.648 " "Worst-case minimum pulse width slack is 9.648" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734112647085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734112647085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.648               0.000 iCLK  " "    9.648               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734112647085 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734112647085 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734112647139 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734112647139 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734112647139 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734112647139 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.310 ns " "Worst Case Available Settling Time: 37.310 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734112647139 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734112647139 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734112647139 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.366 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.366" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647145 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734112647145 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 1.366  " "Path #1: Setup slack is 1.366 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : regFile:g_REGFILE\|reg_N:\\G_N_Reg:17:REGI\|dffg:\\G_NBit_Reg:1:REGI\|s_Q " "From Node    : regFile:g_REGFILE\|reg_N:\\G_N_Reg:17:REGI\|dffg:\\G_NBit_Reg:1:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_IDEX:IDEX_Pipeline_Reg\|dffg:PCsel\|s_Q " "To Node      : reg_IDEX:IDEX_Pipeline_Reg\|dffg:PCsel\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.826      2.826  F        clock network delay " "    12.826      2.826  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.039      0.213     uTco  regFile:g_REGFILE\|reg_N:\\G_N_Reg:17:REGI\|dffg:\\G_NBit_Reg:1:REGI\|s_Q " "    13.039      0.213     uTco  regFile:g_REGFILE\|reg_N:\\G_N_Reg:17:REGI\|dffg:\\G_NBit_Reg:1:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.039      0.000 RR  CELL  g_REGFILE\|\\G_N_Reg:17:REGI\|\\G_NBit_Reg:1:REGI\|s_Q\|q " "    13.039      0.000 RR  CELL  g_REGFILE\|\\G_N_Reg:17:REGI\|\\G_NBit_Reg:1:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.444      0.405 RR    IC  g_REGFILE\|g_MUX_RS\|Mux30~9\|datad " "    13.444      0.405 RR    IC  g_REGFILE\|g_MUX_RS\|Mux30~9\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.588      0.144 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux30~9\|combout " "    13.588      0.144 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux30~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.484      0.896 RR    IC  g_REGFILE\|g_MUX_RS\|Mux30~10\|datab " "    14.484      0.896 RR    IC  g_REGFILE\|g_MUX_RS\|Mux30~10\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.865      0.381 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux30~10\|combout " "    14.865      0.381 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux30~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.130      2.265 RR    IC  g_REGFILE\|g_MUX_RS\|Mux30~18\|datab " "    17.130      2.265 RR    IC  g_REGFILE\|g_MUX_RS\|Mux30~18\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.494      0.364 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux30~18\|combout " "    17.494      0.364 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux30~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.952      1.458 RR    IC  g_REGFILE\|g_MUX_RS\|Mux30~19\|datab " "    18.952      1.458 RR    IC  g_REGFILE\|g_MUX_RS\|Mux30~19\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.265      0.313 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux30~19\|combout " "    19.265      0.313 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux30~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.475      0.210 RR    IC  e_equalityModule\|Equal0~0\|datad " "    19.475      0.210 RR    IC  e_equalityModule\|Equal0~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.619      0.144 RR  CELL  e_equalityModule\|Equal0~0\|combout " "    19.619      0.144 RR  CELL  e_equalityModule\|Equal0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.837      0.218 RR    IC  e_equalityModule\|Equal0~4\|datab " "    19.837      0.218 RR    IC  e_equalityModule\|Equal0~4\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.150      0.313 RR  CELL  e_equalityModule\|Equal0~4\|combout " "    20.150      0.313 RR  CELL  e_equalityModule\|Equal0~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.579      0.429 RR    IC  e_equalityModule\|Equal0~20\|datab " "    20.579      0.429 RR    IC  e_equalityModule\|Equal0~20\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.892      0.313 RR  CELL  e_equalityModule\|Equal0~20\|combout " "    20.892      0.313 RR  CELL  e_equalityModule\|Equal0~20\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.079      0.187 RR    IC  comb~1\|datad " "    21.079      0.187 RR    IC  comb~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.223      0.144 RR  CELL  comb~1\|combout " "    21.223      0.144 RR  CELL  comb~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.223      0.000 RR    IC  IDEX_Pipeline_Reg\|PCsel\|s_Q\|d " "    21.223      0.000 RR    IC  IDEX_Pipeline_Reg\|PCsel\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.303      0.080 RR  CELL  reg_IDEX:IDEX_Pipeline_Reg\|dffg:PCsel\|s_Q " "    21.303      0.080 RR  CELL  reg_IDEX:IDEX_Pipeline_Reg\|dffg:PCsel\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.642      2.642  R        clock network delay " "    22.642      2.642  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.670      0.028           clock pessimism removed " "    22.670      0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.650     -0.020           clock uncertainty " "    22.650     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.669      0.019     uTsu  reg_IDEX:IDEX_Pipeline_Reg\|dffg:PCsel\|s_Q " "    22.669      0.019     uTsu  reg_IDEX:IDEX_Pipeline_Reg\|dffg:PCsel\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    21.303 " "Data Arrival Time  :    21.303" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.669 " "Data Required Time :    22.669" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.366  " "Slack              :     1.366 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647145 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734112647145 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.347 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.347" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647150 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734112647150 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.347  " "Path #1: Hold slack is 0.347 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:4:REGI\|s_Q " "From Node    : reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:4:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.679      2.679  R        clock network delay " "     2.679      2.679  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.892      0.213     uTco  reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:4:REGI\|s_Q " "     2.892      0.213     uTco  reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:4:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.892      0.000 RR  CELL  EXMEM_Pipeline_Red\|\\G_NBit_RegRdDtaB:4:REGI\|s_Q\|q " "     2.892      0.000 RR  CELL  EXMEM_Pipeline_Red\|\\G_NBit_RegRdDtaB:4:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.547      0.655 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a1\|portadatain\[3\] " "     3.547      0.655 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a1\|portadatain\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.620      0.073 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0 " "     3.620      0.073 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.100      3.100  R        clock network delay " "     3.100      3.100  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.072     -0.028           clock pessimism removed " "     3.072     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.072      0.000           clock uncertainty " "     3.072      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.273      0.201      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0 " "     3.273      0.201      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.620 " "Data Arrival Time  :     3.620" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.273 " "Data Required Time :     3.273" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.347  " "Slack              :     0.347 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647150 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734112647150 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1734112647151 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.831 " "Worst-case setup slack is 4.831" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734112647233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734112647233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.831               0.000 iCLK  " "    4.831               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734112647233 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734112647233 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.139 " "Worst-case hold slack is 0.139" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734112647238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734112647238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 iCLK  " "    0.139               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734112647238 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734112647238 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734112647240 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734112647242 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.373 " "Worst-case minimum pulse width slack is 9.373" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734112647244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734112647244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.373               0.000 iCLK  " "    9.373               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734112647244 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734112647244 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734112647297 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734112647297 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734112647297 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734112647297 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.504 ns " "Worst Case Available Settling Time: 38.504 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734112647297 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734112647297 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734112647297 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.831 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.831" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647304 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734112647304 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 4.831  " "Path #1: Setup slack is 4.831 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : regFile:g_REGFILE\|reg_N:\\G_N_Reg:17:REGI\|dffg:\\G_NBit_Reg:1:REGI\|s_Q " "From Node    : regFile:g_REGFILE\|reg_N:\\G_N_Reg:17:REGI\|dffg:\\G_NBit_Reg:1:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_IDEX:IDEX_Pipeline_Reg\|dffg:PCsel\|s_Q " "To Node      : reg_IDEX:IDEX_Pipeline_Reg\|dffg:PCsel\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.014      2.014  F        clock network delay " "    12.014      2.014  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.119      0.105     uTco  regFile:g_REGFILE\|reg_N:\\G_N_Reg:17:REGI\|dffg:\\G_NBit_Reg:1:REGI\|s_Q " "    12.119      0.105     uTco  regFile:g_REGFILE\|reg_N:\\G_N_Reg:17:REGI\|dffg:\\G_NBit_Reg:1:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.119      0.000 FF  CELL  g_REGFILE\|\\G_N_Reg:17:REGI\|\\G_NBit_Reg:1:REGI\|s_Q\|q " "    12.119      0.000 FF  CELL  g_REGFILE\|\\G_N_Reg:17:REGI\|\\G_NBit_Reg:1:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.358      0.239 FF    IC  g_REGFILE\|g_MUX_RS\|Mux30~9\|datad " "    12.358      0.239 FF    IC  g_REGFILE\|g_MUX_RS\|Mux30~9\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.421      0.063 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux30~9\|combout " "    12.421      0.063 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux30~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.895      0.474 FF    IC  g_REGFILE\|g_MUX_RS\|Mux30~10\|datab " "    12.895      0.474 FF    IC  g_REGFILE\|g_MUX_RS\|Mux30~10\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.087      0.192 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux30~10\|combout " "    13.087      0.192 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux30~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.390      1.303 FF    IC  g_REGFILE\|g_MUX_RS\|Mux30~18\|datab " "    14.390      1.303 FF    IC  g_REGFILE\|g_MUX_RS\|Mux30~18\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.597      0.207 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux30~18\|combout " "    14.597      0.207 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux30~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.420      0.823 FF    IC  g_REGFILE\|g_MUX_RS\|Mux30~19\|datab " "    15.420      0.823 FF    IC  g_REGFILE\|g_MUX_RS\|Mux30~19\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.596      0.176 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux30~19\|combout " "    15.596      0.176 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux30~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.718      0.122 FF    IC  e_equalityModule\|Equal0~0\|datad " "    15.718      0.122 FF    IC  e_equalityModule\|Equal0~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.781      0.063 FF  CELL  e_equalityModule\|Equal0~0\|combout " "    15.781      0.063 FF  CELL  e_equalityModule\|Equal0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.911      0.130 FF    IC  e_equalityModule\|Equal0~4\|datab " "    15.911      0.130 FF    IC  e_equalityModule\|Equal0~4\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.085      0.174 FF  CELL  e_equalityModule\|Equal0~4\|combout " "    16.085      0.174 FF  CELL  e_equalityModule\|Equal0~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.315      0.230 FF    IC  e_equalityModule\|Equal0~20\|datab " "    16.315      0.230 FF    IC  e_equalityModule\|Equal0~20\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.489      0.174 FF  CELL  e_equalityModule\|Equal0~20\|combout " "    16.489      0.174 FF  CELL  e_equalityModule\|Equal0~20\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.597      0.108 FF    IC  comb~1\|datad " "    16.597      0.108 FF    IC  comb~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.660      0.063 FF  CELL  comb~1\|combout " "    16.660      0.063 FF  CELL  comb~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.660      0.000 FF    IC  IDEX_Pipeline_Reg\|PCsel\|s_Q\|d " "    16.660      0.000 FF    IC  IDEX_Pipeline_Reg\|PCsel\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.710      0.050 FF  CELL  reg_IDEX:IDEX_Pipeline_Reg\|dffg:PCsel\|s_Q " "    16.710      0.050 FF  CELL  reg_IDEX:IDEX_Pipeline_Reg\|dffg:PCsel\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.535      1.535  R        clock network delay " "    21.535      1.535  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.554      0.019           clock pessimism removed " "    21.554      0.019           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.534     -0.020           clock uncertainty " "    21.534     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.541      0.007     uTsu  reg_IDEX:IDEX_Pipeline_Reg\|dffg:PCsel\|s_Q " "    21.541      0.007     uTsu  reg_IDEX:IDEX_Pipeline_Reg\|dffg:PCsel\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    16.710 " "Data Arrival Time  :    16.710" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.541 " "Data Required Time :    21.541" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.831  " "Slack              :     4.831 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647304 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734112647304 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.139 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.139" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647308 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734112647308 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.139  " "Path #1: Hold slack is 0.139 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:4:REGI\|s_Q " "From Node    : reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:4:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.570      1.570  R        clock network delay " "     1.570      1.570  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.675      0.105     uTco  reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:4:REGI\|s_Q " "     1.675      0.105     uTco  reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:4:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.675      0.000 RR  CELL  EXMEM_Pipeline_Red\|\\G_NBit_RegRdDtaB:4:REGI\|s_Q\|q " "     1.675      0.000 RR  CELL  EXMEM_Pipeline_Red\|\\G_NBit_RegRdDtaB:4:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.002      0.327 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a1\|portadatain\[3\] " "     2.002      0.327 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a1\|portadatain\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.038      0.036 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0 " "     2.038      0.036 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.815      1.815  R        clock network delay " "     1.815      1.815  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.795     -0.020           clock pessimism removed " "     1.795     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.795      0.000           clock uncertainty " "     1.795      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.899      0.104      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0 " "     1.899      0.104      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.038 " "Data Arrival Time  :     2.038" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.899 " "Data Required Time :     1.899" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.139  " "Slack              :     0.139 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734112647309 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734112647309 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1734112647533 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1734112647537 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "946 " "Peak virtual memory: 946 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734112647582 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 13 11:57:27 2024 " "Processing ended: Fri Dec 13 11:57:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734112647582 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734112647582 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734112647582 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1734112647582 ""}
