// Seed: 3607715242
module module_0 (
    output id_0,
    input logic id_1,
    input logic id_2
);
  wire  id_3 = id_3;
  logic id_4;
  assign id_3[1] = id_3;
  logic id_5 = id_4;
  logic id_6;
  assign id_5 = 1'b0 | 1;
  logic id_7 = id_1;
endmodule
