<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="Default">
  <columns>
   <connections preferredWidth="127" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="183" />
   <clocksource preferredWidth="183" />
   <frequency preferredWidth="163" />
  </columns>
 </clocktable>
 <window width="1366" height="728" x="0" y="0" />
 <library expandedCategories="Project,Library" />
 <generation
   simulation="VHDL"
   mixed_lang_simulation="0"
   testbench_system="STANDARD"
   testbench_simulation="VHDL"
   mixed_lang_testbench_simulation="0"
   synthesis="VHDL" />
</preferences>
