#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Jul 18 11:09:45 2024
# Process ID: 26776
# Current directory: C:/Users/training/Day13/MIPS
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8536 C:\Users\training\Day13\MIPS\MIPS-v5.xpr
# Log file: C:/Users/training/Day13/MIPS/vivado.log
# Journal file: C:/Users/training/Day13/MIPS\vivado.jou
# Running On: amd-training-5, OS: Windows, CPU Frequency: 2096 MHz, CPU Physical cores: 12, Host memory: 33664 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/training/Day13/MIPS/MIPS-v5.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'E:/MIPS' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/training/Day13/MIPS/MIPS-v5.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2434.797 ; gain = 311.445
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Day13/MIPS/MIPS-v5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/training/Day13/MIPS/MIPS-v5.sim/sim_1/behav/xsim/instruction_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/training/Day13/MIPS/MIPS-v5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day13/MIPS/MIPS-v5.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day13/MIPS/MIPS-v5.srcs/sources_1/new/Main_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day13/MIPS/MIPS-v5.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day13/MIPS/MIPS-v5.srcs/sources_1/new/adder_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day13/MIPS/MIPS-v5.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day13/MIPS/MIPS-v5.srcs/sources_1/new/extend_sign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend_sign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day13/MIPS/MIPS-v5.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day13/MIPS/MIPS-v5.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day13/MIPS/MIPS-v5.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day13/MIPS/MIPS-v5.srcs/sources_1/new/register_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day13/MIPS/MIPS-v5.srcs/sources_1/new/shift_jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_jump
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day13/MIPS/MIPS-v5.srcs/sources_1/new/shift_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day13/MIPS/MIPS-v5.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day13/MIPS/MIPS-v5.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day13/MIPS/MIPS-v5.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/training/Day13/MIPS/MIPS-v5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.adder_4
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.Main_Control
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.register_bank
Compiling module xil_defaultlib.extend_sign
Compiling module xil_defaultlib.mux2_1(size=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.shift_reg
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shift_jump
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/training/Day13/MIPS/MIPS-v5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -view {C:/Users/training/Day13/MIPS/test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/training/Day13/MIPS/test_behav.wcfg
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 250 ns : File "C:/Users/training/Day13/MIPS/MIPS-v5.srcs/sources_1/new/test.v" Line 20
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2519.922 ; gain = 44.625
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Day13/MIPS/MIPS-v5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/training/Day13/MIPS/MIPS-v5.sim/sim_1/behav/xsim/instruction_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/training/Day13/MIPS/MIPS-v5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/training/Day13/MIPS/MIPS-v5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/training/Day13/MIPS/MIPS-v5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -view {C:/Users/training/Day13/MIPS/test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/training/Day13/MIPS/test_behav.wcfg
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 250 ns : File "C:/Users/training/Day13/MIPS/MIPS-v5.srcs/sources_1/new/test.v" Line 20
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 2534.523 ; gain = 9.359
update_compile_order -fileset sources_1
synth_design -top top -part xc7z007sclg400-1 -lint 
Command: synth_design -top top -part xc7z007sclg400-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-83] Releasing license: Synthesis
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 3135.660 ; gain = 273.781
INFO: [Common 17-344] 'synth_design' was cancelled
synth_design -top top -part xc7z007sclg400-1 -lint 
Command: synth_design -top top -part xc7z007sclg400-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-83] Releasing license: Synthesis
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
INFO: [Common 17-344] 'synth_design' was cancelled
launch_runs synth_1 -jobs 6
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Thu Jul 18 11:15:05 2024] Launched synth_1...
Run output will be captured here: C:/Users/training/Day13/MIPS/MIPS-v5.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z007sclg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3234.312 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 47 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3249.449 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 39 instances were transformed.
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 5 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
place_ports clk M14
file mkdir C:/Users/training/Day13/MIPS/MIPS-v5.srcs/constrs_1/new
close [ open C:/Users/training/Day13/MIPS/MIPS-v5.srcs/constrs_1/new/constraints.xdc w ]
add_files -fileset constrs_1 C:/Users/training/Day13/MIPS/MIPS-v5.srcs/constrs_1/new/constraints.xdc
set_property target_constrs_file C:/Users/training/Day13/MIPS/MIPS-v5.srcs/constrs_1/new/constraints.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/Users/training/Day13/MIPS/MIPS-v5.runs/synth_1/top.dcp to C:/Users/training/Day13/MIPS/MIPS-v5.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs synth_1 -jobs 6
[Thu Jul 18 11:21:22 2024] Launched synth_1...
Run output will be captured here: C:/Users/training/Day13/MIPS/MIPS-v5.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z007sclg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 3891.867 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 70 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/training/Day13/MIPS/MIPS-v5.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/training/Day13/MIPS/MIPS-v5.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3891.867 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 46 instances were transformed.
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

set_property IOSTANDARD LVCMOS33 [get_ports [list ALUSRC]]
set_property IOSTANDARD LVCMOS33 [get_ports [list EXTOP]]
set_property IOSTANDARD LVCMOS33 [get_ports [list JUMP]]
set_property IOSTANDARD LVCMOS33 [get_ports [list MEM2REG]]
set_property IOSTANDARD LVCMOS33 [get_ports [list MEMWRITE]]
set_property IOSTANDARD LVCMOS33 [get_ports [list PCSRC]]
set_property IOSTANDARD LVCMOS33 [get_ports [list REGDST]]
set_property IOSTANDARD LVCMOS33 [get_ports [list REGWRITE]]
place_ports REGDST N20
place_ports REGWRITE P20
place_ports EXTOP R19
save_constraints
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/training/Day13/MIPS/MIPS-v5.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/training/Day13/MIPS/MIPS-v5.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 6
[Thu Jul 18 11:24:51 2024] Launched synth_1...
Run output will be captured here: C:/Users/training/Day13/MIPS/MIPS-v5.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z007sclg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 3897.574 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 62 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/training/Day13/MIPS/MIPS-v5.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/training/Day13/MIPS/MIPS-v5.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3897.574 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 38 instances were transformed.
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 24 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

place_ports ALUSRC T20
place_ports MEMWRITE T19
place_ports MEM2REG U13
place_ports PCSRC V20
place_ports JUMP W20
place_ports {ALU_OP[3]} Y17
place_ports {ALU_OP[2]} Y18
place_ports {ALU_OP[1]} Y19
place_ports {ALU_OP[0]} W19
set_property IOSTANDARD LVCMOS33 [get_ports [list {ALU_OP[3]} {ALU_OP[2]} {ALU_OP[1]} {ALU_OP[0]}]]
save_constraints
launch_runs impl_1 -jobs 6
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.101 . Memory (MB): peak = 3899.754 ; gain = 0.785
[Thu Jul 18 11:31:56 2024] Launched impl_1...
Run output will be captured here: C:/Users/training/Day13/MIPS/MIPS-v5.runs/impl_1/runme.log
set_property IOSTANDARD LVCMOS33 [get_ports [list {extern_dataIN[11]} {extern_dataIN[10]} {extern_dataIN[9]} {extern_dataIN[8]} {extern_dataIN[7]} {extern_dataIN[6]} {extern_dataIN[5]} {extern_dataIN[4]} {extern_dataIN[3]} {extern_dataIN[2]} {extern_dataIN[1]} {extern_dataIN[0]}]]
set_property is_loc_fixed true [get_ports [list  {extern_dataIN[11]} {extern_dataIN[10]} {extern_dataIN[9]} {extern_dataIN[8]} {extern_dataIN[7]} {extern_dataIN[6]} {extern_dataIN[5]} {extern_dataIN[4]} {extern_dataIN[3]} {extern_dataIN[2]} {extern_dataIN[1]} {extern_dataIN[0]}]]
place_ports {extern_dataIN[11]} T14
place_ports {extern_dataIN[10]} T11
place_ports {extern_dataIN[9]} T12
place_ports {extern_dataIN[8]} T10
place_ports {extern_dataIN[7]} M15
place_ports {extern_dataIN[6]} L15
place_ports {extern_dataIN[5]} P14
place_ports {extern_dataIN[4]} R14
place_ports {extern_dataIN[3]} N16
place_ports {extern_dataIN[2]} R16
place_ports {extern_dataIN[1]} U20
place_ports {extern_dataIN[0]} R17
set_property IOSTANDARD LVCMOS33 [get_ports [list {extern_dataOUT[11]} {extern_dataOUT[10]} {extern_dataOUT[9]} {extern_dataOUT[8]} {extern_dataOUT[7]} {extern_dataOUT[6]} {extern_dataOUT[5]} {extern_dataOUT[4]} {extern_dataOUT[3]} {extern_dataOUT[2]} {extern_dataOUT[1]} {extern_dataOUT[0]}]]
save_constraints
reset_run impl_1
launch_runs impl_1 -jobs 6
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.060 . Memory (MB): peak = 3899.754 ; gain = 0.000
[Thu Jul 18 11:35:44 2024] Launched impl_1...
Run output will be captured here: C:/Users/training/Day13/MIPS/MIPS-v5.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/training/Day13/MIPS/MIPS-v5.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/training/Day13/MIPS/MIPS-v5.runs/synth_1/top.dcp
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Jul 18 11:38:37 2024] Launched synth_1...
Run output will be captured here: C:/Users/training/Day13/MIPS/MIPS-v5.runs/synth_1/runme.log
[Thu Jul 18 11:38:37 2024] Launched impl_1...
Run output will be captured here: C:/Users/training/Day13/MIPS/MIPS-v5.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Jul 18 11:41:14 2024] Launched impl_1...
Run output will be captured here: C:/Users/training/Day13/MIPS/MIPS-v5.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/training/Day13/MIPS/MIPS-v5.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/training/Day13/MIPS/MIPS-v5.runs/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Jul 18 11:42:30 2024] Launched synth_1...
Run output will be captured here: C:/Users/training/Day13/MIPS/MIPS-v5.runs/synth_1/runme.log
[Thu Jul 18 11:42:30 2024] Launched impl_1...
Run output will be captured here: C:/Users/training/Day13/MIPS/MIPS-v5.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Thu Jul 18 11:46:03 2024] Launched impl_1...
Run output will be captured here: C:/Users/training/Day13/MIPS/MIPS-v5.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 3924.805 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 62 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/training/Day13/MIPS/MIPS-v5.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/training/Day13/MIPS/MIPS-v5.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/training/Day13/MIPS/MIPS-v5.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/training/Day13/MIPS/MIPS-v5.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 6
[Thu Jul 18 11:46:55 2024] Launched synth_1...
Run output will be captured here: C:/Users/training/Day13/MIPS/MIPS-v5.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Jul 18 11:48:02 2024] Launched impl_1...
Run output will be captured here: C:/Users/training/Day13/MIPS/MIPS-v5.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Jul 18 11:49:13 2024] Launched impl_1...
Run output will be captured here: C:/Users/training/Day13/MIPS/MIPS-v5.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2023.1
  **** Build date : May  7 2023 at 15:26:57
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Apr 10 2023-18:59:24
    **** Build number : 2023.1.1681142364
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3924.805 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887100000332A
set_property PROGRAM.FILE {C:/Users/training/Day13/MIPS/MIPS-v5.runs/impl_1/top.bit} [get_hw_devices xc7z007s_1]
current_hw_device [get_hw_devices xc7z007s_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1435] Device xc7z007s (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/training/Day13/MIPS/MIPS-v5.runs/impl_1/top.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/training/Day13/MIPS/MIPS-v5.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/training/Day13/MIPS/MIPS-v5.runs/synth_1/top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/training/Day13/MIPS/MIPS-v5.runs/synth_1

launch_runs synth_1 -jobs 6
[Thu Jul 18 12:10:55 2024] Launched synth_1...
Run output will be captured here: C:/Users/training/Day13/MIPS/MIPS-v5.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z007sclg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 3971.359 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 62 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/training/Day13/MIPS/MIPS-v5.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'ALUSRC'. [C:/Users/training/Day13/MIPS/MIPS-v5.srcs/constrs_1/new/constraints.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/training/Day13/MIPS/MIPS-v5.srcs/constrs_1/new/constraints.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'EXTOP'. [C:/Users/training/Day13/MIPS/MIPS-v5.srcs/constrs_1/new/constraints.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/training/Day13/MIPS/MIPS-v5.srcs/constrs_1/new/constraints.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JUMP'. [C:/Users/training/Day13/MIPS/MIPS-v5.srcs/constrs_1/new/constraints.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/training/Day13/MIPS/MIPS-v5.srcs/constrs_1/new/constraints.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MEM2REG'. [C:/Users/training/Day13/MIPS/MIPS-v5.srcs/constrs_1/new/constraints.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/training/Day13/MIPS/MIPS-v5.srcs/constrs_1/new/constraints.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MEMWRITE'. [C:/Users/training/Day13/MIPS/MIPS-v5.srcs/constrs_1/new/constraints.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/training/Day13/MIPS/MIPS-v5.srcs/constrs_1/new/constraints.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PCSRC'. [C:/Users/training/Day13/MIPS/MIPS-v5.srcs/constrs_1/new/constraints.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/training/Day13/MIPS/MIPS-v5.srcs/constrs_1/new/constraints.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'REGDST'. [C:/Users/training/Day13/MIPS/MIPS-v5.srcs/constrs_1/new/constraints.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/training/Day13/MIPS/MIPS-v5.srcs/constrs_1/new/constraints.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'REGWRITE'. [C:/Users/training/Day13/MIPS/MIPS-v5.srcs/constrs_1/new/constraints.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/training/Day13/MIPS/MIPS-v5.srcs/constrs_1/new/constraints.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'REGDST'. [C:/Users/training/Day13/MIPS/MIPS-v5.srcs/constrs_1/new/constraints.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/training/Day13/MIPS/MIPS-v5.srcs/constrs_1/new/constraints.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'REGWRITE'. [C:/Users/training/Day13/MIPS/MIPS-v5.srcs/constrs_1/new/constraints.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/training/Day13/MIPS/MIPS-v5.srcs/constrs_1/new/constraints.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'EXTOP'. [C:/Users/training/Day13/MIPS/MIPS-v5.srcs/constrs_1/new/constraints.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/training/Day13/MIPS/MIPS-v5.srcs/constrs_1/new/constraints.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ALUSRC'. [C:/Users/training/Day13/MIPS/MIPS-v5.srcs/constrs_1/new/constraints.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/training/Day13/MIPS/MIPS-v5.srcs/constrs_1/new/constraints.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MEMWRITE'. [C:/Users/training/Day13/MIPS/MIPS-v5.srcs/constrs_1/new/constraints.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/training/Day13/MIPS/MIPS-v5.srcs/constrs_1/new/constraints.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MEM2REG'. [C:/Users/training/Day13/MIPS/MIPS-v5.srcs/constrs_1/new/constraints.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/training/Day13/MIPS/MIPS-v5.srcs/constrs_1/new/constraints.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PCSRC'. [C:/Users/training/Day13/MIPS/MIPS-v5.srcs/constrs_1/new/constraints.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/training/Day13/MIPS/MIPS-v5.srcs/constrs_1/new/constraints.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JUMP'. [C:/Users/training/Day13/MIPS/MIPS-v5.srcs/constrs_1/new/constraints.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/training/Day13/MIPS/MIPS-v5.srcs/constrs_1/new/constraints.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ALU_OP[3]'. [C:/Users/training/Day13/MIPS/MIPS-v5.srcs/constrs_1/new/constraints.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/training/Day13/MIPS/MIPS-v5.srcs/constrs_1/new/constraints.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ALU_OP[2]'. [C:/Users/training/Day13/MIPS/MIPS-v5.srcs/constrs_1/new/constraints.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/training/Day13/MIPS/MIPS-v5.srcs/constrs_1/new/constraints.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ALU_OP[1]'. [C:/Users/training/Day13/MIPS/MIPS-v5.srcs/constrs_1/new/constraints.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/training/Day13/MIPS/MIPS-v5.srcs/constrs_1/new/constraints.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ALU_OP[0]'. [C:/Users/training/Day13/MIPS/MIPS-v5.srcs/constrs_1/new/constraints.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/training/Day13/MIPS/MIPS-v5.srcs/constrs_1/new/constraints.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ALU_OP[3]'. [C:/Users/training/Day13/MIPS/MIPS-v5.srcs/constrs_1/new/constraints.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/training/Day13/MIPS/MIPS-v5.srcs/constrs_1/new/constraints.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ALU_OP[2]'. [C:/Users/training/Day13/MIPS/MIPS-v5.srcs/constrs_1/new/constraints.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/training/Day13/MIPS/MIPS-v5.srcs/constrs_1/new/constraints.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ALU_OP[1]'. [C:/Users/training/Day13/MIPS/MIPS-v5.srcs/constrs_1/new/constraints.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/training/Day13/MIPS/MIPS-v5.srcs/constrs_1/new/constraints.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ALU_OP[0]'. [C:/Users/training/Day13/MIPS/MIPS-v5.srcs/constrs_1/new/constraints.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/training/Day13/MIPS/MIPS-v5.srcs/constrs_1/new/constraints.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/training/Day13/MIPS/MIPS-v5.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3971.359 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 38 instances were transformed.
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 24 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

place_ports {extern_dataOUT[11]} Y17
place_ports {extern_dataOUT[10]} Y18
place_ports {extern_dataOUT[9]} Y19
place_ports {extern_dataOUT[8]} W19
place_ports {extern_dataOUT[8]} W20
place_ports {extern_dataOUT[8]} V20
place_ports {extern_dataOUT[8]} U13
place_ports {extern_dataOUT[8]} T19
place_ports {extern_dataOUT[8]} W19
place_ports {extern_dataOUT[7]} W20
place_ports {extern_dataOUT[6]} V20
place_ports {extern_dataOUT[5]} U13
place_ports {extern_dataOUT[4]} T19
place_ports {extern_dataOUT[3]} T20
place_ports {extern_dataOUT[2]} R19
place_ports {extern_dataOUT[1]} P20
place_ports {extern_dataOUT[0]} N20
save_constraints
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/training/Day13/MIPS/MIPS-v5.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/training/Day13/MIPS/MIPS-v5.runs/synth_1/top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/training/Day13/MIPS/MIPS-v5.runs/synth_1

launch_runs synth_1 -jobs 6
[Thu Jul 18 12:25:50 2024] Launched synth_1...
Run output will be captured here: C:/Users/training/Day13/MIPS/MIPS-v5.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Jul 18 12:26:57 2024] Launched impl_1...
Run output will be captured here: C:/Users/training/Day13/MIPS/MIPS-v5.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Jul 18 12:28:10 2024] Launched impl_1...
Run output will be captured here: C:/Users/training/Day13/MIPS/MIPS-v5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/training/Day13/MIPS/MIPS-v5.runs/impl_1/top.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/training/Day13/MIPS/MIPS-v5.runs/impl_1/top.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/training/Day13/MIPS/MIPS-v5.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/training/Day13/MIPS/MIPS-v5.runs/synth_1/top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/training/Day13/MIPS/MIPS-v5.runs/synth_1

launch_runs synth_1 -jobs 6
[Thu Jul 18 12:34:24 2024] Launched synth_1...
Run output will be captured here: C:/Users/training/Day13/MIPS/MIPS-v5.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Jul 18 12:35:27 2024] Launched impl_1...
Run output will be captured here: C:/Users/training/Day13/MIPS/MIPS-v5.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Jul 18 12:36:44 2024] Launched impl_1...
Run output will be captured here: C:/Users/training/Day13/MIPS/MIPS-v5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/training/Day13/MIPS/MIPS-v5.runs/impl_1/top.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/training/Day13/MIPS/MIPS-v5.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/training/Day13/MIPS/MIPS-v5.runs/synth_1/top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/training/Day13/MIPS/MIPS-v5.runs/synth_1

launch_runs synth_1 -jobs 6
[Thu Jul 18 12:43:22 2024] Launched synth_1...
Run output will be captured here: C:/Users/training/Day13/MIPS/MIPS-v5.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Jul 18 12:44:24 2024] Launched impl_1...
Run output will be captured here: C:/Users/training/Day13/MIPS/MIPS-v5.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Jul 18 12:45:47 2024] Launched impl_1...
Run output will be captured here: C:/Users/training/Day13/MIPS/MIPS-v5.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Jul 18 12:46:46 2024] Launched impl_1...
Run output will be captured here: C:/Users/training/Day13/MIPS/MIPS-v5.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Jul 18 12:48:01 2024] Launched impl_1...
Run output will be captured here: C:/Users/training/Day13/MIPS/MIPS-v5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/training/Day13/MIPS/MIPS-v5.runs/impl_1/top.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/training/Day13/MIPS/MIPS-v5.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/training/Day13/MIPS/MIPS-v5.runs/synth_1/top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/training/Day13/MIPS/MIPS-v5.runs/synth_1

launch_runs synth_1 -jobs 6
[Thu Jul 18 12:51:09 2024] Launched synth_1...
Run output will be captured here: C:/Users/training/Day13/MIPS/MIPS-v5.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Jul 18 12:52:31 2024] Launched impl_1...
Run output will be captured here: C:/Users/training/Day13/MIPS/MIPS-v5.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Jul 18 12:53:55 2024] Launched impl_1...
Run output will be captured here: C:/Users/training/Day13/MIPS/MIPS-v5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/training/Day13/MIPS/MIPS-v5.runs/impl_1/top.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/training/Day13/MIPS/MIPS-v5.runs/impl_1/top.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/887100000332A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887100000332A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z007s (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/training/Day13/MIPS/MIPS-v5.runs/impl_1/top.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close [ open {C:/Users/training/Day13/MIPS/MIPS-v5.srcs/sources_1/new/module btn_filter.v} w ]
add_files {{C:/Users/training/Day13/MIPS/MIPS-v5.srcs/sources_1/new/module btn_filter.v}}
update_compile_order -fileset sources_1
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/887100000332A
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jul 18 13:02:16 2024...
