// Generated by CIRCT unknown git version

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module TLDebugModuleInner(	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9]
  input         clock,	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9]
  input         reset,	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9]
  output        auto_tl_in_a_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_tl_in_a_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [2:0]  auto_tl_in_a_bits_opcode,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [2:0]  auto_tl_in_a_bits_param,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [1:0]  auto_tl_in_a_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [6:0]  auto_tl_in_a_bits_source,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [11:0] auto_tl_in_a_bits_address,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [7:0]  auto_tl_in_a_bits_mask,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [63:0] auto_tl_in_a_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_tl_in_a_bits_corrupt,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_tl_in_d_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output        auto_tl_in_d_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [2:0]  auto_tl_in_d_bits_opcode,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [1:0]  auto_tl_in_d_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [6:0]  auto_tl_in_d_bits_source,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [63:0] auto_tl_in_d_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output        auto_dmi_in_a_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_dmi_in_a_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [2:0]  auto_dmi_in_a_bits_opcode,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [2:0]  auto_dmi_in_a_bits_param,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [1:0]  auto_dmi_in_a_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_dmi_in_a_bits_source,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [8:0]  auto_dmi_in_a_bits_address,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [3:0]  auto_dmi_in_a_bits_mask,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [31:0] auto_dmi_in_a_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_dmi_in_a_bits_corrupt,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_dmi_in_d_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output        auto_dmi_in_d_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [2:0]  auto_dmi_in_d_bits_opcode,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [1:0]  auto_dmi_in_d_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output        auto_dmi_in_d_bits_source,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [31:0] auto_dmi_in_d_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         io_dmactive,	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:802:16]
  input         io_innerCtrl_valid,	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:802:16]
  input         io_innerCtrl_bits_resumereq,	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:802:16]
  input  [9:0]  io_innerCtrl_bits_hartsel,	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:802:16]
  input         io_innerCtrl_bits_ackhavereset,	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:802:16]
  input         io_innerCtrl_bits_hrmask_0,	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:802:16]
  output        io_hgDebugInt_0,	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:802:16]
  input         io_hartIsInReset_0	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:802:16]
);

  wire               abstractCommandBusy;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1739:42]
  reg  [1:0]         ctrlStateReg;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1731:27]
  wire               out_woready_1_345;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_woready_1_528;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_woready_31;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_woready_7;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_woready_54;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_woready_93;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_woready_23;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_woready_35;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_woready_9;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_woready_97;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_woready_15;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_woready_46;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_woready_42;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_woready_99;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_woready_19;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_woready_82;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_woready_50;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_woready_78;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_woready_38;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_woready_3;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_woready_27;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               _out_wofireMux_T_2;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_roready_31;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_roready_7;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_roready_54;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_roready_93;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_roready_23;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_roready_35;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_roready_9;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_roready_97;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_roready_15;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_roready_46;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_roready_42;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_roready_99;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_roready_19;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_roready_82;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_roready_50;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_roready_78;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_roready_3;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_roready_27;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_backSel_7;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_backSel_6;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_19;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_19;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_18;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_18;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_17;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_17;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_16;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_16;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire [31:0]        COMMANDWrDataVal;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:297:{24,30}, :1278:39]
  wire               COMMANDWrEnMaybe;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_35;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_35;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_34;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_34;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_33;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_33;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_32;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_32;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_51;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_51;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_50;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_50;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_49;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_49;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_48;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_48;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_11;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_11;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_10;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_10;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_9;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_9;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_8;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_8;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_3;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_3;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_2;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_2;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_1;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_1;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_0;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_0;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_55;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_55;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_54;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_54;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_53;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_53;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_52;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_52;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_7;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_7;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_6;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_6;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_5;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_5;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_4;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_4;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_27;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_27;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_26;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_26;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_25;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_25;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_24;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_24;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_23;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_23;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_22;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_22;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_21;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_21;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_20;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_20;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_43;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_43;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_42;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_42;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_41;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_41;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_40;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_40;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_63;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_63;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_62;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_62;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_61;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_61;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_60;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_60;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataWrEnMaybe_3;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataRdEn_3;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataWrEnMaybe_2;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataRdEn_2;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataWrEnMaybe_1;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataRdEn_1;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataWrEnMaybe_0;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataRdEn_0;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_47;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_47;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_46;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_46;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_45;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_45;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_44;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_44;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_15;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_15;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_14;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_14;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_13;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_13;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_12;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_12;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_31;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_31;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_30;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_30;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_29;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_29;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_28;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_28;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_39;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_39;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_38;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_38;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_37;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_37;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_36;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_36;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_59;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_59;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_58;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_58;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_57;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_57;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferWrEnMaybe_56;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferRdEn_56;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataWrEnMaybe_7;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataRdEn_7;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataWrEnMaybe_6;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataRdEn_6;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataWrEnMaybe_5;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataRdEn_5;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataWrEnMaybe_4;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataRdEn_4;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               _hartIsInResetSync_0_debug_hartReset_0_io_q;	// @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala:45:23]
  reg                hartHalted;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:860:31]
  reg                resumeReqRegs;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:862:31]
  reg                haveResetBitRegs;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:864:31]
  wire               hamaskWrSel_0 = io_innerCtrl_bits_hartsel == 10'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:934:61]
  reg                hrmaskReg_0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:946:29]
  reg                hrDebugIntReg_0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:960:34]
  wire               resumereq = io_innerCtrl_valid & io_innerCtrl_bits_resumereq;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:982:39]
  reg  [2:0]         ABSTRACTCSReg_cmderr;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1182:34]
  reg  [15:0]        ABSTRACTAUTOReg_autoexecprogbuf;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1234:36]
  reg  [11:0]        ABSTRACTAUTOReg_autoexecdata;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1234:36]
  wire               dmiAbstractDataAccessVec_0 = dmiAbstractDataWrEnMaybe_0 | dmiAbstractDataRdEn_0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1257:105, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiAbstractDataAccessVec_4 = dmiAbstractDataWrEnMaybe_4 | dmiAbstractDataRdEn_4;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1257:105, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferAccessVec_0 = dmiProgramBufferWrEnMaybe_0 | dmiProgramBufferRdEn_0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1260:108, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferAccessVec_4 = dmiProgramBufferWrEnMaybe_4 | dmiProgramBufferRdEn_4;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1260:108, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferAccessVec_8 = dmiProgramBufferWrEnMaybe_8 | dmiProgramBufferRdEn_8;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1260:108, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferAccessVec_12 = dmiProgramBufferWrEnMaybe_12 | dmiProgramBufferRdEn_12;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1260:108, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferAccessVec_16 = dmiProgramBufferWrEnMaybe_16 | dmiProgramBufferRdEn_16;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1260:108, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferAccessVec_20 = dmiProgramBufferWrEnMaybe_20 | dmiProgramBufferRdEn_20;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1260:108, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferAccessVec_24 = dmiProgramBufferWrEnMaybe_24 | dmiProgramBufferRdEn_24;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1260:108, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferAccessVec_28 = dmiProgramBufferWrEnMaybe_28 | dmiProgramBufferRdEn_28;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1260:108, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferAccessVec_32 = dmiProgramBufferWrEnMaybe_32 | dmiProgramBufferRdEn_32;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1260:108, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferAccessVec_36 = dmiProgramBufferWrEnMaybe_36 | dmiProgramBufferRdEn_36;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1260:108, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferAccessVec_40 = dmiProgramBufferWrEnMaybe_40 | dmiProgramBufferRdEn_40;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1260:108, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferAccessVec_44 = dmiProgramBufferWrEnMaybe_44 | dmiProgramBufferRdEn_44;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1260:108, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferAccessVec_48 = dmiProgramBufferWrEnMaybe_48 | dmiProgramBufferRdEn_48;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1260:108, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferAccessVec_52 = dmiProgramBufferWrEnMaybe_52 | dmiProgramBufferRdEn_52;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1260:108, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferAccessVec_56 = dmiProgramBufferWrEnMaybe_56 | dmiProgramBufferRdEn_56;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1260:108, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               dmiProgramBufferAccessVec_60 = dmiProgramBufferWrEnMaybe_60 | dmiProgramBufferRdEn_60;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1260:108, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               autoexec = dmiAbstractDataAccessVec_0 & ABSTRACTAUTOReg_autoexecdata[0] | dmiAbstractDataAccessVec_4 & ABSTRACTAUTOReg_autoexecdata[1] | dmiProgramBufferAccessVec_0 & ABSTRACTAUTOReg_autoexecprogbuf[0] | dmiProgramBufferAccessVec_4 & ABSTRACTAUTOReg_autoexecprogbuf[1] | dmiProgramBufferAccessVec_8 & ABSTRACTAUTOReg_autoexecprogbuf[2] | dmiProgramBufferAccessVec_12 & ABSTRACTAUTOReg_autoexecprogbuf[3] | dmiProgramBufferAccessVec_16 & ABSTRACTAUTOReg_autoexecprogbuf[4] | dmiProgramBufferAccessVec_20 & ABSTRACTAUTOReg_autoexecprogbuf[5] | dmiProgramBufferAccessVec_24 & ABSTRACTAUTOReg_autoexecprogbuf[6] | dmiProgramBufferAccessVec_28 & ABSTRACTAUTOReg_autoexecprogbuf[7] | dmiProgramBufferAccessVec_32 & ABSTRACTAUTOReg_autoexecprogbuf[8] | dmiProgramBufferAccessVec_36 & ABSTRACTAUTOReg_autoexecprogbuf[9] | dmiProgramBufferAccessVec_40 & ABSTRACTAUTOReg_autoexecprogbuf[10] | dmiProgramBufferAccessVec_44 & ABSTRACTAUTOReg_autoexecprogbuf[11] | dmiProgramBufferAccessVec_48 & ABSTRACTAUTOReg_autoexecprogbuf[12] | dmiProgramBufferAccessVec_52 & ABSTRACTAUTOReg_autoexecprogbuf[13] | dmiProgramBufferAccessVec_56 & ABSTRACTAUTOReg_autoexecprogbuf[14] | dmiProgramBufferAccessVec_60 & ABSTRACTAUTOReg_autoexecprogbuf[15];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1234:36, :1257:105, :1260:108, :1268:{54,140}, :1269:{57,144}, :1271:{42,48,73}]
  reg  [7:0]         COMMANDReg_cmdtype;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1276:25]
  reg  [23:0]        COMMANDReg_control;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1276:25]
  wire               COMMANDWrEn = COMMANDWrEnMaybe & ~(|ctrlStateReg);	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1284:40, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  reg  [7:0]         abstractDataMem_0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
  reg  [7:0]         abstractDataMem_1;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
  reg  [7:0]         abstractDataMem_2;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
  reg  [7:0]         abstractDataMem_3;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
  reg  [7:0]         abstractDataMem_4;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
  reg  [7:0]         abstractDataMem_5;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
  reg  [7:0]         abstractDataMem_6;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
  reg  [7:0]         abstractDataMem_7;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
  reg  [7:0]         programBufferMem_0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_1;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_2;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_3;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_4;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_5;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_6;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_7;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_8;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_9;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_10;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_11;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_12;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_13;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_14;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_15;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_16;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_17;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_18;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_19;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_20;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_21;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_22;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_23;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_24;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_25;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_26;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_27;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_28;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_29;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_30;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_31;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_32;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_33;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_34;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_35;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_36;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_37;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_38;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_39;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_40;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_41;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_42;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_43;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_44;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_45;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_46;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_47;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_48;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_49;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_50;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_51;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_52;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_53;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_54;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_55;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_56;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_57;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_58;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_59;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_60;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_61;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_62;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  reg  [7:0]         programBufferMem_63;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
  wire               in_bits_read = auto_dmi_in_a_bits_opcode == 3'h4;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:74:36]
  wire [1:0]         _GEN = {auto_dmi_in_a_bits_address[8], auto_dmi_in_a_bits_address[6]};	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               _out_T_45 = _GEN == 2'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               _out_T_47 = _GEN == 2'h1;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire [7:0]         _out_backMask_T_6 = {8{auto_dmi_in_a_bits_mask[2]}};	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire [7:0]         _out_backMask_T_7 = {8{auto_dmi_in_a_bits_mask[3]}};	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataRdEn_4 = out_roready_3 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataWrEnMaybe_4 = out_woready_3 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataRdEn_5 = out_roready_3 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataWrEnMaybe_5 = out_woready_3 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataRdEn_6 = out_roready_3 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataWrEnMaybe_6 = out_woready_3 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataRdEn_7 = out_roready_3 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataWrEnMaybe_7 = out_woready_3 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_56 = out_roready_7 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_56 = out_woready_7 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_57 = out_roready_7 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_57 = out_woready_7 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_58 = out_roready_7 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_58 = out_woready_7 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_59 = out_roready_7 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_59 = out_woready_7 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_36 = out_roready_9 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_36 = out_woready_9 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_37 = out_roready_9 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_37 = out_woready_9 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_38 = out_roready_9 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_38 = out_woready_9 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_39 = out_roready_9 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_39 = out_woready_9 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_28 = out_roready_15 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_28 = out_woready_15 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_29 = out_roready_15 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_29 = out_woready_15 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_30 = out_roready_15 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_30 = out_woready_15 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_31 = out_roready_15 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_31 = out_woready_15 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_12 = out_roready_19 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_12 = out_woready_19 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_13 = out_roready_19 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_13 = out_woready_19 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_14 = out_roready_19 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_14 = out_woready_19 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_15 = out_roready_19 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_15 = out_woready_19 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_44 = out_roready_23 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_44 = out_woready_23 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_45 = out_roready_23 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_45 = out_woready_23 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_46 = out_roready_23 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_46 = out_woready_23 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_47 = out_roready_23 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_47 = out_woready_23 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataRdEn_0 = out_roready_27 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataWrEnMaybe_0 = out_woready_27 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataRdEn_1 = out_roready_27 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataWrEnMaybe_1 = out_woready_27 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataRdEn_2 = out_roready_27 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataWrEnMaybe_2 = out_woready_27 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataRdEn_3 = out_roready_27 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiAbstractDataWrEnMaybe_3 = out_woready_27 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_60 = out_roready_31 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_60 = out_woready_31 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_61 = out_roready_31 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_61 = out_woready_31 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_62 = out_roready_31 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_62 = out_woready_31 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_63 = out_roready_31 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_63 = out_woready_31 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_40 = out_roready_35 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_40 = out_woready_35 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_41 = out_roready_35 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_41 = out_woready_35 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_42 = out_roready_35 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_42 = out_woready_35 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_43 = out_roready_35 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_43 = out_woready_35 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               autoexecdataWrEnMaybe = out_woready_38 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               autoexecprogbufWrEnMaybe = out_woready_38 & (&{_out_backMask_T_7, _out_backMask_T_6});	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_20 = out_roready_42 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_20 = out_woready_42 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_21 = out_roready_42 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_21 = out_woready_42 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_22 = out_roready_42 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_22 = out_woready_42 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_23 = out_roready_42 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_23 = out_woready_42 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_24 = out_roready_46 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_24 = out_woready_46 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_25 = out_roready_46 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_25 = out_woready_46 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_26 = out_roready_46 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_26 = out_woready_46 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_27 = out_roready_46 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_27 = out_woready_46 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_4 = out_roready_50 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_4 = out_woready_50 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_5 = out_roready_50 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_5 = out_woready_50 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_6 = out_roready_50 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_6 = out_woready_50 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_7 = out_roready_50 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_7 = out_woready_50 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_52 = out_roready_54 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_52 = out_woready_54 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_53 = out_roready_54 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_53 = out_woready_54 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_54 = out_roready_54 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_54 = out_woready_54 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_55 = out_roready_54 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_55 = out_woready_54 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_0 = out_roready_78 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_0 = out_woready_78 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_1 = out_roready_78 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_1 = out_woready_78 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_2 = out_roready_78 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_2 = out_woready_78 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_3 = out_roready_78 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_3 = out_woready_78 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_8 = out_roready_82 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_8 = out_woready_82 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_9 = out_roready_82 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_9 = out_woready_82 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_10 = out_roready_82 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_10 = out_woready_82 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_11 = out_roready_82 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_11 = out_woready_82 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               ABSTRACTCSWrEnMaybe = _out_wofireMux_T_2 & out_backSel_6 & _out_T_47 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_48 = out_roready_93 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_48 = out_woready_93 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_49 = out_roready_93 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_49 = out_woready_93 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_50 = out_roready_93 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_50 = out_woready_93 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_51 = out_roready_93 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_51 = out_woready_93 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_32 = out_roready_97 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_32 = out_woready_97 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_33 = out_roready_97 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_33 = out_woready_97 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_34 = out_roready_97 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_34 = out_woready_97 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_35 = out_roready_97 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_35 = out_woready_97 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign COMMANDWrEnMaybe = _out_wofireMux_T_2 & out_backSel_7 & _out_T_47 & (&{_out_backMask_T_7, _out_backMask_T_6, {8{auto_dmi_in_a_bits_mask[1]}}, {8{auto_dmi_in_a_bits_mask[0]}}});	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign COMMANDWrDataVal = COMMANDWrEnMaybe ? auto_dmi_in_a_bits_data : 32'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:297:{24,30}, :1278:39, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_16 = out_roready_99 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_16 = out_woready_99 & auto_dmi_in_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_17 = out_roready_99 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_17 = out_woready_99 & auto_dmi_in_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_18 = out_roready_99 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_18 = out_woready_99 & auto_dmi_in_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferRdEn_19 = out_roready_99 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign dmiProgramBufferWrEnMaybe_19 = out_woready_99 & auto_dmi_in_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire [4:0]         out_oindex = {auto_dmi_in_a_bits_address[7], auto_dmi_in_a_bits_address[5:2]};	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire [4:0]         _GEN_0 = {auto_dmi_in_a_bits_address[7], auto_dmi_in_a_bits_address[5:2]};	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire               out_backSel_4 = _GEN_0 == 5'h4;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire               out_backSel_5 = _GEN_0 == 5'h5;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24, src/main/scala/chisel3/util/OneHot.scala:58:35]
  assign out_backSel_6 = _GEN_0 == 5'h6;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24, src/main/scala/chisel3/util/OneHot.scala:58:35]
  assign out_backSel_7 = _GEN_0 == 5'h7;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire               out_backSel_16 = _GEN_0 == 5'h10;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire               out_backSel_17 = _GEN_0 == 5'h11;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire               out_backSel_18 = _GEN_0 == 5'h12;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire               out_backSel_19 = _GEN_0 == 5'h13;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire               out_backSel_20 = _GEN_0 == 5'h14;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire               out_backSel_21 = _GEN_0 == 5'h15;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire               out_backSel_22 = _GEN_0 == 5'h16;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire               out_backSel_23 = _GEN_0 == 5'h17;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire               out_backSel_24 = _GEN_0 == 5'h18;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire               out_backSel_25 = _GEN_0 == 5'h19;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire               out_backSel_26 = _GEN_0 == 5'h1A;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire               out_backSel_27 = _GEN_0 == 5'h1B;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire               out_backSel_28 = _GEN_0 == 5'h1C;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire               out_backSel_29 = _GEN_0 == 5'h1D;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire               out_backSel_30 = _GEN_0 == 5'h1E;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire               _out_wofireMux_T = auto_dmi_in_a_valid & auto_dmi_in_d_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               _out_rofireMux_T_1 = _out_wofireMux_T & in_bits_read;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:74:36, :87:24]
  assign out_roready_27 = _out_rofireMux_T_1 & out_backSel_4 & _out_T_45;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_roready_3 = _out_rofireMux_T_1 & out_backSel_5 & _out_T_45;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_roready_78 = _out_rofireMux_T_1 & out_backSel_16 & _out_T_45;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_roready_50 = _out_rofireMux_T_1 & out_backSel_17 & _out_T_45;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_roready_82 = _out_rofireMux_T_1 & out_backSel_18 & _out_T_45;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_roready_19 = _out_rofireMux_T_1 & out_backSel_19 & _out_T_45;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_roready_99 = _out_rofireMux_T_1 & out_backSel_20 & _out_T_45;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_roready_42 = _out_rofireMux_T_1 & out_backSel_21 & _out_T_45;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_roready_46 = _out_rofireMux_T_1 & out_backSel_22 & _out_T_45;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_roready_15 = _out_rofireMux_T_1 & out_backSel_23 & _out_T_45;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_roready_97 = _out_rofireMux_T_1 & out_backSel_24 & _out_T_45;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_roready_9 = _out_rofireMux_T_1 & out_backSel_25 & _out_T_45;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_roready_35 = _out_rofireMux_T_1 & out_backSel_26 & _out_T_45;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_roready_23 = _out_rofireMux_T_1 & out_backSel_27 & _out_T_45;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_roready_93 = _out_rofireMux_T_1 & out_backSel_28 & _out_T_45;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_roready_54 = _out_rofireMux_T_1 & out_backSel_29 & _out_T_45;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_roready_7 = _out_rofireMux_T_1 & out_backSel_30 & _out_T_45;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_roready_31 = _out_rofireMux_T_1 & (&_GEN_0) & _out_T_45;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24, src/main/scala/chisel3/util/OneHot.scala:58:35]
  assign _out_wofireMux_T_2 = _out_wofireMux_T & ~in_bits_read;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:74:36, :87:24]
  assign out_woready_27 = _out_wofireMux_T_2 & out_backSel_4 & _out_T_45;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_woready_3 = _out_wofireMux_T_2 & out_backSel_5 & _out_T_45;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_woready_38 = _out_wofireMux_T_2 & _GEN_0 == 5'h8 & _out_T_47;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24, src/main/scala/chisel3/util/OneHot.scala:58:35]
  assign out_woready_78 = _out_wofireMux_T_2 & out_backSel_16 & _out_T_45;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_woready_50 = _out_wofireMux_T_2 & out_backSel_17 & _out_T_45;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_woready_82 = _out_wofireMux_T_2 & out_backSel_18 & _out_T_45;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_woready_19 = _out_wofireMux_T_2 & out_backSel_19 & _out_T_45;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_woready_99 = _out_wofireMux_T_2 & out_backSel_20 & _out_T_45;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_woready_42 = _out_wofireMux_T_2 & out_backSel_21 & _out_T_45;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_woready_46 = _out_wofireMux_T_2 & out_backSel_22 & _out_T_45;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_woready_15 = _out_wofireMux_T_2 & out_backSel_23 & _out_T_45;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_woready_97 = _out_wofireMux_T_2 & out_backSel_24 & _out_T_45;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_woready_9 = _out_wofireMux_T_2 & out_backSel_25 & _out_T_45;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_woready_35 = _out_wofireMux_T_2 & out_backSel_26 & _out_T_45;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_woready_23 = _out_wofireMux_T_2 & out_backSel_27 & _out_T_45;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_woready_93 = _out_wofireMux_T_2 & out_backSel_28 & _out_T_45;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_woready_54 = _out_wofireMux_T_2 & out_backSel_29 & _out_T_45;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_woready_7 = _out_wofireMux_T_2 & out_backSel_30 & _out_T_45;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_woready_31 = _out_wofireMux_T_2 & (&_GEN_0) & _out_T_45;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [31:0]        _GEN_1 = {{_out_T_45}, {_out_T_45}, {_out_T_45}, {_out_T_45}, {_out_T_45}, {_out_T_45}, {_out_T_45}, {_out_T_45}, {_out_T_45}, {_out_T_45}, {_out_T_45}, {_out_T_45}, {_out_T_45}, {_out_T_45}, {_out_T_45}, {_out_T_45}, {1'h1}, {1'h1}, {1'h1}, {1'h1}, {1'h1}, {1'h1}, {1'h1}, {_out_T_47}, {_out_T_47}, {_out_T_47}, {_out_T_45}, {_out_T_45}, {_out_T_47}, {1'h1}, {_out_T_47}, {_GEN == 2'h2}};	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24, generators/rocket-chip/src/main/scala/util/MuxLiteral.scala:49:10]
  wire [31:0][31:0]  _GEN_2 =
    {{{programBufferMem_63, programBufferMem_62, programBufferMem_61, programBufferMem_60}}, {{programBufferMem_59, programBufferMem_58, programBufferMem_57, programBufferMem_56}}, {{programBufferMem_55, programBufferMem_54, programBufferMem_53, programBufferMem_52}}, {{programBufferMem_51, programBufferMem_50, programBufferMem_49, programBufferMem_48}}, {{programBufferMem_47, programBufferMem_46, programBufferMem_45, programBufferMem_44}}, {{programBufferMem_43, programBufferMem_42, programBufferMem_41, programBufferMem_40}}, {{programBufferMem_39, programBufferMem_38, programBufferMem_37, programBufferMem_36}}, {{programBufferMem_35, programBufferMem_34, programBufferMem_33, programBufferMem_32}}, {{programBufferMem_31, programBufferMem_30, programBufferMem_29, programBufferMem_28}}, {{programBufferMem_27, programBufferMem_26, programBufferMem_25, programBufferMem_24}}, {{programBufferMem_23, programBufferMem_22, programBufferMem_21, programBufferMem_20}}, {{programBufferMem_19, programBufferMem_18, programBufferMem_17, programBufferMem_16}}, {{programBufferMem_15, programBufferMem_14, programBufferMem_13, programBufferMem_12}}, {{programBufferMem_11, programBufferMem_10, programBufferMem_9, programBufferMem_8}}, {{programBufferMem_7, programBufferMem_6, programBufferMem_5, programBufferMem_4}}, {{programBufferMem_3, programBufferMem_2, programBufferMem_1, programBufferMem_0}}, {32'h0}, {32'h0}, {32'h0}, {32'h0}, {32'h0}, {32'h0}, {32'h0}, {{ABSTRACTAUTOReg_autoexecprogbuf, 14'h0, ABSTRACTAUTOReg_autoexecdata[1:0]}}, {{COMMANDReg_cmdtype, COMMANDReg_control}}, {{19'h8000, abstractCommandBusy, 1'h0, ABSTRACTCSReg_cmderr, 8'h2}}, {{abstractDataMem_7, abstractDataMem_6, abstractDataMem_5, abstractDataMem_4}}, {{abstractDataMem_3, abstractDataMem_2, abstractDataMem_1, abstractDataMem_0}}, {{31'h0, hartHalted}}, {32'h0}, {{12'h0, {2{haveResetBitRegs}}, {2{resumereq ? ~resumeReqRegs & ~hamaskWrSel_0 : ~resumeReqRegs}}, 4'h0, ~hartHalted, ~hartHalted, {2{hartHalted}}, 8'hA2}}, {{31'h0, hartHalted}}};	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:860:31, :862:31, :864:31, :934:61, :982:39, :1162:26, :1169:48, :1182:34, :1234:36, :1276:25, :1299:36, :1305:34, :1346:24, :1348:{20,24,39,41}, :1350:{20,23}, :1434:40, :1739:42, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24, generators/rocket-chip/src/main/scala/util/MuxLiteral.scala:49:{10,48}, generators/rocket-chip/src/main/scala/util/package.scala:79:37]
  wire [2:0]         dmiNodeIn_d_bits_opcode = {2'h0, in_bits_read};	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:74:36, :105:19]
  reg                goReg;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1493:27]
  reg  [31:0]        abstractGeneratedMem_0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1585:35]
  reg  [31:0]        abstractGeneratedMem_1;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1585:35]
  wire               in_1_bits_read = auto_tl_in_a_bits_opcode == 3'h4;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:74:36]
  wire [9:0]         _out_womask_T_631 = {{2{auto_tl_in_a_bits_mask[1]}}, {8{auto_tl_in_a_bits_mask[0]}}};	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               hartResumingWrEn = out_woready_1_345 & (&_out_womask_T_631);	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire [9:0]         _out_womask_T_632 = {{2{auto_tl_in_a_bits_mask[5]}}, {8{auto_tl_in_a_bits_mask[4]}}};	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               hartExceptionWrEn = out_woready_1_345 & (&_out_womask_T_632);	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               hartHaltedWrEn = out_woready_1_528 & (&_out_womask_T_631);	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               hartGoingWrEn = out_woready_1_528 & (&_out_womask_T_632);	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               _out_wofireMux_T_134 = auto_tl_in_a_valid & auto_tl_in_d_ready & ~in_1_bits_read;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:74:36, :87:24]
  assign out_woready_1_528 = _out_wofireMux_T_134 & auto_tl_in_a_bits_address[10:3] == 8'h20 & ~(auto_tl_in_a_bits_address[11]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  assign out_woready_1_345 = _out_wofireMux_T_134 & auto_tl_in_a_bits_address[10:3] == 8'h21 & ~(auto_tl_in_a_bits_address[11]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_woready_1_922 = _out_wofireMux_T_134 & auto_tl_in_a_bits_address[10:3] == 8'h68 & ~(auto_tl_in_a_bits_address[11]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_woready_1_510 = _out_wofireMux_T_134 & auto_tl_in_a_bits_address[10:3] == 8'h69 & ~(auto_tl_in_a_bits_address[11]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_woready_1_191 = _out_wofireMux_T_134 & auto_tl_in_a_bits_address[10:3] == 8'h6A & ~(auto_tl_in_a_bits_address[11]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_woready_1_1074 = _out_wofireMux_T_134 & auto_tl_in_a_bits_address[10:3] == 8'h6B & ~(auto_tl_in_a_bits_address[11]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_woready_1_722 = _out_wofireMux_T_134 & auto_tl_in_a_bits_address[10:3] == 8'h6C & ~(auto_tl_in_a_bits_address[11]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_woready_1_442 = _out_wofireMux_T_134 & auto_tl_in_a_bits_address[10:3] == 8'h6D & ~(auto_tl_in_a_bits_address[11]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_woready_1_111 = _out_wofireMux_T_134 & auto_tl_in_a_bits_address[10:3] == 8'h6E & ~(auto_tl_in_a_bits_address[11]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_woready_1_1146 = _out_wofireMux_T_134 & auto_tl_in_a_bits_address[10:3] == 8'h6F & ~(auto_tl_in_a_bits_address[11]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire               out_woready_1_818 = _out_wofireMux_T_134 & auto_tl_in_a_bits_address[10:3] == 8'h70 & ~(auto_tl_in_a_bits_address[11]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
  wire [255:0]       _GEN_3 =
    {{~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {~(auto_tl_in_a_bits_address[11])},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {~(auto_tl_in_a_bits_address[11])},
     {~(auto_tl_in_a_bits_address[11])},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {1'h1},
     {auto_tl_in_a_bits_address[11]},
     {auto_tl_in_a_bits_address[11]},
     {auto_tl_in_a_bits_address[11]},
     {auto_tl_in_a_bits_address[11]},
     {auto_tl_in_a_bits_address[11]},
     {auto_tl_in_a_bits_address[11]},
     {auto_tl_in_a_bits_address[11]},
     {auto_tl_in_a_bits_address[11]},
     {auto_tl_in_a_bits_address[11]},
     {auto_tl_in_a_bits_address[11]},
     {auto_tl_in_a_bits_address[11]}};	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:192:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24, generators/rocket-chip/src/main/scala/util/MuxLiteral.scala:49:10]
  wire [255:0][63:0] _GEN_4 =
    {{{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {{6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg, 6'h0, resumeReqRegs, goReg}},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {{abstractDataMem_7, abstractDataMem_6, abstractDataMem_5, abstractDataMem_4, abstractDataMem_3, abstractDataMem_2, abstractDataMem_1, abstractDataMem_0}},
     {{programBufferMem_63, programBufferMem_62, programBufferMem_61, programBufferMem_60, programBufferMem_59, programBufferMem_58, programBufferMem_57, programBufferMem_56}},
     {{programBufferMem_55, programBufferMem_54, programBufferMem_53, programBufferMem_52, programBufferMem_51, programBufferMem_50, programBufferMem_49, programBufferMem_48}},
     {{programBufferMem_47, programBufferMem_46, programBufferMem_45, programBufferMem_44, programBufferMem_43, programBufferMem_42, programBufferMem_41, programBufferMem_40}},
     {{programBufferMem_39, programBufferMem_38, programBufferMem_37, programBufferMem_36, programBufferMem_35, programBufferMem_34, programBufferMem_33, programBufferMem_32}},
     {{programBufferMem_31, programBufferMem_30, programBufferMem_29, programBufferMem_28, programBufferMem_27, programBufferMem_26, programBufferMem_25, programBufferMem_24}},
     {{programBufferMem_23, programBufferMem_22, programBufferMem_21, programBufferMem_20, programBufferMem_19, programBufferMem_18, programBufferMem_17, programBufferMem_16}},
     {{programBufferMem_15, programBufferMem_14, programBufferMem_13, programBufferMem_12, programBufferMem_11, programBufferMem_10, programBufferMem_9, programBufferMem_8}},
     {{programBufferMem_7, programBufferMem_6, programBufferMem_5, programBufferMem_4, programBufferMem_3, programBufferMem_2, programBufferMem_1, programBufferMem_0}},
     {{abstractGeneratedMem_1, abstractGeneratedMem_0}},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h380006F},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h100073},
     {64'h100026237B200073},
     {64'h7B20247310802423},
     {64'hF140247330000067},
     {64'h100022237B202473},
     {64'h4086300147413},
     {64'hFE0408E300347413},
     {64'h4004440310802023},
     {64'hF14024737B241073},
     {64'hFF0000F0440006F},
     {64'h380006F00C0006F}};	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:862:31, :1299:36, :1305:34, :1493:27, :1585:35, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24, generators/rocket-chip/src/main/scala/util/MuxLiteral.scala:49:10]
  wire [2:0]         tlNodeIn_d_bits_opcode = {2'h0, in_1_bits_read};	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:74:36, :105:19]
  assign abstractCommandBusy = |ctrlStateReg;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1731:27, :1739:42]
  wire               commandRegIsAccessRegister = COMMANDReg_cmdtype == 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1276:25, :1756:58]
  wire               _GEN_5 = ~(COMMANDReg_control[17]) | (|(COMMANDReg_control[15:12])) & COMMANDReg_control[15:0] < 16'h1020 & (COMMANDReg_control[22:20] == 3'h2 | COMMANDReg_control[22:20] == 3'h3);	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1276:25, :1532:71, :1764:{63,72,106}, :1765:{58,70,104,117}, :1775:{19,54}]
  wire               commandRegIsUnsupported = ~commandRegIsAccessRegister | ~_GEN_5;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1756:58, :1760:43, :1772:39, :1773:115, :1774:33, :1775:{54,73}, :1776:33]
  wire               commandRegBadHaltResume = commandRegIsAccessRegister & _GEN_5 & ~hartHalted;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:860:31, :1756:58, :1761:43, :1772:39, :1773:115, :1775:{54,73}, :1777:{33,36}]
  wire               _regAccessRegisterCommand_T_1 = ABSTRACTCSReg_cmderr == 3'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1182:34, :1781:103]
  wire               _GEN_6 = COMMANDWrEn & ~(|(COMMANDWrDataVal[31:24])) & _regAccessRegisterCommand_T_1 | autoexec & commandRegIsAccessRegister & _regAccessRegisterCommand_T_1;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:297:{24,30}, :1271:{42,48,73}, :1278:39, :1279:65, :1284:40, :1755:60, :1756:58, :1781:{48,78,103}, :1782:{48,78}, :1789:37]
  wire               _GEN_7 = ctrlStateReg == 2'h1;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1731:27, :1796:30]
  wire               _GEN_8 = commandRegIsUnsupported | commandRegBadHaltResume;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1760:43, :1761:43, :1772:39, :1773:115, :1775:73, :1777:33, :1803:38, :1805:22, :1806:43, :1808:22, :1810:33]
  wire               goAbstract = (|ctrlStateReg) & _GEN_7 & ~_GEN_8;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1494:32, :1731:27, :1741:44, :1788:47, :1796:{30,59}, :1803:38, :1805:22, :1806:43, :1808:22, :1810:33]
  wire               _GEN_9 = ctrlStateReg == 2'h2;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1731:27, :1817:30]
  `ifndef SYNTHESIS	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1505:15]
    wire _GEN_10 = (|ctrlStateReg) & ctrlStateReg != 2'h1;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1731:27, :1741:44, :1796:{30,59}]
    always @(posedge clock) begin	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1505:15]
      if (io_dmactive & ~goAbstract & hartGoingWrEn & ~reset & (|(auto_tl_in_a_bits_data[41:32]))) begin	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1494:32, :1502:25, :1504:33, :1505:{15,28}, :1788:47, :1796:59, :1803:38, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1505:15]
          $error("Assertion failed: Unexpected 'GOING' hart.\n    at Debug.scala:1505 assert(hartGoingId === 0.U, \"Unexpected 'GOING' hart.\")//Chisel3 #540 %%%%x, expected %%%%x\", hartGoingId, 0.U)\n");	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1505:15]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1505:15]
          $fatal;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1505:15]
      end
      if (_GEN_10 & _GEN_9 & hartExceptionWrEn & ~reset & (|(auto_tl_in_a_bits_data[41:32]))) begin	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1505:{15,28}, :1796:59, :1817:{30,51}, :1825:31, :1826:15, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1826:15]
          $error("Assertion failed: Unexpected 'EXCEPTION' hart\n    at Debug.scala:1826 assert(hartExceptionId === 0.U, \"Unexpected 'EXCEPTION' hart\")//Chisel3 #540, %%%%x, expected %%%%x\", hartExceptionId, 0.U)\n");	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1826:15]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1826:15]
          $fatal;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1826:15]
      end
      if (_GEN_10 & ctrlStateReg != 2'h2 & (&ctrlStateReg) & ~reset) begin	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1505:15, :1731:27, :1796:59, :1817:{30,51}, :1830:{30,53}, :1831:13]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1831:13]
          $error("Assertion failed: Should not be in custom state unless we need it.\n    at Debug.scala:1831 assert(needCustom.B, \"Should not be in custom state unless we need it.\")\n");	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1831:13]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1831:13]
          $fatal;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1831:13]
      end
      if (~reset & ~(~io_dmactive | ~hartExceptionWrEn | _GEN_9)) begin	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:953:11, :1505:15, :1817:30, :1844:{12,27,30,49}, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1844:12]
          $error("Assertion failed: Unexpected EXCEPTION write: should only get it in Debug Module EXEC state\n    at Debug.scala:1844 assert ((!io.dmactive || !hartExceptionWrEn || ctrlStateReg === CtrlState(Exec)),\n");	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1844:12]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1844:12]
          $fatal;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1844:12]
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  always @(posedge clock) begin	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9]
    hartHalted <= io_dmactive & (hartHaltedWrEn | ~hartResumingWrEn & hartHalted) & ~_hartIsInResetSync_0_debug_hartReset_0_io_q;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:860:31, :1314:45, :1315:23, :1319:42, :1324:31, :1326:25, :1327:39, :1329:25, :1332:{25,42}, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24, generators/rocket-chip/src/main/scala/util/ShiftReg.scala:45:23]
    resumeReqRegs <= io_dmactive & (resumereq ? (resumeReqRegs | hamaskWrSel_0) & ~_hartIsInResetSync_0_debug_hartReset_0_io_q : ~hartResumingWrEn & resumeReqRegs & ~_hartIsInResetSync_0_debug_hartReset_0_io_q);	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:862:31, :934:61, :982:39, :1314:45, :1316:23, :1319:{23,40,42}, :1327:39, :1329:25, :1332:25, :1335:33, :1337:25, :1339:26, :1341:{25,43,65}, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24, generators/rocket-chip/src/main/scala/util/ShiftReg.scala:45:23]
    haveResetBitRegs <= io_dmactive & (io_innerCtrl_valid & io_innerCtrl_bits_ackhavereset ? haveResetBitRegs & ~hamaskWrSel_0 | _hartIsInResetSync_0_debug_hartReset_0_io_q : haveResetBitRegs | _hartIsInResetSync_0_debug_hartReset_0_io_q);	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:864:31, :934:61, :1012:44, :1013:24, :1015:{31,66}, :1016:{26,47,50,74}, :1018:{26,46}, generators/rocket-chip/src/main/scala/util/ShiftReg.scala:45:23]
    ABSTRACTCSReg_cmderr <=
      io_dmactive
        ? (ABSTRACTCSWrEnMaybe & (|ctrlStateReg) | autoexecdataWrEnMaybe & (|ctrlStateReg) | autoexecprogbufWrEnMaybe & (|ctrlStateReg) | COMMANDWrEnMaybe & (|ctrlStateReg) | (dmiAbstractDataAccessVec_0 | dmiAbstractDataWrEnMaybe_1 | dmiAbstractDataRdEn_1 | dmiAbstractDataWrEnMaybe_2 | dmiAbstractDataRdEn_2 | dmiAbstractDataWrEnMaybe_3 | dmiAbstractDataRdEn_3 | dmiAbstractDataAccessVec_4 | dmiAbstractDataWrEnMaybe_5 | dmiAbstractDataRdEn_5 | dmiAbstractDataWrEnMaybe_6 | dmiAbstractDataRdEn_6 | dmiAbstractDataWrEnMaybe_7 | dmiAbstractDataRdEn_7) & (|ctrlStateReg)
           | (dmiProgramBufferAccessVec_0 | dmiProgramBufferWrEnMaybe_1 | dmiProgramBufferRdEn_1 | dmiProgramBufferWrEnMaybe_2 | dmiProgramBufferRdEn_2 | dmiProgramBufferWrEnMaybe_3 | dmiProgramBufferRdEn_3 | dmiProgramBufferAccessVec_4 | dmiProgramBufferWrEnMaybe_5 | dmiProgramBufferRdEn_5 | dmiProgramBufferWrEnMaybe_6 | dmiProgramBufferRdEn_6 | dmiProgramBufferWrEnMaybe_7 | dmiProgramBufferRdEn_7 | dmiProgramBufferAccessVec_8 | dmiProgramBufferWrEnMaybe_9 | dmiProgramBufferRdEn_9 | dmiProgramBufferWrEnMaybe_10 | dmiProgramBufferRdEn_10 | dmiProgramBufferWrEnMaybe_11 | dmiProgramBufferRdEn_11 | dmiProgramBufferAccessVec_12 | dmiProgramBufferWrEnMaybe_13 | dmiProgramBufferRdEn_13 | dmiProgramBufferWrEnMaybe_14 | dmiProgramBufferRdEn_14 | dmiProgramBufferWrEnMaybe_15 | dmiProgramBufferRdEn_15 | dmiProgramBufferAccessVec_16 | dmiProgramBufferWrEnMaybe_17 | dmiProgramBufferRdEn_17 | dmiProgramBufferWrEnMaybe_18 | dmiProgramBufferRdEn_18 | dmiProgramBufferWrEnMaybe_19 | dmiProgramBufferRdEn_19 | dmiProgramBufferAccessVec_20 | dmiProgramBufferWrEnMaybe_21 | dmiProgramBufferRdEn_21 | dmiProgramBufferWrEnMaybe_22 | dmiProgramBufferRdEn_22 | dmiProgramBufferWrEnMaybe_23 | dmiProgramBufferRdEn_23 | dmiProgramBufferAccessVec_24 | dmiProgramBufferWrEnMaybe_25 | dmiProgramBufferRdEn_25 | dmiProgramBufferWrEnMaybe_26 | dmiProgramBufferRdEn_26 | dmiProgramBufferWrEnMaybe_27 | dmiProgramBufferRdEn_27 | dmiProgramBufferAccessVec_28 | dmiProgramBufferWrEnMaybe_29 | dmiProgramBufferRdEn_29 | dmiProgramBufferWrEnMaybe_30 | dmiProgramBufferRdEn_30 | dmiProgramBufferWrEnMaybe_31 | dmiProgramBufferRdEn_31 | dmiProgramBufferAccessVec_32 | dmiProgramBufferWrEnMaybe_33 | dmiProgramBufferRdEn_33 | dmiProgramBufferWrEnMaybe_34 | dmiProgramBufferRdEn_34 | dmiProgramBufferWrEnMaybe_35 | dmiProgramBufferRdEn_35 | dmiProgramBufferAccessVec_36 | dmiProgramBufferWrEnMaybe_37 | dmiProgramBufferRdEn_37 | dmiProgramBufferWrEnMaybe_38 | dmiProgramBufferRdEn_38 | dmiProgramBufferWrEnMaybe_39 | dmiProgramBufferRdEn_39 | dmiProgramBufferAccessVec_40
              | dmiProgramBufferWrEnMaybe_41 | dmiProgramBufferRdEn_41 | dmiProgramBufferWrEnMaybe_42 | dmiProgramBufferRdEn_42 | dmiProgramBufferWrEnMaybe_43 | dmiProgramBufferRdEn_43 | dmiProgramBufferAccessVec_44 | dmiProgramBufferWrEnMaybe_45 | dmiProgramBufferRdEn_45 | dmiProgramBufferWrEnMaybe_46 | dmiProgramBufferRdEn_46 | dmiProgramBufferWrEnMaybe_47 | dmiProgramBufferRdEn_47 | dmiProgramBufferAccessVec_48 | dmiProgramBufferWrEnMaybe_49 | dmiProgramBufferRdEn_49 | dmiProgramBufferWrEnMaybe_50 | dmiProgramBufferRdEn_50 | dmiProgramBufferWrEnMaybe_51 | dmiProgramBufferRdEn_51 | dmiProgramBufferAccessVec_52 | dmiProgramBufferWrEnMaybe_53 | dmiProgramBufferRdEn_53 | dmiProgramBufferWrEnMaybe_54 | dmiProgramBufferRdEn_54 | dmiProgramBufferWrEnMaybe_55 | dmiProgramBufferRdEn_55 | dmiProgramBufferAccessVec_56 | dmiProgramBufferWrEnMaybe_57 | dmiProgramBufferRdEn_57 | dmiProgramBufferWrEnMaybe_58 | dmiProgramBufferRdEn_58 | dmiProgramBufferWrEnMaybe_59 | dmiProgramBufferRdEn_59 | dmiProgramBufferAccessVec_60 | dmiProgramBufferWrEnMaybe_61 | dmiProgramBufferRdEn_61 | dmiProgramBufferWrEnMaybe_62 | dmiProgramBufferRdEn_62 | dmiProgramBufferWrEnMaybe_63 | dmiProgramBufferRdEn_63) & (|ctrlStateReg)
             ? 3'h1
             : ~(~(|ctrlStateReg) | _GEN_7) & _GEN_9 & hartExceptionWrEn ? 3'h3 : ((|ctrlStateReg) ? _GEN_7 & commandRegIsUnsupported : ~_GEN_6 & (COMMANDWrEn & (|(COMMANDWrDataVal[31:24])) | autoexec & commandRegIsUnsupported)) ? 3'h2 : (|ctrlStateReg) & _GEN_7 & ~commandRegIsUnsupported & commandRegBadHaltResume ? 3'h4 : ({3{~(ABSTRACTCSWrEnMaybe & ~(|ctrlStateReg))}} | ~(auto_dmi_in_a_bits_data[10:8])) & ABSTRACTCSReg_cmderr)
        : 3'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:297:{24,30}, :1182:34, :1190:51, :1195:36, :1196:36, :1197:36, :1199:45, :1200:21, :1202:23, :1203:30, :1204:35, :1205:30, :1206:37, :1207:30, :1208:36, :1209:30, :1212:30, :1213:{32,58}, :1257:105, :1260:108, :1262:68, :1263:69, :1271:{42,48,73}, :1278:39, :1279:65, :1284:40, :1731:27, :1741:44, :1747:{42,74}, :1748:{42,74}, :1749:{44,74}, :1750:{42,74}, :1751:{42,74}, :1752:42, :1755:60, :1758:46, :1760:43, :1761:43, :1772:39, :1773:115, :1775:73, :1777:33, :1788:47, :1789:{37,66}, :1791:43, :1792:26, :1793:{28,56}, :1796:{30,59}, :1803:38, :1806:43, :1817:{30,51}, :1825:31, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
    if (io_dmactive) begin	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:802:16]
      if (autoexecprogbufWrEnMaybe & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1247:38, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        ABSTRACTAUTOReg_autoexecprogbuf <= auto_dmi_in_a_bits_data[31:16];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1234:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (autoexecdataWrEnMaybe & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1250:35, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        ABSTRACTAUTOReg_autoexecdata <= {10'h0, auto_dmi_in_a_bits_data[1:0]};	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1234:36, :1251:73, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (COMMANDWrEn) begin	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1284:40]
        COMMANDReg_cmdtype <= COMMANDWrDataVal[31:24];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:297:{24,30}, :1276:25, :1278:39, :1279:65]
        COMMANDReg_control <= COMMANDWrDataVal[23:0];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:297:{24,30}, :1276:25, :1278:39, :1279:65]
      end
      if (out_woready_1_818 & auto_tl_in_a_bits_mask[0])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_0 <= auto_tl_in_a_bits_data[7:0];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiAbstractDataWrEnMaybe_0 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1462:60, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_0 <= auto_dmi_in_a_bits_data[7:0];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_818 & auto_tl_in_a_bits_mask[1])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_1 <= auto_tl_in_a_bits_data[15:8];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiAbstractDataWrEnMaybe_1 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1462:60, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_1 <= auto_dmi_in_a_bits_data[15:8];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_818 & auto_tl_in_a_bits_mask[2])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_2 <= auto_tl_in_a_bits_data[23:16];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiAbstractDataWrEnMaybe_2 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1462:60, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_2 <= auto_dmi_in_a_bits_data[23:16];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_818 & auto_tl_in_a_bits_mask[3])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_3 <= auto_tl_in_a_bits_data[31:24];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiAbstractDataWrEnMaybe_3 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1462:60, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_3 <= auto_dmi_in_a_bits_data[31:24];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_818 & auto_tl_in_a_bits_mask[4])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_4 <= auto_tl_in_a_bits_data[39:32];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiAbstractDataWrEnMaybe_4 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1462:60, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_4 <= auto_dmi_in_a_bits_data[7:0];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_818 & auto_tl_in_a_bits_mask[5])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_5 <= auto_tl_in_a_bits_data[47:40];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiAbstractDataWrEnMaybe_5 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1462:60, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_5 <= auto_dmi_in_a_bits_data[15:8];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_818 & auto_tl_in_a_bits_mask[6])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_6 <= auto_tl_in_a_bits_data[55:48];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiAbstractDataWrEnMaybe_6 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1462:60, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_6 <= auto_dmi_in_a_bits_data[23:16];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_818 & auto_tl_in_a_bits_mask[7])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_7 <= auto_tl_in_a_bits_data[63:56];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiAbstractDataWrEnMaybe_7 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1462:60, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        abstractDataMem_7 <= auto_dmi_in_a_bits_data[31:24];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_922 & auto_tl_in_a_bits_mask[0])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_0 <= auto_tl_in_a_bits_data[7:0];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_0 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_0 <= auto_dmi_in_a_bits_data[7:0];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_922 & auto_tl_in_a_bits_mask[1])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_1 <= auto_tl_in_a_bits_data[15:8];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_1 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_1 <= auto_dmi_in_a_bits_data[15:8];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_922 & auto_tl_in_a_bits_mask[2])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_2 <= auto_tl_in_a_bits_data[23:16];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_2 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_2 <= auto_dmi_in_a_bits_data[23:16];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_922 & auto_tl_in_a_bits_mask[3])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_3 <= auto_tl_in_a_bits_data[31:24];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_3 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_3 <= auto_dmi_in_a_bits_data[31:24];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_922 & auto_tl_in_a_bits_mask[4])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_4 <= auto_tl_in_a_bits_data[39:32];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_4 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_4 <= auto_dmi_in_a_bits_data[7:0];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_922 & auto_tl_in_a_bits_mask[5])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_5 <= auto_tl_in_a_bits_data[47:40];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_5 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_5 <= auto_dmi_in_a_bits_data[15:8];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_922 & auto_tl_in_a_bits_mask[6])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_6 <= auto_tl_in_a_bits_data[55:48];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_6 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_6 <= auto_dmi_in_a_bits_data[23:16];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_922 & auto_tl_in_a_bits_mask[7])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_7 <= auto_tl_in_a_bits_data[63:56];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_7 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_7 <= auto_dmi_in_a_bits_data[31:24];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_510 & auto_tl_in_a_bits_mask[0])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_8 <= auto_tl_in_a_bits_data[7:0];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_8 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_8 <= auto_dmi_in_a_bits_data[7:0];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_510 & auto_tl_in_a_bits_mask[1])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_9 <= auto_tl_in_a_bits_data[15:8];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_9 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_9 <= auto_dmi_in_a_bits_data[15:8];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_510 & auto_tl_in_a_bits_mask[2])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_10 <= auto_tl_in_a_bits_data[23:16];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_10 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_10 <= auto_dmi_in_a_bits_data[23:16];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_510 & auto_tl_in_a_bits_mask[3])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_11 <= auto_tl_in_a_bits_data[31:24];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_11 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_11 <= auto_dmi_in_a_bits_data[31:24];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_510 & auto_tl_in_a_bits_mask[4])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_12 <= auto_tl_in_a_bits_data[39:32];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_12 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_12 <= auto_dmi_in_a_bits_data[7:0];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_510 & auto_tl_in_a_bits_mask[5])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_13 <= auto_tl_in_a_bits_data[47:40];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_13 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_13 <= auto_dmi_in_a_bits_data[15:8];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_510 & auto_tl_in_a_bits_mask[6])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_14 <= auto_tl_in_a_bits_data[55:48];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_14 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_14 <= auto_dmi_in_a_bits_data[23:16];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_510 & auto_tl_in_a_bits_mask[7])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_15 <= auto_tl_in_a_bits_data[63:56];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_15 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_15 <= auto_dmi_in_a_bits_data[31:24];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_191 & auto_tl_in_a_bits_mask[0])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_16 <= auto_tl_in_a_bits_data[7:0];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_16 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_16 <= auto_dmi_in_a_bits_data[7:0];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_191 & auto_tl_in_a_bits_mask[1])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_17 <= auto_tl_in_a_bits_data[15:8];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_17 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_17 <= auto_dmi_in_a_bits_data[15:8];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_191 & auto_tl_in_a_bits_mask[2])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_18 <= auto_tl_in_a_bits_data[23:16];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_18 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_18 <= auto_dmi_in_a_bits_data[23:16];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_191 & auto_tl_in_a_bits_mask[3])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_19 <= auto_tl_in_a_bits_data[31:24];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_19 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_19 <= auto_dmi_in_a_bits_data[31:24];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_191 & auto_tl_in_a_bits_mask[4])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_20 <= auto_tl_in_a_bits_data[39:32];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_20 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_20 <= auto_dmi_in_a_bits_data[7:0];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_191 & auto_tl_in_a_bits_mask[5])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_21 <= auto_tl_in_a_bits_data[47:40];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_21 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_21 <= auto_dmi_in_a_bits_data[15:8];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_191 & auto_tl_in_a_bits_mask[6])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_22 <= auto_tl_in_a_bits_data[55:48];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_22 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_22 <= auto_dmi_in_a_bits_data[23:16];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_191 & auto_tl_in_a_bits_mask[7])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_23 <= auto_tl_in_a_bits_data[63:56];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_23 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_23 <= auto_dmi_in_a_bits_data[31:24];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_1074 & auto_tl_in_a_bits_mask[0])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_24 <= auto_tl_in_a_bits_data[7:0];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_24 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_24 <= auto_dmi_in_a_bits_data[7:0];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_1074 & auto_tl_in_a_bits_mask[1])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_25 <= auto_tl_in_a_bits_data[15:8];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_25 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_25 <= auto_dmi_in_a_bits_data[15:8];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_1074 & auto_tl_in_a_bits_mask[2])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_26 <= auto_tl_in_a_bits_data[23:16];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_26 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_26 <= auto_dmi_in_a_bits_data[23:16];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_1074 & auto_tl_in_a_bits_mask[3])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_27 <= auto_tl_in_a_bits_data[31:24];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_27 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_27 <= auto_dmi_in_a_bits_data[31:24];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_1074 & auto_tl_in_a_bits_mask[4])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_28 <= auto_tl_in_a_bits_data[39:32];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_28 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_28 <= auto_dmi_in_a_bits_data[7:0];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_1074 & auto_tl_in_a_bits_mask[5])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_29 <= auto_tl_in_a_bits_data[47:40];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_29 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_29 <= auto_dmi_in_a_bits_data[15:8];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_1074 & auto_tl_in_a_bits_mask[6])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_30 <= auto_tl_in_a_bits_data[55:48];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_30 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_30 <= auto_dmi_in_a_bits_data[23:16];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_1074 & auto_tl_in_a_bits_mask[7])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_31 <= auto_tl_in_a_bits_data[63:56];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_31 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_31 <= auto_dmi_in_a_bits_data[31:24];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_722 & auto_tl_in_a_bits_mask[0])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_32 <= auto_tl_in_a_bits_data[7:0];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_32 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_32 <= auto_dmi_in_a_bits_data[7:0];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_722 & auto_tl_in_a_bits_mask[1])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_33 <= auto_tl_in_a_bits_data[15:8];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_33 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_33 <= auto_dmi_in_a_bits_data[15:8];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_722 & auto_tl_in_a_bits_mask[2])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_34 <= auto_tl_in_a_bits_data[23:16];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_34 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_34 <= auto_dmi_in_a_bits_data[23:16];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_722 & auto_tl_in_a_bits_mask[3])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_35 <= auto_tl_in_a_bits_data[31:24];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_35 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_35 <= auto_dmi_in_a_bits_data[31:24];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_722 & auto_tl_in_a_bits_mask[4])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_36 <= auto_tl_in_a_bits_data[39:32];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_36 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_36 <= auto_dmi_in_a_bits_data[7:0];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_722 & auto_tl_in_a_bits_mask[5])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_37 <= auto_tl_in_a_bits_data[47:40];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_37 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_37 <= auto_dmi_in_a_bits_data[15:8];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_722 & auto_tl_in_a_bits_mask[6])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_38 <= auto_tl_in_a_bits_data[55:48];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_38 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_38 <= auto_dmi_in_a_bits_data[23:16];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_722 & auto_tl_in_a_bits_mask[7])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_39 <= auto_tl_in_a_bits_data[63:56];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_39 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_39 <= auto_dmi_in_a_bits_data[31:24];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_442 & auto_tl_in_a_bits_mask[0])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_40 <= auto_tl_in_a_bits_data[7:0];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_40 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_40 <= auto_dmi_in_a_bits_data[7:0];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_442 & auto_tl_in_a_bits_mask[1])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_41 <= auto_tl_in_a_bits_data[15:8];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_41 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_41 <= auto_dmi_in_a_bits_data[15:8];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_442 & auto_tl_in_a_bits_mask[2])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_42 <= auto_tl_in_a_bits_data[23:16];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_42 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_42 <= auto_dmi_in_a_bits_data[23:16];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_442 & auto_tl_in_a_bits_mask[3])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_43 <= auto_tl_in_a_bits_data[31:24];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_43 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_43 <= auto_dmi_in_a_bits_data[31:24];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_442 & auto_tl_in_a_bits_mask[4])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_44 <= auto_tl_in_a_bits_data[39:32];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_44 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_44 <= auto_dmi_in_a_bits_data[7:0];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_442 & auto_tl_in_a_bits_mask[5])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_45 <= auto_tl_in_a_bits_data[47:40];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_45 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_45 <= auto_dmi_in_a_bits_data[15:8];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_442 & auto_tl_in_a_bits_mask[6])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_46 <= auto_tl_in_a_bits_data[55:48];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_46 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_46 <= auto_dmi_in_a_bits_data[23:16];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_442 & auto_tl_in_a_bits_mask[7])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_47 <= auto_tl_in_a_bits_data[63:56];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_47 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_47 <= auto_dmi_in_a_bits_data[31:24];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_111 & auto_tl_in_a_bits_mask[0])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_48 <= auto_tl_in_a_bits_data[7:0];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_48 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_48 <= auto_dmi_in_a_bits_data[7:0];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_111 & auto_tl_in_a_bits_mask[1])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_49 <= auto_tl_in_a_bits_data[15:8];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_49 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_49 <= auto_dmi_in_a_bits_data[15:8];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_111 & auto_tl_in_a_bits_mask[2])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_50 <= auto_tl_in_a_bits_data[23:16];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_50 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_50 <= auto_dmi_in_a_bits_data[23:16];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_111 & auto_tl_in_a_bits_mask[3])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_51 <= auto_tl_in_a_bits_data[31:24];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_51 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_51 <= auto_dmi_in_a_bits_data[31:24];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_111 & auto_tl_in_a_bits_mask[4])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_52 <= auto_tl_in_a_bits_data[39:32];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_52 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_52 <= auto_dmi_in_a_bits_data[7:0];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_111 & auto_tl_in_a_bits_mask[5])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_53 <= auto_tl_in_a_bits_data[47:40];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_53 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_53 <= auto_dmi_in_a_bits_data[15:8];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_111 & auto_tl_in_a_bits_mask[6])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_54 <= auto_tl_in_a_bits_data[55:48];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_54 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_54 <= auto_dmi_in_a_bits_data[23:16];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_111 & auto_tl_in_a_bits_mask[7])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_55 <= auto_tl_in_a_bits_data[63:56];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_55 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_55 <= auto_dmi_in_a_bits_data[31:24];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_1146 & auto_tl_in_a_bits_mask[0])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_56 <= auto_tl_in_a_bits_data[7:0];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_56 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_56 <= auto_dmi_in_a_bits_data[7:0];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_1146 & auto_tl_in_a_bits_mask[1])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_57 <= auto_tl_in_a_bits_data[15:8];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_57 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_57 <= auto_dmi_in_a_bits_data[15:8];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_1146 & auto_tl_in_a_bits_mask[2])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_58 <= auto_tl_in_a_bits_data[23:16];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_58 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_58 <= auto_dmi_in_a_bits_data[23:16];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_1146 & auto_tl_in_a_bits_mask[3])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_59 <= auto_tl_in_a_bits_data[31:24];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_59 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_59 <= auto_dmi_in_a_bits_data[31:24];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_1146 & auto_tl_in_a_bits_mask[4])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_60 <= auto_tl_in_a_bits_data[39:32];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_60 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_60 <= auto_dmi_in_a_bits_data[7:0];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_1146 & auto_tl_in_a_bits_mask[5])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_61 <= auto_tl_in_a_bits_data[47:40];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_61 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_61 <= auto_dmi_in_a_bits_data[15:8];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_1146 & auto_tl_in_a_bits_mask[6])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_62 <= auto_tl_in_a_bits_data[55:48];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_62 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_62 <= auto_dmi_in_a_bits_data[23:16];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (out_woready_1_1146 & auto_tl_in_a_bits_mask[7])	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_63 <= auto_tl_in_a_bits_data[63:56];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      else if (dmiProgramBufferWrEnMaybe_63 & ~(|ctrlStateReg))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1484:61, :1731:27, :1741:44, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
        programBufferMem_63 <= auto_dmi_in_a_bits_data[31:24];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
      if (|ctrlStateReg) begin	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1731:27, :1741:44]
        if (_GEN_7)	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1796:30]
          ctrlStateReg <= {~_GEN_8, 1'h0};	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1731:27, :1803:38, :1805:22, :1806:43, :1808:22, :1810:33]
        else if (_GEN_9 & (hartExceptionWrEn | ~goReg & hartHaltedWrEn))	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1493:27, :1734:32, :1817:{30,51}, :1822:{18,30,116}, :1823:22, :1825:31, :1827:24, :1830:53, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
          ctrlStateReg <= 2'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1731:27]
      end
      else if (_GEN_6)	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1789:37]
        ctrlStateReg <= 2'h1;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1731:27]
    end
    else begin	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:802:16]
      ABSTRACTAUTOReg_autoexecprogbuf <= 16'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1234:36]
      ABSTRACTAUTOReg_autoexecdata <= 12'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1234:36]
      COMMANDReg_cmdtype <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1276:25]
      COMMANDReg_control <= 24'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1276:25]
      abstractDataMem_0 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
      abstractDataMem_1 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
      abstractDataMem_2 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
      abstractDataMem_3 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
      abstractDataMem_4 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
      abstractDataMem_5 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
      abstractDataMem_6 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
      abstractDataMem_7 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1299:36]
      programBufferMem_0 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_1 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_2 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_3 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_4 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_5 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_6 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_7 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_8 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_9 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_10 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_11 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_12 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_13 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_14 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_15 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_16 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_17 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_18 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_19 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_20 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_21 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_22 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_23 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_24 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_25 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_26 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_27 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_28 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_29 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_30 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_31 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_32 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_33 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_34 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_35 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_36 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_37 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_38 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_39 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_40 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_41 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_42 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_43 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_44 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_45 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_46 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_47 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_48 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_49 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_50 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_51 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_52 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_53 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_54 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_55 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_56 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_57 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_58 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_59 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_60 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_61 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_62 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      programBufferMem_63 <= 8'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1305:34]
      ctrlStateReg <= 2'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1731:27]
    end
    goReg <= io_dmactive & (goAbstract | ~hartGoingWrEn & goReg);	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1493:27, :1494:32, :1499:24, :1500:13, :1502:25, :1503:15, :1504:33, :1506:15, :1788:47, :1796:59, :1803:38, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24]
    if (goAbstract) begin	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1494:32, :1788:47, :1796:59, :1803:38]
      abstractGeneratedMem_0 <= COMMANDReg_control[17] ? (COMMANDReg_control[16] ? {17'h7000, COMMANDReg_control[22:20], COMMANDReg_control[4:0], 7'h3} : {7'h1C, COMMANDReg_control[4:0], 5'h0, COMMANDReg_control[22:20], 12'h23}) : 32'h13;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1276:25, :1532:71, :1585:35, :1592:54, :1596:12, :1609:12, :1639:39, :1640:14]
      abstractGeneratedMem_1 <= COMMANDReg_control[18] ? 32'h13 : 32'h100073;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:1276:25, :1532:71, :1585:35, :1643:39]
    end
    if (reset)	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9]
      hrmaskReg_0 <= 1'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:946:29]
    else	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9]
      hrmaskReg_0 <= io_dmactive & (io_innerCtrl_valid ? io_innerCtrl_bits_hrmask_0 : hrmaskReg_0);	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:946:29, :953:45, :954:17, :955:35, :956:17]
  end // always @(posedge)
  always @(posedge clock or posedge reset) begin	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9]
    if (reset)	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9]
      hrDebugIntReg_0 <= 1'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:960:34]
    else	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9]
      hrDebugIntReg_0 <= io_dmactive & hrmaskReg_0 & (_hartIsInResetSync_0_debug_hartReset_0_io_q | hrDebugIntReg_0 & ~hartHalted);	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:860:31, :946:29, :960:34, :961:47, :962:23, :964:23, generators/rocket-chip/src/main/scala/util/ShiftReg.scala:45:23, generators/rocket-chip/src/main/scala/util/package.scala:74:72, :75:75, :79:37]
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9]
      `FIRRTL_BEFORE_INITIAL	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:23];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9]
    initial begin	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9]
      `ifdef INIT_RANDOM_PROLOG_	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9]
        `INIT_RANDOM_PROLOG_	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9]
        for (logic [4:0] i = 5'h0; i < 5'h18; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9]
        end	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9]
        hartHalted = _RANDOM[5'h0][0];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :860:31]
        resumeReqRegs = _RANDOM[5'h0][1];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :860:31, :862:31]
        haveResetBitRegs = _RANDOM[5'h0][2];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :860:31, :864:31]
        hrmaskReg_0 = _RANDOM[5'h0][4];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :860:31, :946:29]
        hrDebugIntReg_0 = _RANDOM[5'h0][5];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :860:31, :960:34]
        ABSTRACTCSReg_cmderr = _RANDOM[5'h0][29:27];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :860:31, :1182:34]
        ABSTRACTAUTOReg_autoexecprogbuf = _RANDOM[5'h1][21:6];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1234:36]
        ABSTRACTAUTOReg_autoexecdata = {_RANDOM[5'h1][31:26], _RANDOM[5'h2][5:0]};	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1234:36]
        COMMANDReg_cmdtype = _RANDOM[5'h2][13:6];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1234:36, :1276:25]
        COMMANDReg_control = {_RANDOM[5'h2][31:14], _RANDOM[5'h3][5:0]};	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1234:36, :1276:25]
        abstractDataMem_0 = _RANDOM[5'h3][13:6];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1276:25, :1299:36]
        abstractDataMem_1 = _RANDOM[5'h3][21:14];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1276:25, :1299:36]
        abstractDataMem_2 = _RANDOM[5'h3][29:22];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1276:25, :1299:36]
        abstractDataMem_3 = {_RANDOM[5'h3][31:30], _RANDOM[5'h4][5:0]};	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1276:25, :1299:36]
        abstractDataMem_4 = _RANDOM[5'h4][13:6];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1299:36]
        abstractDataMem_5 = _RANDOM[5'h4][21:14];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1299:36]
        abstractDataMem_6 = _RANDOM[5'h4][29:22];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1299:36]
        abstractDataMem_7 = {_RANDOM[5'h4][31:30], _RANDOM[5'h5][5:0]};	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1299:36]
        programBufferMem_0 = _RANDOM[5'h5][13:6];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1299:36, :1305:34]
        programBufferMem_1 = _RANDOM[5'h5][21:14];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1299:36, :1305:34]
        programBufferMem_2 = _RANDOM[5'h5][29:22];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1299:36, :1305:34]
        programBufferMem_3 = {_RANDOM[5'h5][31:30], _RANDOM[5'h6][5:0]};	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1299:36, :1305:34]
        programBufferMem_4 = _RANDOM[5'h6][13:6];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_5 = _RANDOM[5'h6][21:14];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_6 = _RANDOM[5'h6][29:22];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_7 = {_RANDOM[5'h6][31:30], _RANDOM[5'h7][5:0]};	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_8 = _RANDOM[5'h7][13:6];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_9 = _RANDOM[5'h7][21:14];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_10 = _RANDOM[5'h7][29:22];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_11 = {_RANDOM[5'h7][31:30], _RANDOM[5'h8][5:0]};	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_12 = _RANDOM[5'h8][13:6];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_13 = _RANDOM[5'h8][21:14];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_14 = _RANDOM[5'h8][29:22];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_15 = {_RANDOM[5'h8][31:30], _RANDOM[5'h9][5:0]};	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_16 = _RANDOM[5'h9][13:6];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_17 = _RANDOM[5'h9][21:14];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_18 = _RANDOM[5'h9][29:22];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_19 = {_RANDOM[5'h9][31:30], _RANDOM[5'hA][5:0]};	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_20 = _RANDOM[5'hA][13:6];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_21 = _RANDOM[5'hA][21:14];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_22 = _RANDOM[5'hA][29:22];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_23 = {_RANDOM[5'hA][31:30], _RANDOM[5'hB][5:0]};	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_24 = _RANDOM[5'hB][13:6];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_25 = _RANDOM[5'hB][21:14];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_26 = _RANDOM[5'hB][29:22];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_27 = {_RANDOM[5'hB][31:30], _RANDOM[5'hC][5:0]};	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_28 = _RANDOM[5'hC][13:6];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_29 = _RANDOM[5'hC][21:14];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_30 = _RANDOM[5'hC][29:22];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_31 = {_RANDOM[5'hC][31:30], _RANDOM[5'hD][5:0]};	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_32 = _RANDOM[5'hD][13:6];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_33 = _RANDOM[5'hD][21:14];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_34 = _RANDOM[5'hD][29:22];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_35 = {_RANDOM[5'hD][31:30], _RANDOM[5'hE][5:0]};	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_36 = _RANDOM[5'hE][13:6];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_37 = _RANDOM[5'hE][21:14];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_38 = _RANDOM[5'hE][29:22];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_39 = {_RANDOM[5'hE][31:30], _RANDOM[5'hF][5:0]};	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_40 = _RANDOM[5'hF][13:6];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_41 = _RANDOM[5'hF][21:14];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_42 = _RANDOM[5'hF][29:22];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_43 = {_RANDOM[5'hF][31:30], _RANDOM[5'h10][5:0]};	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_44 = _RANDOM[5'h10][13:6];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_45 = _RANDOM[5'h10][21:14];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_46 = _RANDOM[5'h10][29:22];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_47 = {_RANDOM[5'h10][31:30], _RANDOM[5'h11][5:0]};	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_48 = _RANDOM[5'h11][13:6];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_49 = _RANDOM[5'h11][21:14];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_50 = _RANDOM[5'h11][29:22];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_51 = {_RANDOM[5'h11][31:30], _RANDOM[5'h12][5:0]};	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_52 = _RANDOM[5'h12][13:6];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_53 = _RANDOM[5'h12][21:14];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_54 = _RANDOM[5'h12][29:22];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_55 = {_RANDOM[5'h12][31:30], _RANDOM[5'h13][5:0]};	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_56 = _RANDOM[5'h13][13:6];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_57 = _RANDOM[5'h13][21:14];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_58 = _RANDOM[5'h13][29:22];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_59 = {_RANDOM[5'h13][31:30], _RANDOM[5'h14][5:0]};	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_60 = _RANDOM[5'h14][13:6];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_61 = _RANDOM[5'h14][21:14];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_62 = _RANDOM[5'h14][29:22];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        programBufferMem_63 = {_RANDOM[5'h14][31:30], _RANDOM[5'h15][5:0]};	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34]
        goReg = _RANDOM[5'h15][6];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34, :1493:27]
        abstractGeneratedMem_0 = {_RANDOM[5'h15][31:7], _RANDOM[5'h16][6:0]};	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1305:34, :1585:35]
        abstractGeneratedMem_1 = {_RANDOM[5'h16][31:7], _RANDOM[5'h17][6:0]};	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1585:35]
        ctrlStateReg = _RANDOM[5'h17][8:7];	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :1585:35, :1731:27]
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9]
        hrDebugIntReg_0 = 1'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:960:34]
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9]
      `FIRRTL_AFTER_INITIAL	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  TLMonitor_43 monitor (	// @[generators/rocket-chip/src/main/scala/tilelink/Nodes.scala:27:25]
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (auto_dmi_in_d_ready),
    .io_in_a_valid        (auto_dmi_in_a_valid),
    .io_in_a_bits_opcode  (auto_dmi_in_a_bits_opcode),
    .io_in_a_bits_param   (auto_dmi_in_a_bits_param),
    .io_in_a_bits_size    (auto_dmi_in_a_bits_size),
    .io_in_a_bits_source  (auto_dmi_in_a_bits_source),
    .io_in_a_bits_address (auto_dmi_in_a_bits_address),
    .io_in_a_bits_mask    (auto_dmi_in_a_bits_mask),
    .io_in_a_bits_corrupt (auto_dmi_in_a_bits_corrupt),
    .io_in_d_ready        (auto_dmi_in_d_ready),
    .io_in_d_valid        (auto_dmi_in_a_valid),
    .io_in_d_bits_opcode  (dmiNodeIn_d_bits_opcode),	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:105:19]
    .io_in_d_bits_size    (auto_dmi_in_a_bits_size),
    .io_in_d_bits_source  (auto_dmi_in_a_bits_source)
  );	// @[generators/rocket-chip/src/main/scala/tilelink/Nodes.scala:27:25]
  TLMonitor_44 monitor_1 (	// @[generators/rocket-chip/src/main/scala/tilelink/Nodes.scala:27:25]
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (auto_tl_in_d_ready),
    .io_in_a_valid        (auto_tl_in_a_valid),
    .io_in_a_bits_opcode  (auto_tl_in_a_bits_opcode),
    .io_in_a_bits_param   (auto_tl_in_a_bits_param),
    .io_in_a_bits_size    (auto_tl_in_a_bits_size),
    .io_in_a_bits_source  (auto_tl_in_a_bits_source),
    .io_in_a_bits_address (auto_tl_in_a_bits_address),
    .io_in_a_bits_mask    (auto_tl_in_a_bits_mask),
    .io_in_a_bits_corrupt (auto_tl_in_a_bits_corrupt),
    .io_in_d_ready        (auto_tl_in_d_ready),
    .io_in_d_valid        (auto_tl_in_a_valid),
    .io_in_d_bits_opcode  (tlNodeIn_d_bits_opcode),	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:105:19]
    .io_in_d_bits_size    (auto_tl_in_a_bits_size),
    .io_in_d_bits_source  (auto_tl_in_a_bits_source)
  );	// @[generators/rocket-chip/src/main/scala/tilelink/Nodes.scala:27:25]
  AsyncResetSynchronizerShiftReg_w1_d3_i0 hartIsInResetSync_0_debug_hartReset_0 (	// @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala:45:23]
    .clock (clock),
    .reset (reset),
    .io_d  (io_hartIsInReset_0),
    .io_q  (_hartIsInResetSync_0_debug_hartReset_0_io_q)
  );	// @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala:45:23]
  assign auto_tl_in_a_ready = auto_tl_in_d_ready;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9]
  assign auto_tl_in_d_valid = auto_tl_in_a_valid;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9]
  assign auto_tl_in_d_bits_opcode = tlNodeIn_d_bits_opcode;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:105:19]
  assign auto_tl_in_d_bits_size = auto_tl_in_a_bits_size;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9]
  assign auto_tl_in_d_bits_source = auto_tl_in_a_bits_source;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9]
  assign auto_tl_in_d_bits_data = _GEN_3[auto_tl_in_a_bits_address[10:3]] ? _GEN_4[auto_tl_in_a_bits_address[10:3]] : 64'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24, generators/rocket-chip/src/main/scala/util/MuxLiteral.scala:49:10]
  assign auto_dmi_in_a_ready = auto_dmi_in_d_ready;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9]
  assign auto_dmi_in_d_valid = auto_dmi_in_a_valid;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9]
  assign auto_dmi_in_d_bits_opcode = dmiNodeIn_d_bits_opcode;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:105:19]
  assign auto_dmi_in_d_bits_size = auto_dmi_in_a_bits_size;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9]
  assign auto_dmi_in_d_bits_source = auto_dmi_in_a_bits_source;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9]
  assign auto_dmi_in_d_bits_data = _GEN_1[out_oindex] ? _GEN_2[out_oindex] : 32'h0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:87:24, generators/rocket-chip/src/main/scala/util/MuxLiteral.scala:49:10]
  assign io_hgDebugInt_0 = hrDebugIntReg_0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Debug.scala:790:9, :960:34]
endmodule

