EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 9
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
Wire Notes Line
	10900 725  10900 2125
$Sheet
S 3750 5550 5800 700 
U 6666DF7A
F0 "PCI" 50
F1 "pci-bus_osvga.sch" 50
F2 "PCI_AD[0...31]" B T 7050 5550 50 
F3 "PCI_M" B T 6750 5550 50 
$EndSheet
$Sheet
S 4400 950  800  775 
U 5F5F9E24
F0 "JTAG+Config" 50
F1 "jtag_osvga.sch" 50
$EndSheet
Wire Notes Line
	8375 2125 8375 725 
Wire Notes Line
	10900 2125 8375 2125
Wire Notes Line
	8375 725  10900 725 
$Sheet
S 7325 2575 675  1350
U 649752B2
F0 "DRAM" 50
F1 "dram_osvga.sch" 50
F2 "SMPS_bus" B R 8000 2750 50 
$EndSheet
Text Notes 8475 2000 0    50   ~ 0
SMPS = Switched Mode Power supply
Text Notes 8475 1850 0    50   ~ 0
PCI_MB = Miscellaneous signals PCI bus B-side (top)\nPCI_MA= Miscellaneous signals PCI bus A-side (bottom)
Text Notes 8475 1600 0    50   ~ 0
PCI_ADb = ADress bus pci B-side (top)\nPCI_ADa = ADress bus pci A-side (bottom)
Text Notes 8475 1300 0    50   ~ 0
PCI_VTA = PCI Voltage Translated Adressing\nPCI_VTM = PCI Voltage Translated bus Miscellaneous signals
Text Notes 8475 950  0    100  ~ 0
LEGEND:
Wire Bus Line
	7050 5550 7050 5200
Wire Bus Line
	6750 5550 6750 5200
$Sheet
S 4850 4300 3900 900 
U 6038529D
F0 "Signal Voltage-level translation" 50
F1 "VoltTranslate_osvga.sch" 50
F2 "PCI_M" B B 6750 5200 50 
F3 "PCI_AD[0...31]" B B 7050 5200 50 
F4 "PCI_VT" B T 5325 4300 50 
$EndSheet
Wire Notes Line
	2625 2625 3500 2625
$Sheet
S 2625 1550 875  2250
U 629A7666
F0 "VGA + DVI connectors" 50
F1 "vga_dvi_osvga.sch" 50
$EndSheet
$Sheet
S 6175 925  1475 1075
U 652C62BE
F0 "Power" 50
F1 "power_osvga.sch" 50
F2 "SMPS_bus" B B 7075 2000 50 
$EndSheet
Wire Bus Line
	7075 2000 7075 2150
$Sheet
S 5550 2575 1450 1400
U 5F777FFB
F0 "FPGA GPU" 50
F1 "ecp5-85-fpga.sch" 50
F2 "SMPS_bus" B R 7000 2750 50 
F3 "PCI_VT" B L 5550 3800 50 
$EndSheet
Wire Bus Line
	7075 2150 8100 2150
Wire Bus Line
	8100 2150 8100 2750
Wire Bus Line
	8100 2750 8000 2750
Wire Bus Line
	7000 2750 7075 2750
Wire Bus Line
	7075 2750 7075 2150
Connection ~ 7075 2150
Wire Bus Line
	5325 4300 5325 3800
Wire Bus Line
	5325 3800 5550 3800
$Sheet
S 2625 4425 825  800 
U 629BDEA3
F0 "USB-C" 50
F1 "usbc_osvga.sch" 50
$EndSheet
Text Notes 6180 910  0    50   ~ 0
POWER
Text Notes 6250 4425 0    50   ~ 0
Signal Voltage Level Translation
Text Notes 3770 5540 0    50   ~ 0
PCI BUS
$EndSCHEMATC
