// Seed: 2622518373
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_4;
  ;
  assign id_1 = id_2;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    input wire id_2,
    output tri0 id_3,
    output wor id_4,
    output tri0 id_5,
    input supply1 id_6
);
  assign id_5 = -1'd0;
  wire id_8;
  ;
  wire [1 : 'b0] id_9;
  wire id_10;
  logic [(  -1  )  <  1 : 1] id_11;
  wire id_12;
  wire id_13 = id_9;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_8
  );
endmodule
