Design Assistant report for i2c
Sat Dec  9 14:37:27 2023
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Design Assistant Summary
  3. Design Assistant Settings
  4. Critical Violations
  5. High Violations
  6. Medium Violations
  7. Information only Violations
  8. Design Assistant Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------+
; Design Assistant Summary                                                ;
+-----------------------------------+-------------------------------------+
; Design Assistant Status           ; Analyzed - Sat Dec  9 14:37:27 2023 ;
; Revision Name                     ; i2c                                 ;
; Top-level Entity Name             ; i2c                                 ;
; Family                            ; Cyclone IV E                        ;
; Total Critical Violations         ; 3                                   ;
; - Rule C101                       ; 3                                   ;
; Total High Violations             ; 27                                  ;
; - Rule S104                       ; 5                                   ;
; - Rule D101                       ; 22                                  ;
; Total Medium Violations           ; 11                                  ;
; - Rule C103                       ; 3                                   ;
; - Rule C104                       ; 5                                   ;
; - Rule C106                       ; 1                                   ;
; - Rule R102                       ; 1                                   ;
; - Rule D102                       ; 1                                   ;
; Total Information only Violations ; 73                                  ;
; - Rule T101                       ; 23                                  ;
; - Rule T102                       ; 50                                  ;
+-----------------------------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Design Assistant Settings                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----+
; Option                                                                                                                                                               ; Setting        ; To ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----+
; Design Assistant mode                                                                                                                                                ; Post-Synthesis ;    ;
; Threshold value for clock net not mapped to clock spines rule                                                                                                        ; 25             ;    ;
; Minimum number of clock port feed by gated clocks                                                                                                                    ; 30             ;    ;
; Minimum number of node fan-out                                                                                                                                       ; 30             ;    ;
; Maximum number of nodes to report                                                                                                                                    ; 50             ;    ;
; Rule C101: Gated clock should be implemented according to the Intel FPGA standard scheme                                                                             ; On             ;    ;
; Rule C102: Logic cell should not be used to generate an inverted clock signal                                                                                        ; On             ;    ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power                                                          ; On             ;    ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                   ; On             ;    ;
; Rule C105: Clock signal should be a global signal                                                                                                                    ; On             ;    ;
; Rule C106: Clock signal source should not drive registers triggered by different clock edges                                                                         ; On             ;    ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                         ; On             ;    ;
; Rule R102: External reset signals should be synchronized using two cascaded registers                                                                                ; On             ;    ;
; Rule R103: External reset signal should be correctly synchronized                                                                                                    ; On             ;    ;
; Rule R104: The reset signal that is generated in one clock domain and used in another clock domain should be correctly synchronized                                  ; On             ;    ;
; Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized                                            ; On             ;    ;
; Rule T101: Nodes with more than the specified number of fan-outs                                                                                                     ; On             ;    ;
; Rule T102: Top nodes with the highest number of fan-outs                                                                                                             ; On             ;    ;
; Rule A101: Design should not contain combinational loops                                                                                                             ; On             ;    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic                                                           ; On             ;    ;
; Rule A103: Design should not contain delay chains                                                                                                                    ; On             ;    ;
; Rule A104: Design should not contain ripple clock structures                                                                                                         ; On             ;    ;
; Rule A105: Pulses should not be implemented asynchronously                                                                                                           ; On             ;    ;
; Rule A106: Multiple pulses should not be generated in design                                                                                                         ; On             ;    ;
; Rule A107: Design should not contain SR latches                                                                                                                      ; On             ;    ;
; Rule A108: Design should not contain latches                                                                                                                         ; On             ;    ;
; Rule S101: Output enable and input of the same tri-state node should not be driven by same signal source                                                             ; On             ;    ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source                                                ; On             ;    ;
; Rule S103: More than one asynchronous port of a register should not be driven by the same signal source                                                              ; On             ;    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                ; On             ;    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains                                                                        ; On             ;    ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain ; On             ;    ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains                                                              ; On             ;    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----+


+------------------------------------------------------------------------------------------------------------------------------------+
; Critical Violations                                                                                                                ;
+------------------------------------------------------------------------------------------+-----------------------------------------+
; Rule name                                                                                ; Name                                    ;
+------------------------------------------------------------------------------------------+-----------------------------------------+
; Rule C101: Gated clock should be implemented according to the Intel FPGA standard scheme ; i2c_slave:slave0|stop_sign              ;
;  Gated clock destination node(s) list                                                    ; i2c_slave:slave0|stop_received~0        ;
; Rule C101: Gated clock should be implemented according to the Intel FPGA standard scheme ; i2c_slave:slave0|start_sign             ;
;  Gated clock destination node(s) list                                                    ; i2c_slave:slave0|start_received~0       ;
; Rule C101: Gated clock should be implemented according to the Intel FPGA standard scheme ; i2c_slave:slave0|acquire_data_address~0 ;
;  Gated clock destination node(s) list                                                    ; i2c_slave:slave0|addr_reg[0]            ;
;  Gated clock destination node(s) list                                                    ; i2c_slave:slave0|addr_reg[1]            ;
;  Gated clock destination node(s) list                                                    ; i2c_slave:slave0|addr_reg[2]            ;
+------------------------------------------------------------------------------------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; High Violations                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+
; Rule name                                                                                                    ; Name                                                  ;
+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source        ; i2c_slave:slave0|stop_received~0                      ;
;  Violated clock and other port source node(s) list                                                           ; i2c_slave:slave0|stop_sign                            ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source        ; i2c_slave:slave0|start_received~0                     ;
;  Violated clock and other port source node(s) list                                                           ; i2c_slave:slave0|start_sign                           ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source        ; i2c_slave:slave0|addr_reg[0]                          ;
;  Violated clock and other port source node(s) list                                                           ; i2c_slave:slave0|acquire_data_address~0               ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source        ; i2c_slave:slave0|addr_reg[1]                          ;
;  Violated clock and other port source node(s) list                                                           ; i2c_slave:slave0|acquire_data_address~0               ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source        ; i2c_slave:slave0|addr_reg[2]                          ;
;  Violated clock and other port source node(s) list                                                           ; i2c_slave:slave0|acquire_data_address~0               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 1  ;                                                       ;
;  Source node(s) from clock "SCL"                                                                             ; i2c_slave:slave0|i2c_state[0]                         ;
;  Destination node(s) from clock "clk"                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8]  ;
;  Destination node(s) from clock "clk"                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]  ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~19                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~11                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~3                        ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~27                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|output_reg[3]                        ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~45                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~53                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~49                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 2  ;                                                       ;
;  Source node(s) from clock "SCL"                                                                             ; i2c_slave:slave0|i2c_state[6]                         ;
;  Destination node(s) from clock "clk"                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14] ;
;  Destination node(s) from clock "clk"                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]  ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~19                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~11                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~3                        ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~27                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~45                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~53                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~49                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~33                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 3  ;                                                       ;
;  Source node(s) from clock "clk"                                                                             ; i2c_slave:slave0|stop_received~0                      ;
;  Destination node(s) from clock "SCL"                                                                        ; i2c_slave:slave0|i2c_state[5]                         ;
;  Destination node(s) from clock "SCL"                                                                        ; i2c_slave:slave0|i2c_state[4]                         ;
;  Destination node(s) from clock "SCL"                                                                        ; i2c_slave:slave0|i2c_state[3]                         ;
;  Destination node(s) from clock "SCL"                                                                        ; i2c_slave:slave0|i2c_state[7]                         ;
;  Destination node(s) from clock "SCL"                                                                        ; i2c_slave:slave0|i2c_state[2]                         ;
;  Destination node(s) from clock "SCL"                                                                        ; i2c_slave:slave0|i2c_state[1]                         ;
;  Destination node(s) from clock "SCL"                                                                        ; i2c_slave:slave0|i2c_state[6]                         ;
;  Destination node(s) from clock "SCL"                                                                        ; i2c_slave:slave0|i2c_state[0]                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 4  ;                                                       ;
;  Source node(s) from clock "SCL"                                                                             ; i2c_slave:slave0|i2c_state[1]                         ;
;  Destination node(s) from clock "clk"                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]  ;
;  Destination node(s) from clock "clk"                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]  ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~19                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~11                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~3                        ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~27                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~45                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~53                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~49                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~33                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 5  ;                                                       ;
;  Source node(s) from clock "SCL"                                                                             ; i2c_slave:slave0|i2c_state[2]                         ;
;  Destination node(s) from clock "clk"                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10] ;
;  Destination node(s) from clock "clk"                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]  ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~19                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~11                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~3                        ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~27                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~45                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~53                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~49                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~33                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 6  ;                                                       ;
;  Source node(s) from clock "SCL"                                                                             ; i2c_slave:slave0|i2c_state[7]                         ;
;  Destination node(s) from clock "clk"                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15] ;
;  Destination node(s) from clock "clk"                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]  ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~19                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~11                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~3                        ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~27                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~45                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~53                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~49                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~33                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 7  ;                                                       ;
;  Source node(s) from clock "SCL"                                                                             ; i2c_slave:slave0|i2c_state[3]                         ;
;  Destination node(s) from clock "clk"                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11] ;
;  Destination node(s) from clock "clk"                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]  ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~19                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~11                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~3                        ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~27                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|output_reg[3]                        ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~45                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~53                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~49                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 8  ;                                                       ;
;  Source node(s) from clock "SCL"                                                                             ; i2c_slave:slave0|i2c_state[4]                         ;
;  Destination node(s) from clock "clk"                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12] ;
;  Destination node(s) from clock "clk"                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]  ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~19                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~11                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~3                        ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~27                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~45                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~53                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~49                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~33                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 9  ;                                                       ;
;  Source node(s) from clock "clk"                                                                             ; i2c_slave:slave0|SDA_input                            ;
;  Destination node(s) from clock "SCL"                                                                        ; i2c_slave:slave0|i2c_state[4]                         ;
;  Destination node(s) from clock "SCL"                                                                        ; i2c_slave:slave0|i2c_state[2]                         ;
;  Destination node(s) from clock "SCL"                                                                        ; i2c_slave:slave0|data_reg~7                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 10 ;                                                       ;
;  Source node(s) from clock "SCL"                                                                             ; i2c_slave:slave0|data_reg~6                           ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~49                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~33                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~57                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~17                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~9                        ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~1                        ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~25                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|output_reg[1]                        ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~41                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 11 ;                                                       ;
;  Source node(s) from clock "SCL"                                                                             ; i2c_slave:slave0|data_reg~7                           ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~32                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~56                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~16                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~8                        ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~0                        ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~24                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|output_reg[0]                        ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~40                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~48                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 12 ;                                                       ;
;  Source node(s) from clock "SCL"                                                                             ; i2c_slave:slave0|data_reg~4                           ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~19                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~11                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~3                        ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~27                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|output_reg[3]                        ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~43                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~51                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~35                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~59                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 13 ;                                                       ;
;  Source node(s) from clock "SCL"                                                                             ; i2c_slave:slave0|data_reg~5                           ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~42                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~50                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~34                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~58                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~18                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~10                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~2                        ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~26                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|output_reg[2]                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 14 ;                                                       ;
;  Source node(s) from clock "SCL"                                                                             ; i2c_slave:slave0|data_reg~3                           ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~44                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~52                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~36                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~60                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~20                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~12                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~4                        ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~28                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|output_reg[4]                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 15 ;                                                       ;
;  Source node(s) from clock "SCL"                                                                             ; i2c_slave:slave0|data_reg~1                           ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|output_reg[6]                        ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~46                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~54                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~38                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~62                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~22                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~14                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~6                        ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~30                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 16 ;                                                       ;
;  Source node(s) from clock "SCL"                                                                             ; i2c_slave:slave0|data_reg~2                           ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~45                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~53                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~37                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~61                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~21                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~13                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~5                        ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~29                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|output_reg[5]                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 17 ;                                                       ;
;  Source node(s) from clock "SCL"                                                                             ; i2c_slave:slave0|data_reg~0                           ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~31                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|output_reg[7]                        ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~47                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~55                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~39                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~63                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~23                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~15                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~7                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 18 ;                                                       ;
;  Source node(s) from clock "SCL"                                                                             ; i2c_slave:slave0|i2c_state[5]                         ;
;  Destination node(s) from clock "clk"                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13] ;
;  Destination node(s) from clock "clk"                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]  ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~19                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~11                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~3                        ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~27                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~45                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~53                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~49                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~33                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 19 ;                                                       ;
;  Source node(s) from clock "clk"                                                                             ; i2c_slave:slave0|start_received~0                     ;
;  Destination node(s) from clock "SCL"                                                                        ; i2c_slave:slave0|i2c_state[4]                         ;
;  Destination node(s) from clock "SCL"                                                                        ; i2c_slave:slave0|i2c_state[2]                         ;
;  Destination node(s) from clock "SCL"                                                                        ; i2c_slave:slave0|i2c_state[0]                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 20 ;                                                       ;
;  Source node(s) from clock "SCL"                                                                             ; i2c_slave:slave0|addr_reg[0]                          ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~19                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~11                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~3                        ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~27                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|output_reg[3]                        ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~45                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~53                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~49                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~33                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~57                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 21 ;                                                       ;
;  Source node(s) from clock "SCL"                                                                             ; i2c_slave:slave0|addr_reg[1]                          ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~19                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~11                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~3                        ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~27                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|output_reg[3]                        ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~45                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~53                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~49                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~33                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~57                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 22 ;                                                       ;
;  Source node(s) from clock "SCL"                                                                             ; i2c_slave:slave0|addr_reg[2]                          ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~19                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~11                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~3                        ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~27                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|output_reg[3]                        ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~45                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~53                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~49                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~33                       ;
;  Destination node(s) from clock "clk"                                                                        ; i2c_slave:slave0|data_memory~57                       ;
+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Medium Violations                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+
; Rule name                                                                                                                                                                          ; Name                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power                                                                        ; i2c_slave:slave0|stop_sign                        ;
;  Gated clock destination node(s) list                                                                                                                                              ; i2c_slave:slave0|stop_received~0                  ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power                                                                        ; i2c_slave:slave0|start_sign                       ;
;  Gated clock destination node(s) list                                                                                                                                              ; i2c_slave:slave0|start_received~0                 ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power                                                                        ; i2c_slave:slave0|acquire_data_address~0           ;
;  Gated clock destination node(s) list                                                                                                                                              ; i2c_slave:slave0|addr_reg[0]                      ;
;  Gated clock destination node(s) list                                                                                                                                              ; i2c_slave:slave0|addr_reg[1]                      ;
;  Gated clock destination node(s) list                                                                                                                                              ; i2c_slave:slave0|addr_reg[2]                      ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                 ; i2c_slave:slave0|stop_sign                        ;
;  Clock ports destination node(s) list                                                                                                                                              ; i2c_slave:slave0|stop_received~0                  ;
;  Non-clock ports destination node(s) list                                                                                                                                          ; i2c_slave:slave0|stop_received~1                  ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                 ; slow_clk~0                                        ;
;  Clock ports destination node(s) list                                                                                                                                              ; i2c_slave:slave0|prev_val~1                       ;
;  Clock ports destination node(s) list                                                                                                                                              ; i2c_slave:slave0|prev_val~0                       ;
;  Clock ports destination node(s) list                                                                                                                                              ; i2c_slave:slave0|compare_ready~0                  ;
;  Clock ports destination node(s) list                                                                                                                                              ; i2c_slave:slave0|compare_ready~1                  ;
;  Clock ports destination node(s) list                                                                                                                                              ; i2c_slave:slave0|SDA_input                        ;
;  Clock ports destination node(s) list                                                                                                                                              ; i2c_slave:slave0|output_reg[2]                    ;
;  Clock ports destination node(s) list                                                                                                                                              ; i2c_slave:slave0|data_memory~26                   ;
;  Clock ports destination node(s) list                                                                                                                                              ; i2c_slave:slave0|data_memory~2                    ;
;  Clock ports destination node(s) list                                                                                                                                              ; i2c_slave:slave0|data_memory~10                   ;
;  Clock ports destination node(s) list                                                                                                                                              ; i2c_slave:slave0|data_memory~18                   ;
;  Non-clock ports destination node(s) list                                                                                                                                          ; slow_clk~1                                        ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                 ; SCL                                               ;
;  Clock ports destination node(s) list                                                                                                                                              ; i2c_slave:slave0|data_reg~6                       ;
;  Clock ports destination node(s) list                                                                                                                                              ; i2c_slave:slave0|data_reg~7                       ;
;  Clock ports destination node(s) list                                                                                                                                              ; i2c_slave:slave0|data_reg~4                       ;
;  Clock ports destination node(s) list                                                                                                                                              ; i2c_slave:slave0|data_reg~5                       ;
;  Clock ports destination node(s) list                                                                                                                                              ; i2c_slave:slave0|data_reg~3                       ;
;  Clock ports destination node(s) list                                                                                                                                              ; i2c_slave:slave0|data_reg~1                       ;
;  Clock ports destination node(s) list                                                                                                                                              ; i2c_slave:slave0|data_reg~2                       ;
;  Clock ports destination node(s) list                                                                                                                                              ; i2c_slave:slave0|data_reg~0                       ;
;  Clock ports destination node(s) list                                                                                                                                              ; i2c_slave:slave0|i2c_state[0]                     ;
;  Clock ports destination node(s) list                                                                                                                                              ; i2c_slave:slave0|i2c_state[6]                     ;
;  Non-clock ports destination node(s) list                                                                                                                                          ; i2c_slave:slave0|compare_ready~0                  ;
;  Non-clock ports destination node(s) list                                                                                                                                          ; i2c_slave:slave0|compare_ready~1                  ;
;  Non-clock ports destination node(s) list                                                                                                                                          ; sld_signaltap:auto_signaltap_0|trigger_in_reg     ;
;  Non-clock ports destination node(s) list                                                                                                                                          ; i2c_slave:slave0|stop_received~1                  ;
;  Non-clock ports destination node(s) list                                                                                                                                          ; i2c_slave:slave0|start_received~1                 ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                 ; i2c_slave:slave0|start_sign                       ;
;  Clock ports destination node(s) list                                                                                                                                              ; i2c_slave:slave0|start_received~0                 ;
;  Non-clock ports destination node(s) list                                                                                                                                          ; i2c_slave:slave0|start_received~1                 ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                 ; i2c_slave:slave0|acquire_data_address~0           ;
;  Clock ports destination node(s) list                                                                                                                                              ; i2c_slave:slave0|addr_reg[0]                      ;
;  Clock ports destination node(s) list                                                                                                                                              ; i2c_slave:slave0|addr_reg[1]                      ;
;  Clock ports destination node(s) list                                                                                                                                              ; i2c_slave:slave0|addr_reg[2]                      ;
;  Non-clock ports destination node(s) list                                                                                                                                          ; i2c_slave:slave0|addr_reg[0]                      ;
;  Non-clock ports destination node(s) list                                                                                                                                          ; i2c_slave:slave0|addr_reg[1]                      ;
;  Non-clock ports destination node(s) list                                                                                                                                          ; i2c_slave:slave0|addr_reg[2]                      ;
; Rule C106: Clock signal source should not drive registers triggered by different clock edges                                                                                       ; SCL                                               ;
;  Positive edge destination node(s) list                                                                                                                                            ; i2c_slave:slave0|addr_reg[2]                      ;
;  Positive edge destination node(s) list                                                                                                                                            ; i2c_slave:slave0|addr_reg[1]                      ;
;  Positive edge destination node(s) list                                                                                                                                            ; i2c_slave:slave0|addr_reg[0]                      ;
;  Positive edge destination node(s) list                                                                                                                                            ; i2c_slave:slave0|data_reg~6                       ;
;  Positive edge destination node(s) list                                                                                                                                            ; i2c_slave:slave0|data_reg~4                       ;
;  Positive edge destination node(s) list                                                                                                                                            ; i2c_slave:slave0|data_reg~5                       ;
;  Negative edge destination node(s) list                                                                                                                                            ; i2c_slave:slave0|i2c_state[0]                     ;
;  Negative edge destination node(s) list                                                                                                                                            ; i2c_slave:slave0|i2c_state[6]                     ;
;  Negative edge destination node(s) list                                                                                                                                            ; i2c_slave:slave0|i2c_state[1]                     ;
;  Negative edge destination node(s) list                                                                                                                                            ; i2c_slave:slave0|i2c_state[2]                     ;
;  Negative edge destination node(s) list                                                                                                                                            ; i2c_slave:slave0|i2c_state[7]                     ;
;  Negative edge destination node(s) list                                                                                                                                            ; i2c_slave:slave0|i2c_state[3]                     ;
;  Negative edge destination node(s) list                                                                                                                                            ; i2c_slave:slave0|i2c_state[4]                     ;
;  Negative edge destination node(s) list                                                                                                                                            ; i2c_slave:slave0|i2c_state[5]                     ;
; Rule R102: External reset signals should be synchronized using two cascaded registers                                                                                              ; rstn                                              ;
;  Reset signal destination node(s) list                                                                                                                                             ; i2c_slave:slave0|i2c_state[0]                     ;
;  Reset signal destination node(s) list                                                                                                                                             ; i2c_slave:slave0|i2c_state[6]                     ;
;  Reset signal destination node(s) list                                                                                                                                             ; i2c_slave:slave0|stop_received~0                  ;
;  Reset signal destination node(s) list                                                                                                                                             ; i2c_slave:slave0|prev_val~1                       ;
;  Reset signal destination node(s) list                                                                                                                                             ; i2c_slave:slave0|prev_val~0                       ;
;  Reset signal destination node(s) list                                                                                                                                             ; slow_clk~0                                        ;
;  Reset signal destination node(s) list                                                                                                                                             ; clk_counter~8                                     ;
;  Reset signal destination node(s) list                                                                                                                                             ; clk_counter~2                                     ;
;  Reset signal destination node(s) list                                                                                                                                             ; clk_counter~7                                     ;
;  Reset signal destination node(s) list                                                                                                                                             ; clk_counter~6                                     ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 1 ;                                                   ;
;  Source node(s) from clock "SCL" - (Bus)                                                                                                                                           ; i2c_slave:slave0|i2c_state                        ;
;  Synchronizer node(s) from clock "clk" - (Bus)                                                                                                                                     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg ;
;  Synchronizer node(s) from clock "clk" - (Bus)                                                                                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Information only Violations                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Rule name                                                        ; Name                                                                                                                                                                                                                                                                                                                                                ; Fan-Out ;
+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Rule T101: Nodes with more than the specified number of fan-outs ; i2c_slave:slave0|i2c_state[0]                                                                                                                                                                                                                                                                                                                       ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; slow_clk~0                                                                                                                                                                                                                                                                                                                                          ; 416     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; i2c_slave:slave0|i2c_state[1]                                                                                                                                                                                                                                                                                                                       ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; i2c_slave:slave0|i2c_state[2]                                                                                                                                                                                                                                                                                                                       ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; i2c_slave:slave0|i2c_state[3]                                                                                                                                                                                                                                                                                                                       ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; i2c_slave:slave0|i2c_state[4]                                                                                                                                                                                                                                                                                                                       ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; i2c_slave:slave0|i2c_state[5]                                                                                                                                                                                                                                                                                                                       ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; i2c_slave:slave0|addr_reg[0]                                                                                                                                                                                                                                                                                                                        ; 57      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; i2c_slave:slave0|addr_reg[1]                                                                                                                                                                                                                                                                                                                        ; 57      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                        ; 435     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                                                                                                                 ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; 256     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_1~0                                                                                                                                                                                  ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                       ; 117     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal2~8                                                                                                                                                                                     ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                             ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~2                                                                                                                                                                                                                             ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                                                                             ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                                                                             ; 45      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                        ; 435     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; slow_clk~0                                                                                                                                                                                                                                                                                                                                          ; 416     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; 256     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                       ; 117     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; i2c_slave:slave0|addr_reg[1]                                                                                                                                                                                                                                                                                                                        ; 57      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; i2c_slave:slave0|addr_reg[0]                                                                                                                                                                                                                                                                                                                        ; 57      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                                                                             ; 45      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; i2c_slave:slave0|i2c_state[1]                                                                                                                                                                                                                                                                                                                       ; 39      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                                                                                                                 ; 38      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                             ; 37      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; 37      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; i2c_slave:slave0|i2c_state[3]                                                                                                                                                                                                                                                                                                                       ; 36      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_1~0                                                                                                                                                                                  ; 34      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; 34      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; i2c_slave:slave0|i2c_state[0]                                                                                                                                                                                                                                                                                                                       ; 33      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; 33      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; 32      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; i2c_slave:slave0|i2c_state[2]                                                                                                                                                                                                                                                                                                                       ; 32      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~2                                                                                                                                                                                                                             ; 32      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                                                                             ; 32      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; i2c_slave:slave0|i2c_state[5]                                                                                                                                                                                                                                                                                                                       ; 31      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal2~8                                                                                                                                                                                     ; 31      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; i2c_slave:slave0|i2c_state[4]                                                                                                                                                                                                                                                                                                                       ; 31      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sdr~0                                                                                                                                                                                                                                   ; 30      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~4                                                                                                                                                                                     ; 29      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0                                                                                                                                ; 28      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[0]~1                                                                                                               ; 27      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]~2                                                                                                                                                                    ; 27      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_1~1                                                                                                                                                                                  ; 27      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|cdr~0                                                                                                                                                                                                                                   ; 27      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                                                                                ; 27      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[1]~0                                                                                                               ; 27      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; 26      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; i2c_slave:slave0|addr_reg[2]                                                                                                                                                                                                                                                                                                                        ; 25      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; QIC_SIGNALTAP_GND                                                                                                                                                                                                                                                                                                                                   ; 24      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; i2c_slave:slave0|stop_received~0                                                                                                                                                                                                                                                                                                                    ; 24      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                        ; 23      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; i2c_slave:slave0|i2c_state[7]                                                                                                                                                                                                                                                                                                                       ; 22      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; 22      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; 22      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; 20      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                                        ; 19      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                         ; 19      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                         ; 19      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                         ; 19      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                         ; 19      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                         ; 19      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                         ; 19      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                         ; 19      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                         ; 19      ;
+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------+
; Design Assistant Messages ;
+---------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Design Assistant
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Sat Dec  9 14:37:26 2023
Info: Command: quartus_drc i2c -c i2c
Info (119006): Selected device EP4CE6E22C8 for design "i2c"
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'i2c.out.sdc'
Warning (332060): Node: SCL was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register i2c_slave:slave0|i2c_state[0] is being clocked by SCL
Warning (332060): Node: i2c_slave:slave0|compare_ready~0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register i2c_slave:slave0|stop_received~0 is being clocked by i2c_slave:slave0|compare_ready~0
Warning (332060): Node: slow_clk~0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register i2c_slave:slave0|prev_val~1 is being clocked by slow_clk~0
Warning (332060): Node: i2c_slave:slave0|i2c_state[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register i2c_slave:slave0|addr_reg[0] is being clocked by i2c_slave:slave0|i2c_state[0]
Warning (332088): No paths exist between clock target "slow_clk" of clock "slow_clk" and its clock source. Assuming zero source clock latency.
Warning (332061): Virtual clock SCL is never referenced in any input or output delay assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From clk (Rise) to clk (Rise) (setup and hold)
Critical Warning (308019): (Critical) Rule C101: Gated clock should be implemented according to the Intel FPGA standard scheme. Found 3 node(s) related to this rule.
    Critical Warning (308012): Node  "i2c_slave:slave0|stop_sign" File: E:/FPGAs/I2C_controller/Quartus/i2c_slave.v Line: 65
    Critical Warning (308012): Node  "i2c_slave:slave0|start_sign" File: E:/FPGAs/I2C_controller/Quartus/i2c_slave.v Line: 65
    Critical Warning (308012): Node  "i2c_slave:slave0|acquire_data_address~0" File: E:/FPGAs/I2C_controller/Quartus/i2c_slave.v Line: 30
Critical Warning (308018): (High) Rule S104: Clock port and any other port of a register should not be driven by the same signal source. Found 5 node(s) related to this rule.
    Critical Warning (308012): Node  "i2c_slave:slave0|stop_received~0" File: E:/FPGAs/I2C_controller/Quartus/i2c_slave.v Line: 69
    Critical Warning (308012): Node  "i2c_slave:slave0|start_received~0" File: E:/FPGAs/I2C_controller/Quartus/i2c_slave.v Line: 69
    Critical Warning (308012): Node  "i2c_slave:slave0|addr_reg[0]" File: E:/FPGAs/I2C_controller/Quartus/i2c_slave.v Line: 102
    Critical Warning (308012): Node  "i2c_slave:slave0|addr_reg[1]" File: E:/FPGAs/I2C_controller/Quartus/i2c_slave.v Line: 102
    Critical Warning (308012): Node  "i2c_slave:slave0|addr_reg[2]" File: E:/FPGAs/I2C_controller/Quartus/i2c_slave.v Line: 102
Critical Warning (308060): (High) Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 22 asynchronous clock domain interface structure(s) related to this rule.
    Critical Warning (308012): Node  "i2c_slave:slave0|i2c_state[0]" File: E:/FPGAs/I2C_controller/Quartus/i2c_slave.v Line: 80
    Critical Warning (308012): Node  "i2c_slave:slave0|i2c_state[6]" File: E:/FPGAs/I2C_controller/Quartus/i2c_slave.v Line: 80
    Critical Warning (308012): Node  "i2c_slave:slave0|stop_received~0" File: E:/FPGAs/I2C_controller/Quartus/i2c_slave.v Line: 69
    Critical Warning (308012): Node  "i2c_slave:slave0|i2c_state[1]" File: E:/FPGAs/I2C_controller/Quartus/i2c_slave.v Line: 80
    Critical Warning (308012): Node  "i2c_slave:slave0|i2c_state[2]" File: E:/FPGAs/I2C_controller/Quartus/i2c_slave.v Line: 80
    Critical Warning (308012): Node  "i2c_slave:slave0|i2c_state[7]" File: E:/FPGAs/I2C_controller/Quartus/i2c_slave.v Line: 80
    Critical Warning (308012): Node  "i2c_slave:slave0|i2c_state[3]" File: E:/FPGAs/I2C_controller/Quartus/i2c_slave.v Line: 80
    Critical Warning (308012): Node  "i2c_slave:slave0|i2c_state[4]" File: E:/FPGAs/I2C_controller/Quartus/i2c_slave.v Line: 80
    Critical Warning (308012): Node  "i2c_slave:slave0|SDA_input" File: E:/FPGAs/I2C_controller/Quartus/i2c_slave.v Line: 33
    Critical Warning (308012): Node  "i2c_slave:slave0|data_reg~6" File: E:/FPGAs/I2C_controller/Quartus/i2c_slave.v Line: 74
    Critical Warning (308012): Node  "i2c_slave:slave0|data_reg~7" File: E:/FPGAs/I2C_controller/Quartus/i2c_slave.v Line: 74
    Critical Warning (308012): Node  "i2c_slave:slave0|data_reg~4" File: E:/FPGAs/I2C_controller/Quartus/i2c_slave.v Line: 74
    Critical Warning (308012): Node  "i2c_slave:slave0|data_reg~5" File: E:/FPGAs/I2C_controller/Quartus/i2c_slave.v Line: 74
    Critical Warning (308012): Node  "i2c_slave:slave0|data_reg~3" File: E:/FPGAs/I2C_controller/Quartus/i2c_slave.v Line: 74
    Critical Warning (308012): Node  "i2c_slave:slave0|data_reg~1" File: E:/FPGAs/I2C_controller/Quartus/i2c_slave.v Line: 74
    Critical Warning (308012): Node  "i2c_slave:slave0|data_reg~2" File: E:/FPGAs/I2C_controller/Quartus/i2c_slave.v Line: 74
    Critical Warning (308012): Node  "i2c_slave:slave0|data_reg~0" File: E:/FPGAs/I2C_controller/Quartus/i2c_slave.v Line: 74
    Critical Warning (308012): Node  "i2c_slave:slave0|i2c_state[5]" File: E:/FPGAs/I2C_controller/Quartus/i2c_slave.v Line: 80
    Critical Warning (308012): Node  "i2c_slave:slave0|start_received~0" File: E:/FPGAs/I2C_controller/Quartus/i2c_slave.v Line: 69
    Critical Warning (308012): Node  "i2c_slave:slave0|addr_reg[0]" File: E:/FPGAs/I2C_controller/Quartus/i2c_slave.v Line: 102
    Critical Warning (308012): Node  "i2c_slave:slave0|addr_reg[1]" File: E:/FPGAs/I2C_controller/Quartus/i2c_slave.v Line: 102
    Critical Warning (308012): Node  "i2c_slave:slave0|addr_reg[2]" File: E:/FPGAs/I2C_controller/Quartus/i2c_slave.v Line: 102
Warning (308017): (Medium) Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power. (Value defined:30). Found 3 node(s) related to this rule.
    Warning (308010): Node  "i2c_slave:slave0|stop_sign" File: E:/FPGAs/I2C_controller/Quartus/i2c_slave.v Line: 65
    Warning (308010): Node  "i2c_slave:slave0|start_sign" File: E:/FPGAs/I2C_controller/Quartus/i2c_slave.v Line: 65
    Warning (308010): Node  "i2c_slave:slave0|acquire_data_address~0" File: E:/FPGAs/I2C_controller/Quartus/i2c_slave.v Line: 30
Warning (308040): (Medium) Rule C104: Clock signal source should drive only clock input ports. Found 5 nodes related to this rule.
    Warning (308010): Node  "i2c_slave:slave0|stop_sign" File: E:/FPGAs/I2C_controller/Quartus/i2c_slave.v Line: 65
    Warning (308010): Node  "slow_clk~0" File: E:/FPGAs/I2C_controller/Quartus/i2c.v Line: 5
    Warning (308010): Node  "SCL" File: E:/FPGAs/I2C_controller/Quartus/i2c.v Line: 2
    Warning (308010): Node  "i2c_slave:slave0|start_sign" File: E:/FPGAs/I2C_controller/Quartus/i2c_slave.v Line: 65
    Warning (308010): Node  "i2c_slave:slave0|acquire_data_address~0" File: E:/FPGAs/I2C_controller/Quartus/i2c_slave.v Line: 30
Warning (308022): (Medium) Rule C106: Clock signal source should not drive registers triggered by different clock edges. Found 1 node(s) related to this rule.
    Warning (308010): Node  "SCL" File: E:/FPGAs/I2C_controller/Quartus/i2c.v Line: 2
Warning (308023): (Medium) Rule R102: External reset signals should be synchronized using two cascaded registers. Found 1 node(s) related to this rule.
    Warning (308010): Node  "rstn" File: E:/FPGAs/I2C_controller/Quartus/i2c.v Line: 4
Warning (308071): (Medium) Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain. (Value defined:2). Found 1 asynchronous clock domain interface structure(s) related to this rule.
    Warning (308010): Node  "i2c_slave:slave0|i2c_state (Bus)" File: E:/FPGAs/I2C_controller/Quartus/i2c_slave.v Line: 80
Info (308046): (Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 23 node(s) with highest fan-out.
    Info (308011): Node  "i2c_slave:slave0|i2c_state[0]" File: E:/FPGAs/I2C_controller/Quartus/i2c_slave.v Line: 80
    Info (308011): Node  "slow_clk~0" File: E:/FPGAs/I2C_controller/Quartus/i2c.v Line: 5
    Info (308011): Node  "i2c_slave:slave0|i2c_state[1]" File: E:/FPGAs/I2C_controller/Quartus/i2c_slave.v Line: 80
    Info (308011): Node  "i2c_slave:slave0|i2c_state[2]" File: E:/FPGAs/I2C_controller/Quartus/i2c_slave.v Line: 80
    Info (308011): Node  "i2c_slave:slave0|i2c_state[3]" File: E:/FPGAs/I2C_controller/Quartus/i2c_slave.v Line: 80
    Info (308011): Node  "i2c_slave:slave0|i2c_state[4]" File: E:/FPGAs/I2C_controller/Quartus/i2c_slave.v Line: 80
    Info (308011): Node  "i2c_slave:slave0|i2c_state[5]" File: E:/FPGAs/I2C_controller/Quartus/i2c_slave.v Line: 80
    Info (308011): Node  "i2c_slave:slave0|addr_reg[0]" File: E:/FPGAs/I2C_controller/Quartus/i2c_slave.v Line: 102
    Info (308011): Node  "i2c_slave:slave0|addr_reg[1]" File: E:/FPGAs/I2C_controller/Quartus/i2c_slave.v Line: 102
    Info (308011): Node  "altera_internal_jtag~TCKUTAP"
    Info (308011): Node  "sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]" File: e:/quartus/quartus/libraries/megafunctions/sld_hub.vhd Line: 1584
    Info (308011): Node  "sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]" File: e:/quartus/quartus/libraries/megafunctions/sld_hub.vhd Line: 1584
    Info (308011): Node  "sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg" File: e:/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 247
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|~GND"
    Info (308011): Node  "sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]" File: e:/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 835
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all" File: e:/quartus/quartus/libraries/megafunctions/sld_signaltap_impl.vhd Line: 882
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_1~0"
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena" File: e:/quartus/quartus/libraries/megafunctions/sld_signaltap_impl.vhd Line: 1001
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal2~8" File: e:/quartus/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 1805
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed" File: e:/quartus/quartus/libraries/megafunctions/sld_signaltap_impl.vhd Line: 1322
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~2"
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1"
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0"
Info (308044): (Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out.
    Info (308011): Node  "altera_internal_jtag~TCKUTAP"
    Info (308011): Node  "slow_clk~0" File: E:/FPGAs/I2C_controller/Quartus/i2c.v Line: 5
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all" File: e:/quartus/quartus/libraries/megafunctions/sld_signaltap_impl.vhd Line: 882
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena" File: e:/quartus/quartus/libraries/megafunctions/sld_signaltap_impl.vhd Line: 1001
    Info (308011): Node  "i2c_slave:slave0|addr_reg[1]" File: E:/FPGAs/I2C_controller/Quartus/i2c_slave.v Line: 102
    Info (308011): Node  "i2c_slave:slave0|addr_reg[0]" File: E:/FPGAs/I2C_controller/Quartus/i2c_slave.v Line: 102
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0"
    Info (308011): Node  "i2c_slave:slave0|i2c_state[1]" File: E:/FPGAs/I2C_controller/Quartus/i2c_slave.v Line: 80
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|~GND"
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed" File: e:/quartus/quartus/libraries/megafunctions/sld_signaltap_impl.vhd Line: 1322
    Info (308011): Node  "sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg" File: e:/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 247
    Info (308011): Node  "i2c_slave:slave0|i2c_state[3]" File: E:/FPGAs/I2C_controller/Quartus/i2c_slave.v Line: 80
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_1~0"
    Info (308011): Node  "sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]" File: e:/quartus/quartus/libraries/megafunctions/sld_hub.vhd Line: 1584
    Info (308011): Node  "i2c_slave:slave0|i2c_state[0]" File: E:/FPGAs/I2C_controller/Quartus/i2c_slave.v Line: 80
    Info (308011): Node  "sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]" File: e:/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 835
    Info (308011): Node  "sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]" File: e:/quartus/quartus/libraries/megafunctions/sld_hub.vhd Line: 1584
    Info (308011): Node  "i2c_slave:slave0|i2c_state[2]" File: E:/FPGAs/I2C_controller/Quartus/i2c_slave.v Line: 80
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~2"
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1"
    Info (308011): Node  "i2c_slave:slave0|i2c_state[5]" File: E:/FPGAs/I2C_controller/Quartus/i2c_slave.v Line: 80
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal2~8" File: e:/quartus/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 1805
    Info (308011): Node  "i2c_slave:slave0|i2c_state[4]" File: E:/FPGAs/I2C_controller/Quartus/i2c_slave.v Line: 80
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sdr~0" File: e:/quartus/quartus/libraries/megafunctions/sld_signaltap_impl.vhd Line: 889
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~4" File: e:/quartus/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 1903
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0" File: e:/quartus/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 624
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[0]~1" File: E:/FPGAs/I2C_controller/Quartus/db/decode_dvf.tdf Line: 30
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]~2" File: e:/quartus/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 145
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_1~1"
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|cdr~0" File: e:/quartus/quartus/libraries/megafunctions/sld_signaltap_impl.vhd Line: 888
    Info (308002): Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Info (308006): Design Assistant information: finished post-synthesis analysis of current design -- generated 73 information messages and 41 warning messages
Info: Quartus Prime Design Assistant was successful. 0 errors, 59 warnings
    Info: Peak virtual memory: 4755 megabytes
    Info: Processing ended: Sat Dec  9 14:37:27 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


