# //  Questa Sim-64
# //  Version 10.6c win64 Jul 26 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim top_RISCV_tb 
# Start time: 14:50:10 on Apr 12,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt4
# Loading work.top_RISCV_tb(fast)
add wave -position insertpoint sim:/top_RISCV_tb/*
# (vish-4014) No objects found matching '/top_RISCV_tb/*'.
add wave -r /*
# (vish-4014) No objects found matching '/*'.
vsim work.top_RISCV_tb -novopt
# End time: 14:53:01 on Apr 12,2024, Elapsed time: 0:02:51
# Errors: 2, Warnings: 0
# vsim work.top_RISCV_tb -novopt 
# Start time: 14:53:02 on Apr 12,2024
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing F:/Military Period/RISCV_Single_Cycle_Implementation/RISCV_SC_Final_model/work.top_RISCV_tb
# Loading work.top_RISCV_tb
# Refreshing F:/Military Period/RISCV_Single_Cycle_Implementation/RISCV_SC_Final_model/work.top_RISCV
# Loading work.top_RISCV
# Refreshing F:/Military Period/RISCV_Single_Cycle_Implementation/RISCV_SC_Final_model/work.datapath
# Loading work.datapath
# Refreshing F:/Military Period/RISCV_Single_Cycle_Implementation/RISCV_SC_Final_model/work.flip_flop
# Loading work.flip_flop
# Refreshing F:/Military Period/RISCV_Single_Cycle_Implementation/RISCV_SC_Final_model/work.mux3x1
# Loading work.mux3x1
# Refreshing F:/Military Period/RISCV_Single_Cycle_Implementation/RISCV_SC_Final_model/work.Reg_file
# Loading work.Reg_file
# Refreshing F:/Military Period/RISCV_Single_Cycle_Implementation/RISCV_SC_Final_model/work.Sign_ext
# Loading work.Sign_ext
# Refreshing F:/Military Period/RISCV_Single_Cycle_Implementation/RISCV_SC_Final_model/work.mux2x1
# Loading work.mux2x1
# Refreshing F:/Military Period/RISCV_Single_Cycle_Implementation/RISCV_SC_Final_model/work.adder
# Loading work.adder
# Refreshing F:/Military Period/RISCV_Single_Cycle_Implementation/RISCV_SC_Final_model/work.Alu
# Loading work.Alu
# Refreshing F:/Military Period/RISCV_Single_Cycle_Implementation/RISCV_SC_Final_model/work.control_unit
# Loading work.control_unit
# Refreshing F:/Military Period/RISCV_Single_Cycle_Implementation/RISCV_SC_Final_model/work.main_decoder
# Loading work.main_decoder
# Refreshing F:/Military Period/RISCV_Single_Cycle_Implementation/RISCV_SC_Final_model/work.Alu_decoder
# Loading work.Alu_decoder
# Refreshing F:/Military Period/RISCV_Single_Cycle_Implementation/RISCV_SC_Final_model/work.instr_rom
# Loading work.instr_rom
# Refreshing F:/Military Period/RISCV_Single_Cycle_Implementation/RISCV_SC_Final_model/work.data_ram
# Loading work.data_ram
# Can't move the Now cursor.
add wave -position insertpoint  \
sim:/top_RISCV_tb/addr \
sim:/top_RISCV_tb/clk \
sim:/top_RISCV_tb/instr \
sim:/top_RISCV_tb/m \
sim:/top_RISCV_tb/memwr \
sim:/top_RISCV_tb/n \
sim:/top_RISCV_tb/PC \
sim:/top_RISCV_tb/read_data \
sim:/top_RISCV_tb/rst \
sim:/top_RISCV_tb/write_data
run
# time = 12000000 , write_data =    2 ,  addr =       96 ,testcase1 passed (first sw)
# time = 17000000 , write_data =    4 ,  addr =       92 ,testcase2 passed (second sw)
# ** Note: $stop    : top_RISCV_tb.v(64)
#    Time: 17 ns  Iteration: 1  Instance: /top_RISCV_tb
# Break in Module top_RISCV_tb at top_RISCV_tb.v line 64
run
run
run
run
run
run
run -all
# Can't move the Now cursor.
# Can't move the Now cursor.
# Can't move the Now cursor.
# Can't move the Now cursor.
