LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
ENTITY PWM IS
	GENERIC (n : INTEGER := 255);
	PORT(clock:IN STD_LOGIC;
		reset:IN STD_LOGIC;
		div:IN INTEGER  RANGE 0 TO n;
		output:OUT STD_LOGIC);
END PWM;

ARCHITECTURE PWMA OF PWM IS
	SIGNAL count:INTEGER RANGE 0 TO n;
	--SIGNAL outtmp:STD_LOGIC;
BEGIN
	PROCESS(clock,reset)
	BEGIN
		IF(reset='1')THEN
			count<=0;
			output<='0';
		ELSIF(clock'event AND clock='1')THEN
			IF(count<=div)THEN
				output<='1';
			ELSE
				output<='0';
			END IF;
			count<=count+1;
		END IF;
	END PROCESS;
	--output<=outtmp;
END PWMA;