// Seed: 973146974
module module_0 (
    module_0,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  inout wire id_17;
  output wire id_16;
  inout wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  inout uwire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_11 = id_13 ? 1 : id_10;
  assign id_15 = (id_10);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_6,
      id_1,
      id_1,
      id_5,
      id_6,
      id_6,
      id_1,
      id_1,
      id_1,
      id_8,
      id_6,
      id_1,
      id_1,
      id_3,
      id_1
  );
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout logic [7:0] id_2;
  inout wire id_1;
  assign id_2[-1] = id_6;
  id_9 :
  assert property (@(posedge -1) 1'b0)
  else $clog2(32);
  ;
  logic id_10;
  ;
  wire [-1 : -1] id_11;
endmodule
