0.7
2020.2
Oct 13 2023
20:47:58
D:/University/CS/major-courses/dld/labs/reports/lab7/Mux4to1b4_sch/Mux4to1b4_sch.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
D:/University/CS/major-courses/dld/labs/reports/lab7/Mux4to1b4_sch/Mux4to1b4_sch.srcs/sim_1/new/mux4to14b_sim.v,1713273778,verilog,,,,mux4to14b_sim,,,,,,,,
D:/University/CS/major-courses/dld/labs/reports/lab7/lab7/Mux4to1b4/verilog/circuit/Mux4to1.v,1713189586,verilog,,D:/University/CS/major-courses/dld/labs/reports/lab7/lab7/Mux4to1b4/verilog/circuit/Mux4to1b4.v,,Mux4to1,,,,,,,,
D:/University/CS/major-courses/dld/labs/reports/lab7/lab7/Mux4to1b4/verilog/circuit/Mux4to1b4.v,1713189586,verilog,,D:/University/CS/major-courses/dld/labs/reports/lab7/lab7/Mux4to1b4/verilog/gates/OR_GATE_4_INPUTS.v,,Mux4to1b4,,,,,,,,
D:/University/CS/major-courses/dld/labs/reports/lab7/lab7/Mux4to1b4/verilog/gates/AND_GATE.v,1713189586,verilog,,D:/University/CS/major-courses/dld/labs/reports/lab7/lab7/Mux4to1b4/verilog/circuit/Mux4to1.v,,AND_GATE,,,,,,,,
D:/University/CS/major-courses/dld/labs/reports/lab7/lab7/Mux4to1b4/verilog/gates/OR_GATE_4_INPUTS.v,1713189586,verilog,,D:/University/CS/major-courses/dld/labs/reports/lab7/Mux4to1b4_sch/Mux4to1b4_sch.srcs/sim_1/new/mux4to14b_sim.v,,OR_GATE_4_INPUTS,,,,,,,,
