#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sun Mar 27 22:27:48 2022
# Process ID: 20948
# Current directory: C:/Users/user/Desktop/All_File/Lecture/Freashman/Second_Semester/Logic_Design_Experiment/Experiment/lab05/lab05_1/lab05_1.runs/synth_1
# Command line: vivado.exe -log Forty_sec_down_counter.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Forty_sec_down_counter.tcl
# Log file: C:/Users/user/Desktop/All_File/Lecture/Freashman/Second_Semester/Logic_Design_Experiment/Experiment/lab05/lab05_1/lab05_1.runs/synth_1/Forty_sec_down_counter.vds
# Journal file: C:/Users/user/Desktop/All_File/Lecture/Freashman/Second_Semester/Logic_Design_Experiment/Experiment/lab05/lab05_1/lab05_1.runs/synth_1\vivado.jou
# Running On: Andy-laptop, OS: Windows, CPU Frequency: 3194 MHz, CPU Physical cores: 16, Host memory: 16487 MB
#-----------------------------------------------------------
source Forty_sec_down_counter.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/user/Desktop/All_File/Lecture/Freashman/Second_Semester/Logic_Design_Experiment/Experiment/lab04/lab05_1/lab05_1.srcs/utils_1/imports/synth_1/Forty_sec_down_counter.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/user/Desktop/All_File/Lecture/Freashman/Second_Semester/Logic_Design_Experiment/Experiment/lab04/lab05_1/lab05_1.srcs/utils_1/imports/synth_1/Forty_sec_down_counter.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Forty_sec_down_counter -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13828
WARNING: [Synth 8-2611] redeclaration of ansi port q0 is not allowed [C:/Users/user/Desktop/All_File/Lecture/Freashman/Second_Semester/Logic_Design_Experiment/Experiment/lab05/lab05_1/lab05_1.srcs/sources_1/new/BCD_down_counter_for_digit.v:32]
WARNING: [Synth 8-2611] redeclaration of ansi port q1 is not allowed [C:/Users/user/Desktop/All_File/Lecture/Freashman/Second_Semester/Logic_Design_Experiment/Experiment/lab05/lab05_1/lab05_1.srcs/sources_1/new/BCD_down_counter_for_tens.v:33]
WARNING: [Synth 8-2611] redeclaration of ansi port cnt_en is not allowed [C:/Users/user/Desktop/All_File/Lecture/Freashman/Second_Semester/Logic_Design_Experiment/Experiment/lab05/lab05_1/lab05_1.srcs/sources_1/new/FSM_for_counter_enable.v:35]
WARNING: [Synth 8-2611] redeclaration of ansi port clk_counter is not allowed [C:/Users/user/Desktop/All_File/Lecture/Freashman/Second_Semester/Logic_Design_Experiment/Experiment/lab05/lab05_1/lab05_1.srcs/sources_1/new/Switch_clk.v:33]
WARNING: [Synth 8-2611] redeclaration of ansi port clk_debounce is not allowed [C:/Users/user/Desktop/All_File/Lecture/Freashman/Second_Semester/Logic_Design_Experiment/Experiment/lab05/lab05_1/lab05_1.srcs/sources_1/new/Switch_clk.v:33]
WARNING: [Synth 8-2611] redeclaration of ansi port clk_1Hz is not allowed [C:/Users/user/Desktop/All_File/Lecture/Freashman/Second_Semester/Logic_Design_Experiment/Experiment/lab05/lab05_1/lab05_1.srcs/sources_1/new/clock_generator.v:39]
WARNING: [Synth 8-2611] redeclaration of ansi port clk_scan is not allowed [C:/Users/user/Desktop/All_File/Lecture/Freashman/Second_Semester/Logic_Design_Experiment/Experiment/lab05/lab05_1/lab05_1.srcs/sources_1/new/clock_generator.v:40]
WARNING: [Synth 8-2611] redeclaration of ansi port clk_100Hz is not allowed [C:/Users/user/Desktop/All_File/Lecture/Freashman/Second_Semester/Logic_Design_Experiment/Experiment/lab05/lab05_1/lab05_1.srcs/sources_1/new/clock_generator.v:46]
WARNING: [Synth 8-2611] redeclaration of ansi port clk_10KHz is not allowed [C:/Users/user/Desktop/All_File/Lecture/Freashman/Second_Semester/Logic_Design_Experiment/Experiment/lab05/lab05_1/lab05_1.srcs/sources_1/new/clock_generator.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port pb_debounced is not allowed [C:/Users/user/Desktop/All_File/Lecture/Freashman/Second_Semester/Logic_Design_Experiment/Experiment/lab05/lab05_1/lab05_1.srcs/sources_1/new/debounce_circuit.v:9]
WARNING: [Synth 8-2611] redeclaration of ansi port out_pulse is not allowed [C:/Users/user/Desktop/All_File/Lecture/Freashman/Second_Semester/Logic_Design_Experiment/Experiment/lab05/lab05_1/lab05_1.srcs/sources_1/new/one_pulse.v:30]
WARNING: [Synth 8-2611] redeclaration of ansi port code is not allowed [C:/Users/user/Desktop/All_File/Lecture/Freashman/Second_Semester/Logic_Design_Experiment/Experiment/lab05/lab05_1/lab05_1.srcs/sources_1/new/two_digits_ssd_ctl.v:31]
WARNING: [Synth 8-2611] redeclaration of ansi port ssd_ctl is not allowed [C:/Users/user/Desktop/All_File/Lecture/Freashman/Second_Semester/Logic_Design_Experiment/Experiment/lab05/lab05_1/lab05_1.srcs/sources_1/new/two_digits_ssd_ctl.v:31]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1247.680 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Forty_sec_down_counter' [C:/Users/user/Desktop/All_File/Lecture/Freashman/Second_Semester/Logic_Design_Experiment/Experiment/lab05/lab05_1/lab05_1.srcs/sources_1/new/Forty_sec_down_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_generator' [C:/Users/user/Desktop/All_File/Lecture/Freashman/Second_Semester/Logic_Design_Experiment/Experiment/lab05/lab05_1/lab05_1.srcs/sources_1/new/clock_generator.v:29]
INFO: [Synth 8-6155] done synthesizing module 'clock_generator' (1#1) [C:/Users/user/Desktop/All_File/Lecture/Freashman/Second_Semester/Logic_Design_Experiment/Experiment/lab05/lab05_1/lab05_1.srcs/sources_1/new/clock_generator.v:29]
INFO: [Synth 8-6157] synthesizing module 'Switch_clk' [C:/Users/user/Desktop/All_File/Lecture/Freashman/Second_Semester/Logic_Design_Experiment/Experiment/lab05/lab05_1/lab05_1.srcs/sources_1/new/Switch_clk.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Switch_clk' (2#1) [C:/Users/user/Desktop/All_File/Lecture/Freashman/Second_Semester/Logic_Design_Experiment/Experiment/lab05/lab05_1/lab05_1.srcs/sources_1/new/Switch_clk.v:24]
INFO: [Synth 8-6157] synthesizing module 'debounce_circuit' [C:/Users/user/Desktop/All_File/Lecture/Freashman/Second_Semester/Logic_Design_Experiment/Experiment/lab05/lab05_1/lab05_1.srcs/sources_1/new/debounce_circuit.v:2]
INFO: [Synth 8-6155] done synthesizing module 'debounce_circuit' (3#1) [C:/Users/user/Desktop/All_File/Lecture/Freashman/Second_Semester/Logic_Design_Experiment/Experiment/lab05/lab05_1/lab05_1.srcs/sources_1/new/debounce_circuit.v:2]
INFO: [Synth 8-6157] synthesizing module 'one_pulse' [C:/Users/user/Desktop/All_File/Lecture/Freashman/Second_Semester/Logic_Design_Experiment/Experiment/lab05/lab05_1/lab05_1.srcs/sources_1/new/one_pulse.v:23]
INFO: [Synth 8-6155] done synthesizing module 'one_pulse' (4#1) [C:/Users/user/Desktop/All_File/Lecture/Freashman/Second_Semester/Logic_Design_Experiment/Experiment/lab05/lab05_1/lab05_1.srcs/sources_1/new/one_pulse.v:23]
INFO: [Synth 8-6157] synthesizing module 'FSM_for_counter_enable' [C:/Users/user/Desktop/All_File/Lecture/Freashman/Second_Semester/Logic_Design_Experiment/Experiment/lab05/lab05_1/lab05_1.srcs/sources_1/new/FSM_for_counter_enable.v:27]
INFO: [Synth 8-226] default block is never used [C:/Users/user/Desktop/All_File/Lecture/Freashman/Second_Semester/Logic_Design_Experiment/Experiment/lab05/lab05_1/lab05_1.srcs/sources_1/new/FSM_for_counter_enable.v:38]
INFO: [Synth 8-6155] done synthesizing module 'FSM_for_counter_enable' (5#1) [C:/Users/user/Desktop/All_File/Lecture/Freashman/Second_Semester/Logic_Design_Experiment/Experiment/lab05/lab05_1/lab05_1.srcs/sources_1/new/FSM_for_counter_enable.v:27]
INFO: [Synth 8-6157] synthesizing module 'BCD_down_counter_for_digit' [C:/Users/user/Desktop/All_File/Lecture/Freashman/Second_Semester/Logic_Design_Experiment/Experiment/lab05/lab05_1/lab05_1.srcs/sources_1/new/BCD_down_counter_for_digit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BCD_down_counter_for_digit' (6#1) [C:/Users/user/Desktop/All_File/Lecture/Freashman/Second_Semester/Logic_Design_Experiment/Experiment/lab05/lab05_1/lab05_1.srcs/sources_1/new/BCD_down_counter_for_digit.v:23]
INFO: [Synth 8-6157] synthesizing module 'BCD_down_counter_for_tens' [C:/Users/user/Desktop/All_File/Lecture/Freashman/Second_Semester/Logic_Design_Experiment/Experiment/lab05/lab05_1/lab05_1.srcs/sources_1/new/BCD_down_counter_for_tens.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BCD_down_counter_for_tens' (7#1) [C:/Users/user/Desktop/All_File/Lecture/Freashman/Second_Semester/Logic_Design_Experiment/Experiment/lab05/lab05_1/lab05_1.srcs/sources_1/new/BCD_down_counter_for_tens.v:23]
INFO: [Synth 8-6157] synthesizing module 'two_digits_ssd_ctl' [C:/Users/user/Desktop/All_File/Lecture/Freashman/Second_Semester/Logic_Design_Experiment/Experiment/lab05/lab05_1/lab05_1.srcs/sources_1/new/two_digits_ssd_ctl.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/user/Desktop/All_File/Lecture/Freashman/Second_Semester/Logic_Design_Experiment/Experiment/lab05/lab05_1/lab05_1.srcs/sources_1/new/two_digits_ssd_ctl.v:34]
INFO: [Synth 8-6155] done synthesizing module 'two_digits_ssd_ctl' (8#1) [C:/Users/user/Desktop/All_File/Lecture/Freashman/Second_Semester/Logic_Design_Experiment/Experiment/lab05/lab05_1/lab05_1.srcs/sources_1/new/two_digits_ssd_ctl.v:23]
INFO: [Synth 8-6157] synthesizing module 'BCD_to_SSD_decoder' [C:/Users/user/Desktop/All_File/Lecture/Freashman/Second_Semester/Logic_Design_Experiment/Experiment/lab05/lab05_1/lab05_1.srcs/sources_1/new/BCD_to_SSD_decoder.v:33]
INFO: [Synth 8-6155] done synthesizing module 'BCD_to_SSD_decoder' (9#1) [C:/Users/user/Desktop/All_File/Lecture/Freashman/Second_Semester/Logic_Design_Experiment/Experiment/lab05/lab05_1/lab05_1.srcs/sources_1/new/BCD_to_SSD_decoder.v:33]
INFO: [Synth 8-6155] done synthesizing module 'Forty_sec_down_counter' (10#1) [C:/Users/user/Desktop/All_File/Lecture/Freashman/Second_Semester/Logic_Design_Experiment/Experiment/lab05/lab05_1/lab05_1.srcs/sources_1/new/Forty_sec_down_counter.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1247.680 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1247.680 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1247.680 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1247.680 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/user/Desktop/All_File/Lecture/Freashman/Second_Semester/Logic_Design_Experiment/Experiment/lab05/lab05_1/lab05_1.srcs/constrs_1/new/Forty_sec_down_counter.xdc]
Finished Parsing XDC File [C:/Users/user/Desktop/All_File/Lecture/Freashman/Second_Semester/Logic_Design_Experiment/Experiment/lab05/lab05_1/lab05_1.srcs/constrs_1/new/Forty_sec_down_counter.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/user/Desktop/All_File/Lecture/Freashman/Second_Semester/Logic_Design_Experiment/Experiment/lab05/lab05_1/lab05_1.srcs/constrs_1/new/Forty_sec_down_counter.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Forty_sec_down_counter_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Forty_sec_down_counter_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1247.680 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1247.680 ; gain = 0.000
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1247.680 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1247.680 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1247.680 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1247.680 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   26 Bit       Adders := 1     
	   2 Input   19 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
+---Registers : 
	               19 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input   26 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design Forty_sec_down_counter has port ssd_ctl[1] driven by constant 1
WARNING: [Synth 8-3917] design Forty_sec_down_counter has port ssd_ctl[0] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1247.680 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1247.680 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1247.680 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1247.680 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1247.680 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1247.680 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1247.680 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1247.680 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1247.680 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1247.680 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    15|
|3     |LUT1   |     5|
|4     |LUT2   |    30|
|5     |LUT3   |     8|
|6     |LUT4   |    15|
|7     |LUT5   |     6|
|8     |LUT6   |    42|
|9     |FDCE   |    83|
|10    |FDPE   |     1|
|11    |IBUF   |     5|
|12    |OBUF   |    28|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1247.680 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1247.680 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1247.680 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1247.680 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1247.680 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 771cc276
INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1247.680 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/user/Desktop/All_File/Lecture/Freashman/Second_Semester/Logic_Design_Experiment/Experiment/lab05/lab05_1/lab05_1.runs/synth_1/Forty_sec_down_counter.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Forty_sec_down_counter_utilization_synth.rpt -pb Forty_sec_down_counter_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar 27 22:28:19 2022...
