Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Sat Nov  9 16:54:21 2024
| Host              : atlas3 running 64-bit Ubuntu 22.04.4 LTS
| Command           : report_clock_utilization -file fpga_clock_utilization_routed.rpt
| Design            : fpga
| Device            : xcu200-fsgd2104
| Speed File        : -2  PRODUCTION 1.28 03-30-2022
| Temperature Grade : E
| Design State      : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Local Clock Details
5. Clock Regions : Clock Primitives
6. Clock Regions : Load Primitives
7. Clock Regions : Global Clock Summary
8. Clock Regions : Routing Resource Utilization
9. Device Cell Placement Summary for Global Clock g0
10. Device Cell Placement Summary for Global Clock g1
11. Device Cell Placement Summary for Global Clock g2
12. Device Cell Placement Summary for Global Clock g3
13. Device Cell Placement Summary for Global Clock g4
14. Device Cell Placement Summary for Global Clock g5
15. Device Cell Placement Summary for Global Clock g6
16. Device Cell Placement Summary for Global Clock g7
17. Device Cell Placement Summary for Global Clock g8
18. Device Cell Placement Summary for Global Clock g9
19. Device Cell Placement Summary for Global Clock g10
20. Device Cell Placement Summary for Global Clock g11
21. Device Cell Placement Summary for Global Clock g12
22. Device Cell Placement Summary for Global Clock g13
23. Device Cell Placement Summary for Global Clock g14
24. Device Cell Placement Summary for Global Clock g15
25. Device Cell Placement Summary for Global Clock g16
26. Device Cell Placement Summary for Global Clock g17
27. Device Cell Placement Summary for Global Clock g18
28. Device Cell Placement Summary for Global Clock g19
29. Device Cell Placement Summary for Global Clock g20
30. Device Cell Placement Summary for Global Clock g21
31. Device Cell Placement Summary for Global Clock g22
32. Device Cell Placement Summary for Global Clock g23
33. Device Cell Placement Summary for Global Clock g24
34. Device Cell Placement Summary for Global Clock g25
35. Device Cell Placement Summary for Global Clock g26
36. Clock Region Cell Placement per Global Clock: Region X3Y6
37. Clock Region Cell Placement per Global Clock: Region X2Y9
38. Clock Region Cell Placement per Global Clock: Region X3Y9
39. Clock Region Cell Placement per Global Clock: Region X3Y10
40. Clock Region Cell Placement per Global Clock: Region X4Y10
41. Clock Region Cell Placement per Global Clock: Region X5Y10
42. Clock Region Cell Placement per Global Clock: Region X3Y11
43. Clock Region Cell Placement per Global Clock: Region X4Y11
44. Clock Region Cell Placement per Global Clock: Region X5Y11
45. Clock Region Cell Placement per Global Clock: Region X3Y12
46. Clock Region Cell Placement per Global Clock: Region X4Y12
47. Clock Region Cell Placement per Global Clock: Region X5Y12
48. Clock Region Cell Placement per Global Clock: Region X3Y13
49. Clock Region Cell Placement per Global Clock: Region X4Y13
50. Clock Region Cell Placement per Global Clock: Region X5Y13
51. Clock Region Cell Placement per Global Clock: Region X4Y14
52. Clock Region Cell Placement per Global Clock: Region X5Y14

1. Clock Primitive Utilization
------------------------------

+------------+------+-----------+-----+--------------+--------+
| Type       | Used | Available | LOC | Clock Region | Pblock |
+------------+------+-----------+-----+--------------+--------+
| BUFGCE     |   10 |       720 |   0 |            0 |      0 |
| BUFGCE_DIV |    0 |       120 |   0 |            0 |      0 |
| BUFGCTRL   |    0 |       240 |   0 |            0 |      0 |
| BUFG_GT    |   17 |       720 |   0 |            0 |      0 |
| MMCM       |    1 |        30 |   0 |            0 |      0 |
| PLL        |    0 |        60 |   0 |            0 |      0 |
+------------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+----------------+--------------+-------+-------------------+------------------+-------------------+-------------+-----------------+--------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site           | Clock Region | Root  | Clock Delay Group | Clock Low Fanout | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock                            | Driver Pin                                                                                                                                                                                                                                                    | Net                                                                                                                                                                                                                                           |
+-----------+-----------+-----------------+------------+----------------+--------------+-------+-------------------+------------------+-------------------+-------------+-----------------+--------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | src0      | BUFG_GT/O       | None       | BUFG_GT_X1Y308 | X5Y12        | X4Y13 |                   |                  |                 5 |        4443 |               0 |        6.400 | gtwiz_userclk_tx_srcclk_out[0]   | qsfp0_phy_1_inst/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O       | qsfp0_phy_1_inst/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]       |
| g1        | src1      | BUFGCE/O        | None       | BUFGCE_X0Y225  | X2Y9         | X3Y11 |                   |                  |                 6 |        1496 |               0 |        8.000 | clk_125mhz_mmcm_out              | clk_125mhz_bufg_inst/O                                                                                                                                                                                                                                        | clk_125mhz_int                                                                                                                                                                                                                                |
| g2        | src2      | BUFG_GT/O       | None       | BUFG_GT_X1Y302 | X5Y12        | X4Y12 |                   |                  |                 4 |         920 |               0 |        6.400 | gtwiz_userclk_rx_srcclk_out[0]   | qsfp0_phy_1_inst/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O       | qsfp0_phy_1_inst/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]       |
| g3        | src3      | BUFG_GT/O       | None       | BUFG_GT_X1Y303 | X5Y12        | X5Y12 |                   |                  |                 2 |         469 |               0 |        6.400 | gtwiz_userclk_rx_srcclk_out[0]_1 | qsfp0_phy_2_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O | qsfp0_phy_2_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
| g4        | src4      | BUFG_GT/O       | None       | BUFG_GT_X1Y300 | X5Y12        | X5Y12 |                   |                  |                 2 |         469 |               0 |        6.400 | gtwiz_userclk_rx_srcclk_out[0]_2 | qsfp0_phy_3_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O | qsfp0_phy_3_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
| g5        | src5      | BUFG_GT/O       | None       | BUFG_GT_X1Y298 | X5Y12        | X5Y12 |                   |                  |                 2 |         469 |               0 |        6.400 | gtwiz_userclk_rx_srcclk_out[0]_3 | qsfp0_phy_4_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O | qsfp0_phy_4_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
| g6        | src6      | BUFG_GT/O       | None       | BUFG_GT_X1Y281 | X5Y11        | X5Y10 |                   |                  |                 2 |         469 |               0 |        6.400 | gtwiz_userclk_rx_srcclk_out[0]_4 | qsfp1_phy_1_inst/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O       | qsfp1_phy_1_inst/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]       |
| g7        | src7      | BUFG_GT/O       | None       | BUFG_GT_X1Y287 | X5Y11        | X5Y11 |                   |                  |                 2 |         469 |               0 |        6.400 | gtwiz_userclk_rx_srcclk_out[0]_5 | qsfp1_phy_2_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O | qsfp1_phy_2_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
| g8        | src8      | BUFG_GT/O       | None       | BUFG_GT_X1Y264 | X5Y11        | X5Y11 |                   |                  |                 1 |         469 |               0 |        6.400 | gtwiz_userclk_rx_srcclk_out[0]_6 | qsfp1_phy_3_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O | qsfp1_phy_3_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
| g9        | src9      | BUFG_GT/O       | None       | BUFG_GT_X1Y282 | X5Y11        | X4Y11 |                   |                  |                 4 |         469 |               0 |        6.400 | gtwiz_userclk_rx_srcclk_out[0]_7 | qsfp1_phy_4_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O | qsfp1_phy_4_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
| g10       | src10     | BUFG_GT/O       | None       | BUFG_GT_X1Y304 | X5Y12        | X5Y12 |                   |                  |                 1 |         163 |               0 |        6.400 | gtwiz_userclk_tx_srcclk_out[0]_1 | qsfp0_phy_2_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O | qsfp0_phy_2_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
| g11       | src11     | BUFG_GT/O       | None       | BUFG_GT_X1Y310 | X5Y12        | X5Y12 |                   |                  |                 2 |         163 |               0 |        6.400 | gtwiz_userclk_tx_srcclk_out[0]_2 | qsfp0_phy_3_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O | qsfp0_phy_3_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
| g12       | src12     | BUFG_GT/O       | None       | BUFG_GT_X1Y307 | X5Y12        | X5Y12 |                   |                  |                 2 |         163 |               0 |        6.400 | gtwiz_userclk_tx_srcclk_out[0]_3 | qsfp0_phy_4_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O | qsfp0_phy_4_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
| g13       | src13     | BUFG_GT/O       | None       | BUFG_GT_X1Y270 | X5Y11        | X5Y10 |                   |                  |                 2 |         163 |               0 |        6.400 | gtwiz_userclk_tx_srcclk_out[0]_4 | qsfp1_phy_1_inst/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O       | qsfp1_phy_1_inst/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]       |
| g14       | src14     | BUFG_GT/O       | None       | BUFG_GT_X1Y279 | X5Y11        | X5Y11 |                   |                  |                 1 |         163 |               0 |        6.400 | gtwiz_userclk_tx_srcclk_out[0]_5 | qsfp1_phy_2_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O | qsfp1_phy_2_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
| g15       | src15     | BUFG_GT/O       | None       | BUFG_GT_X1Y275 | X5Y11        | X5Y11 |                   |                  |                 1 |         163 |               0 |        6.400 | gtwiz_userclk_tx_srcclk_out[0]_6 | qsfp1_phy_3_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O | qsfp1_phy_3_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
| g16       | src16     | BUFG_GT/O       | None       | BUFG_GT_X1Y285 | X5Y11        | X5Y11 |                   |                  |                 2 |         163 |               0 |        6.400 | gtwiz_userclk_tx_srcclk_out[0]_7 | qsfp1_phy_4_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O | qsfp1_phy_4_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
| g17       | src17     | BUFGCE/O        | None       | BUFGCE_X1Y288  | X4Y12        | X5Y12 |                   |                  |                 1 |          35 |               0 |              |                                  | n_0_1052_BUFG_inst/O                                                                                                                                                                                                                                          | n_0_1052_BUFG                                                                                                                                                                                                                                 |
| g18       | src18     | BUFGCE/O        | None       | BUFGCE_X1Y296  | X4Y12        | X5Y12 |                   |                  |                 1 |          35 |               0 |              |                                  | n_1_2400_BUFG_inst/O                                                                                                                                                                                                                                          | n_1_2400_BUFG                                                                                                                                                                                                                                 |
| g19       | src19     | BUFGCE/O        | None       | BUFGCE_X1Y291  | X4Y12        | X5Y12 |                   |                  |                 1 |          35 |               0 |              |                                  | n_2_3291_BUFG_inst/O                                                                                                                                                                                                                                          | n_2_3291_BUFG                                                                                                                                                                                                                                 |
| g20       | src20     | BUFGCE/O        | None       | BUFGCE_X1Y292  | X4Y12        | X5Y13 |                   |                  |                 1 |          35 |               0 |              |                                  | n_3_4182_BUFG_inst/O                                                                                                                                                                                                                                          | n_3_4182_BUFG                                                                                                                                                                                                                                 |
| g21       | src21     | BUFGCE/O        | None       | BUFGCE_X1Y301  | X4Y12        | X5Y10 |                   |                  |                 2 |          35 |               0 |              |                                  | n_4_5073_BUFG_inst/O                                                                                                                                                                                                                                          | n_4_5073_BUFG                                                                                                                                                                                                                                 |
| g22       | src22     | BUFGCE/O        | None       | BUFGCE_X1Y265  | X4Y11        | X5Y11 |                   |                  |                 1 |          35 |               0 |              |                                  | n_5_5964_BUFG_inst/O                                                                                                                                                                                                                                          | n_5_5964_BUFG                                                                                                                                                                                                                                 |
| g23       | src23     | BUFGCE/O        | None       | BUFGCE_X1Y266  | X4Y11        | X5Y11 |                   |                  |                 1 |          35 |               0 |              |                                  | n_6_6855_BUFG_inst/O                                                                                                                                                                                                                                          | n_6_6855_BUFG                                                                                                                                                                                                                                 |
| g24       | src24     | BUFGCE/O        | None       | BUFGCE_X1Y293  | X4Y12        | X5Y11 |                   |                  |                 2 |          35 |               0 |              |                                  | n_7_7746_BUFG_inst/O                                                                                                                                                                                                                                          | n_7_7746_BUFG                                                                                                                                                                                                                                 |
| g25       | src25     | BUFGCE/O        | None       | BUFGCE_X1Y168  | X4Y7         | X3Y6  |                   |                  |                 1 |          12 |               0 |              |                                  | cfgmclk_bufg_inst/O                                                                                                                                                                                                                                           | cfgmclk_int                                                                                                                                                                                                                                   |
| g26       | src26     | BUFG_GT/O       | None       | BUFG_GT_X1Y295 | X5Y12        | X2Y9  | n/a               |                  |                 1 |           0 |               1 |        6.206 | qsfp0_mgt_refclk_1               | bufg_gt_refclk_inst/O                                                                                                                                                                                                                                         | clk_161mhz_ref_int                                                                                                                                                                                                                            |
+-----------+-----------+-----------------+------------+----------------+--------------+-------+-------------------+------------------+-------------------+-------------+-----------------+--------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads


3. Global Clock Source Details
------------------------------

+-----------+-----------+------------------------+---------------------+---------------------+--------------+-------------+-----------------+---------------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Id | Global Id | Driver Type/Pin        | Constraint          | Site                | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock                     | Driver Pin                                                                                                                                                                                                                                                                                               | Net                                                                                                                                                                                                                                                        |
+-----------+-----------+------------------------+---------------------+---------------------+--------------+-------------+-----------------+---------------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| src0      | g0        | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y48 | GTYE4_CHANNEL_X1Y48 | X5Y12        |           2 |               0 |               6.400 | gtwiz_userclk_tx_srcclk_out[0]   | qsfp0_phy_1_inst/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK       | qsfp0_phy_1_inst/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtwiz_userclk_tx_srcclk_out[0]       |
| src1      | g1        | MMCME4_ADV/CLKOUT0     | None                | MMCM_X0Y9           | X2Y9         |           1 |               0 |               8.000 | clk_125mhz_mmcm_out              | clk_mmcm_inst/CLKOUT0                                                                                                                                                                                                                                                                                    | clk_125mhz_mmcm_out                                                                                                                                                                                                                                        |
| src2      | g2        | GTYE4_CHANNEL/RXOUTCLK | GTYE4_CHANNEL_X1Y48 | GTYE4_CHANNEL_X1Y48 | X5Y12        |           2 |               0 |               6.400 | gtwiz_userclk_rx_srcclk_out[0]   | qsfp0_phy_1_inst/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK       | qsfp0_phy_1_inst/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtwiz_userclk_rx_srcclk_out[0]       |
| src3      | g3        | GTYE4_CHANNEL/RXOUTCLK | GTYE4_CHANNEL_X1Y49 | GTYE4_CHANNEL_X1Y49 | X5Y12        |           2 |               0 |               6.400 | gtwiz_userclk_rx_srcclk_out[0]_1 | qsfp0_phy_2_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK | qsfp0_phy_2_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtwiz_userclk_rx_srcclk_out[0] |
| src4      | g4        | GTYE4_CHANNEL/RXOUTCLK | GTYE4_CHANNEL_X1Y50 | GTYE4_CHANNEL_X1Y50 | X5Y12        |           2 |               0 |               6.400 | gtwiz_userclk_rx_srcclk_out[0]_2 | qsfp0_phy_3_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK | qsfp0_phy_3_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtwiz_userclk_rx_srcclk_out[0] |
| src5      | g5        | GTYE4_CHANNEL/RXOUTCLK | GTYE4_CHANNEL_X1Y51 | GTYE4_CHANNEL_X1Y51 | X5Y12        |           2 |               0 |               6.400 | gtwiz_userclk_rx_srcclk_out[0]_3 | qsfp0_phy_4_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK | qsfp0_phy_4_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtwiz_userclk_rx_srcclk_out[0] |
| src6      | g6        | GTYE4_CHANNEL/RXOUTCLK | GTYE4_CHANNEL_X1Y44 | GTYE4_CHANNEL_X1Y44 | X5Y11        |           2 |               0 |               6.400 | gtwiz_userclk_rx_srcclk_out[0]_4 | qsfp1_phy_1_inst/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK       | qsfp1_phy_1_inst/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtwiz_userclk_rx_srcclk_out[0]       |
| src7      | g7        | GTYE4_CHANNEL/RXOUTCLK | GTYE4_CHANNEL_X1Y45 | GTYE4_CHANNEL_X1Y45 | X5Y11        |           2 |               0 |               6.400 | gtwiz_userclk_rx_srcclk_out[0]_5 | qsfp1_phy_2_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK | qsfp1_phy_2_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtwiz_userclk_rx_srcclk_out[0] |
| src8      | g8        | GTYE4_CHANNEL/RXOUTCLK | GTYE4_CHANNEL_X1Y46 | GTYE4_CHANNEL_X1Y46 | X5Y11        |           2 |               0 |               6.400 | gtwiz_userclk_rx_srcclk_out[0]_6 | qsfp1_phy_3_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK | qsfp1_phy_3_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtwiz_userclk_rx_srcclk_out[0] |
| src9      | g9        | GTYE4_CHANNEL/RXOUTCLK | GTYE4_CHANNEL_X1Y47 | GTYE4_CHANNEL_X1Y47 | X5Y11        |           2 |               0 |               6.400 | gtwiz_userclk_rx_srcclk_out[0]_7 | qsfp1_phy_4_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK | qsfp1_phy_4_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtwiz_userclk_rx_srcclk_out[0] |
| src10     | g10       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y49 | GTYE4_CHANNEL_X1Y49 | X5Y12        |           2 |               0 |               6.400 | gtwiz_userclk_tx_srcclk_out[0]_1 | qsfp0_phy_2_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | qsfp0_phy_2_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtwiz_userclk_tx_srcclk_out[0] |
| src11     | g11       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y50 | GTYE4_CHANNEL_X1Y50 | X5Y12        |           2 |               0 |               6.400 | gtwiz_userclk_tx_srcclk_out[0]_2 | qsfp0_phy_3_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | qsfp0_phy_3_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtwiz_userclk_tx_srcclk_out[0] |
| src12     | g12       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y51 | GTYE4_CHANNEL_X1Y51 | X5Y12        |           2 |               0 |               6.400 | gtwiz_userclk_tx_srcclk_out[0]_3 | qsfp0_phy_4_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | qsfp0_phy_4_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtwiz_userclk_tx_srcclk_out[0] |
| src13     | g13       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y44 | GTYE4_CHANNEL_X1Y44 | X5Y11        |           2 |               0 |               6.400 | gtwiz_userclk_tx_srcclk_out[0]_4 | qsfp1_phy_1_inst/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK       | qsfp1_phy_1_inst/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtwiz_userclk_tx_srcclk_out[0]       |
| src14     | g14       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y45 | GTYE4_CHANNEL_X1Y45 | X5Y11        |           2 |               0 |               6.400 | gtwiz_userclk_tx_srcclk_out[0]_5 | qsfp1_phy_2_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | qsfp1_phy_2_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtwiz_userclk_tx_srcclk_out[0] |
| src15     | g15       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y46 | GTYE4_CHANNEL_X1Y46 | X5Y11        |           2 |               0 |               6.400 | gtwiz_userclk_tx_srcclk_out[0]_6 | qsfp1_phy_3_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | qsfp1_phy_3_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtwiz_userclk_tx_srcclk_out[0] |
| src16     | g16       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y47 | GTYE4_CHANNEL_X1Y47 | X5Y11        |           2 |               0 |               6.400 | gtwiz_userclk_tx_srcclk_out[0]_7 | qsfp1_phy_4_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | qsfp1_phy_4_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtwiz_userclk_tx_srcclk_out[0] |
| src17     | g17       | LUT2/O                 | None                | SLICE_X144Y751      | X5Y12        |           1 |               2 |                     |                                  | qsfp0_phy_1_inst/phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/n_0_1052_BUFG_inst_i_1/O                                                                                                                                                                                                            | qsfp0_phy_1_inst/phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/n_0_1052_BUFG_inst_n_1                                                                                                                                                                |
| src18     | g18       | LUT2/O                 | None                | SLICE_X141Y751      | X4Y12        |           1 |               1 |                     |                                  | qsfp0_phy_2_inst/phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/n_1_2400_BUFG_inst_i_1/O                                                                                                                                                                                                            | qsfp0_phy_2_inst/phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/n_1_2400_BUFG_inst_n_2                                                                                                                                                                |
| src19     | g19       | LUT2/O                 | None                | SLICE_X149Y769      | X5Y12        |           1 |               1 |                     |                                  | qsfp0_phy_3_inst/phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/n_2_3291_BUFG_inst_i_1/O                                                                                                                                                                                                            | qsfp0_phy_3_inst/phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/n_2_3291_BUFG_inst_n_3                                                                                                                                                                |
| src20     | g20       | LUT2/O                 | None                | SLICE_X153Y788      | X5Y13        |           1 |               1 |                     |                                  | qsfp0_phy_4_inst/phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/n_3_4182_BUFG_inst_i_1/O                                                                                                                                                                                                            | qsfp0_phy_4_inst/phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/n_3_4182_BUFG_inst_n_4                                                                                                                                                                |
| src21     | g21       | LUT2/O                 | None                | SLICE_X154Y642      | X5Y10        |           1 |               1 |                     |                                  | qsfp1_phy_1_inst/phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/n_4_5073_BUFG_inst_i_1/O                                                                                                                                                                                                            | qsfp1_phy_1_inst/phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/n_4_5073_BUFG_inst_n_5                                                                                                                                                                |
| src22     | g22       | LUT2/O                 | None                | SLICE_X139Y688      | X4Y11        |           1 |               1 |                     |                                  | qsfp1_phy_2_inst/phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/n_5_5964_BUFG_inst_i_1/O                                                                                                                                                                                                            | qsfp1_phy_2_inst/phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/n_5_5964_BUFG_inst_n_6                                                                                                                                                                |
| src23     | g23       | LUT2/O                 | None                | SLICE_X149Y692      | X5Y11        |           1 |               1 |                     |                                  | qsfp1_phy_3_inst/phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/n_6_6855_BUFG_inst_i_1/O                                                                                                                                                                                                            | qsfp1_phy_3_inst/phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/n_6_6855_BUFG_inst_n_7                                                                                                                                                                |
| src24     | g24       | LUT2/O                 | None                | SLICE_X145Y732      | X5Y12        |           1 |               1 |                     |                                  | qsfp1_phy_4_inst/phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/n_7_7746_BUFG_inst_i_1/O                                                                                                                                                                                                            | qsfp1_phy_4_inst/phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/n_7_7746_BUFG_inst_n_8                                                                                                                                                                |
| src25     | g25       | STARTUPE3/CFGMCLK      | None                | CONFIG_SITE_X0Y1    | X5Y6         |           1 |               0 |                     |                                  | startupe3_inst/CFGMCLK                                                                                                                                                                                                                                                                                   | cfgmclk                                                                                                                                                                                                                                                    |
| src26     | g26       | IBUFDS_GTE4/ODIV2      | GTYE4_COMMON_X1Y12  | GTYE4_COMMON_X1Y12  | X5Y12        |           2 |               0 |               6.206 | qsfp0_mgt_refclk_1               | ibufds_gte4_qsfp0_mgt_refclk_1_inst/ODIV2                                                                                                                                                                                                                                                                | qsfp0_mgt_refclk_1_int                                                                                                                                                                                                                                     |
+-----------+-----------+------------------------+---------------------+---------------------+--------------+-------------+-----------------+---------------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads


4. Local Clock Details
----------------------

+----------+---------------------------+---------------------+-----------------------------------+--------------+-------------+-----------------+--------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Local Id | Driver Type/Pin           | Constraint          | Site/BEL                          | Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock                | Driver Pin                                                                                                                                                                                                                                                                                                  | Net                                                                                                                                                                                                                                            |
+----------+---------------------------+---------------------+-----------------------------------+--------------+-------------+-----------------+--------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 0        | GTYE4_CHANNEL/TXOUTCLKPCS | GTYE4_CHANNEL_X1Y48 | GTYE4_CHANNEL_X1Y48/GTYE4_CHANNEL | X5Y12        |          15 |               0 |        6.206 | txoutclkpcs_out[0]   | qsfp0_phy_1_inst/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS       | qsfp0_phy_1_inst/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0]       |
| 1        | GTYE4_CHANNEL/TXOUTCLKPCS | GTYE4_CHANNEL_X1Y49 | GTYE4_CHANNEL_X1Y49/GTYE4_CHANNEL | X5Y12        |          15 |               0 |        6.206 | txoutclkpcs_out[0]_1 | qsfp0_phy_2_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS | qsfp0_phy_2_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0] |
| 2        | GTYE4_CHANNEL/TXOUTCLKPCS | GTYE4_CHANNEL_X1Y50 | GTYE4_CHANNEL_X1Y50/GTYE4_CHANNEL | X5Y12        |          15 |               0 |        6.206 | txoutclkpcs_out[0]_2 | qsfp0_phy_3_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS | qsfp0_phy_3_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0] |
| 3        | GTYE4_CHANNEL/TXOUTCLKPCS | GTYE4_CHANNEL_X1Y51 | GTYE4_CHANNEL_X1Y51/GTYE4_CHANNEL | X5Y12        |          15 |               0 |        6.206 | txoutclkpcs_out[0]_3 | qsfp0_phy_4_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS | qsfp0_phy_4_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0] |
| 4        | GTYE4_CHANNEL/TXOUTCLKPCS | GTYE4_CHANNEL_X1Y44 | GTYE4_CHANNEL_X1Y44/GTYE4_CHANNEL | X5Y11        |          15 |               0 |        6.206 | txoutclkpcs_out[0]_4 | qsfp1_phy_1_inst/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS       | qsfp1_phy_1_inst/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0]       |
| 5        | GTYE4_CHANNEL/TXOUTCLKPCS | GTYE4_CHANNEL_X1Y45 | GTYE4_CHANNEL_X1Y45/GTYE4_CHANNEL | X5Y11        |          15 |               0 |        6.206 | txoutclkpcs_out[0]_5 | qsfp1_phy_2_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS | qsfp1_phy_2_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0] |
| 6        | GTYE4_CHANNEL/TXOUTCLKPCS | GTYE4_CHANNEL_X1Y46 | GTYE4_CHANNEL_X1Y46/GTYE4_CHANNEL | X5Y11        |          15 |               0 |        6.206 | txoutclkpcs_out[0]_6 | qsfp1_phy_3_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS | qsfp1_phy_3_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0] |
| 7        | GTYE4_CHANNEL/TXOUTCLKPCS | GTYE4_CHANNEL_X1Y47 | GTYE4_CHANNEL_X1Y47/GTYE4_CHANNEL | X5Y11        |          15 |               0 |        6.206 | txoutclkpcs_out[0]_7 | qsfp1_phy_4_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS | qsfp1_phy_4_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0] |
+----------+---------------------------+---------------------+-----------------------------------+--------------+-------------+-----------------+--------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Local Clocks in this context represents only clocks driven by non-global buffers
** Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
*** Non-Clock Loads column represents cell count of non-clock pin loads


5. Clock Regions : Clock Primitives
-----------------------------------

+-------------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
|                   |  Global Clock |     BUFGCE    |   BUFGCE_DIV  |    BUFGCTRL   |    BUFG_GT    |      MMCM     |      PLL      |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
| Clock Region Name | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
| X0Y0              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y0              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y0              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y0              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y0              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y0              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y1              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y1              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y1              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y1              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y1              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y1              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y2              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y2              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y2              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y2              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y2              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y2              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y3              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y3              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y3              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y3              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y3              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y3              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y4              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y4              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y4              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y4              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y4              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y4              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y5              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y5              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y5              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y5              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y5              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y5              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y6              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y6              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y6              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y6              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y6              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y6              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y7              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y7              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y7              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y7              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y7              |     0 |    24 |     1 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y7              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y8              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y8              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y8              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y8              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y8              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y8              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y9              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y9              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y9              |     2 |    24 |     1 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     1 |     1 |     0 |     2 |
| X3Y9              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y9              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y9              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y10             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y10             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y10             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y10             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y10             |     1 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y10             |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y11             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y11             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y11             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y11             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y11             |     3 |    24 |     2 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y11             |    13 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     8 |    24 |     0 |     0 |     0 |     0 |
| X0Y12             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y12             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y12             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y12             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y12             |     5 |    24 |     6 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y12             |    15 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     9 |    24 |     0 |     0 |     0 |     0 |
| X0Y13             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y13             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y13             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y13             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y13             |     3 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y13             |     8 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y14             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y14             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y14             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y14             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y14             |     1 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y14             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
* Global Clock column represents track count; while other columns represents cell counts


6. Clock Regions : Load Primitives
----------------------------------

+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
|                   |   Global Clock   |        FF        |      LUTRAM      |  Block RAM (18K) |       URAM       |        DSP       |        GT        |      HARD IP     |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| Clock Region Name | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| X0Y0              |      0 |      24 |      0 |   27840 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y0              |      0 |      24 |      0 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y0              |      0 |      24 |      0 |   29760 |      0 |    6720 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y0              |      0 |      24 |      0 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y0              |      0 |      24 |      0 |   26880 |      0 |    6240 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y0              |      0 |      24 |      0 |   24000 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y1              |      0 |      24 |      0 |   29760 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y1              |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y1              |      0 |      24 |      0 |   31680 |      0 |    7680 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y1              |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y1              |      0 |      24 |      0 |   28800 |      0 |    7200 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y1              |      0 |      24 |      0 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y2              |      0 |      24 |      0 |   29760 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y2              |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y2              |      0 |      24 |      0 |   31680 |      0 |    7680 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y2              |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y2              |      0 |      24 |      0 |   28800 |      0 |    7200 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y2              |      0 |      24 |      0 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y3              |      0 |      24 |      0 |   29760 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y3              |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y3              |      0 |      24 |      0 |   31680 |      0 |    7680 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y3              |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y3              |      0 |      24 |      0 |   28800 |      0 |    7200 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y3              |      0 |      24 |      0 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y4              |      0 |      24 |      0 |   27840 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y4              |      0 |      24 |      0 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y4              |      0 |      24 |      0 |   29760 |      0 |    6720 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y4              |      0 |      24 |      0 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y4              |      0 |      24 |      0 |   26880 |      0 |    6240 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y4              |      0 |      24 |      0 |   24000 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y5              |      0 |      24 |      0 |   27840 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y5              |      0 |      24 |      0 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y5              |      0 |      24 |      0 |   29760 |      0 |    6720 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y5              |      0 |      24 |      0 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y5              |      0 |      24 |      0 |   26880 |      0 |    6240 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y5              |      0 |      24 |      0 |   24000 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y6              |      0 |      24 |      0 |   29760 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y6              |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y6              |      0 |      24 |      0 |   31680 |      0 |    7680 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y6              |      1 |      24 |     12 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y6              |      0 |      24 |      0 |   28800 |      0 |    7200 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y6              |      0 |      24 |      0 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y7              |      0 |      24 |      0 |   29760 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y7              |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y7              |      0 |      24 |      0 |   31680 |      0 |    7680 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y7              |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y7              |      0 |      24 |      0 |   28800 |      0 |    7200 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y7              |      0 |      24 |      0 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y8              |      0 |      24 |      0 |   29760 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y8              |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y8              |      0 |      24 |      0 |   31680 |      0 |    7680 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y8              |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y8              |      0 |      24 |      0 |   28800 |      0 |    7200 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y8              |      0 |      24 |      0 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y9              |      0 |      24 |      0 |   27840 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y9              |      0 |      24 |      0 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y9              |      2 |      24 |      4 |   29760 |      0 |    6720 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y9              |      1 |      24 |      0 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y9              |      0 |      24 |      0 |   26880 |      0 |    6240 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y9              |      0 |      24 |      0 |   24000 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y10             |      0 |      24 |      0 |   27840 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y10             |      0 |      24 |      0 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y10             |      0 |      24 |      0 |   29760 |      0 |    6720 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y10             |      1 |      24 |      0 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y10             |      1 |      24 |      0 |   26880 |      0 |    6240 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y10             |      4 |      24 |    457 |   24000 |    152 |    5760 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y11             |      0 |      24 |      0 |   29760 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y11             |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y11             |      0 |      24 |      0 |   31680 |      0 |    7680 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y11             |      1 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y11             |      3 |      24 |      3 |   28800 |      3 |    7200 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y11             |     13 |      24 |   2091 |   25920 |    528 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      4 |       4 |      0 |       0 |
| X0Y12             |      0 |      24 |      0 |   29760 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y12             |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y12             |      0 |      24 |      0 |   31680 |      0 |    7680 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y12             |      1 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y12             |      5 |      24 |    214 |   28800 |     15 |    7200 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y12             |     15 |      24 |   1827 |   25920 |    511 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      4 |       4 |      0 |       0 |
| X0Y13             |      0 |      24 |      0 |   29760 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y13             |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y13             |      0 |      24 |      0 |   31680 |      0 |    7680 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y13             |      1 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y13             |      3 |      24 |    128 |   28800 |      0 |    7200 |      3 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y13             |      8 |      24 |   3538 |   25920 |    246 |    6720 |      6 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y14             |      0 |      24 |      0 |   27840 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y14             |      0 |      24 |      0 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y14             |      0 |      24 |      0 |   29760 |      0 |    6720 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y14             |      0 |      24 |      0 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y14             |      1 |      24 |      0 |   26880 |      0 |    6240 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y14             |      1 |      24 |   1649 |   24000 |      8 |    5760 |      8 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
* Global Clock column represents track count; while other columns represents cell counts


7. Clock Regions : Global Clock Summary
---------------------------------------

All Modules
+-----+----+----+----+----+----+----+
|     | X0 | X1 | X2 | X3 | X4 | X5 |
+-----+----+----+----+----+----+----+
| Y14 |  0 |  0 |  0 |  0 |  1 |  1 |
| Y13 |  0 |  0 |  0 |  1 |  3 |  8 |
| Y12 |  0 |  0 |  0 |  2 | 12 | 18 |
| Y11 |  0 |  0 |  0 |  1 |  5 | 13 |
| Y10 |  0 |  0 |  0 |  1 |  1 |  4 |
| Y9  |  0 |  0 |  2 |  1 |  0 |  0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |
| Y6  |  0 |  0 |  0 |  1 |  0 |  0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |
+-----+----+----+----+----+----+----+


8. Clock Regions : Routing Resource Utilization
-----------------------------------------------

All Modules
+-------------------+----------------------+----------------------+----------------------+----------------------+
|                   |        HROUTES       |        HDISTRS       |        VROUTES       |        VDISTRS       |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| Clock Region Name | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| X0Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y6              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X4Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y7              |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |
| X4Y7              |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y9              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y9              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y9              |    2 |    24 |  8.33 |    2 |    24 |  8.33 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X3Y9              |    1 |    24 |  4.17 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X4Y9              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y9              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y10             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y10             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y10             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |
| X3Y10             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X4Y10             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y10             |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    3 |    24 | 12.50 |    3 |    24 | 12.50 |
| X0Y11             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y11             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y11             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |
| X3Y11             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X4Y11             |    5 |    24 | 20.83 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X5Y11             |    8 |    24 | 33.33 |   13 |    24 | 54.17 |    4 |    24 | 16.67 |    4 |    24 | 16.67 |
| X0Y12             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y12             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y12             |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |
| X3Y12             |    2 |    24 |  8.33 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X4Y12             |   17 |    24 | 70.83 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    2 |    24 |  8.33 |
| X5Y12             |   18 |    24 | 75.00 |   15 |    24 | 62.50 |    2 |    24 |  8.33 |    7 |    24 | 29.17 |
| X0Y13             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y13             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y13             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y13             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y13             |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X5Y13             |    0 |    24 |  0.00 |    8 |    24 | 33.33 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X0Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y14             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y14             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+


9. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                          | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                     |
+-----------+-----------------+-------------------+--------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | BUFG_GT/O       | X5Y12             | gtwiz_userclk_tx_srcclk_out[0] |       6.400 | {0.000 3.200} | X4Y13    |        4442 |        0 |              0 |        1 | qsfp0_phy_1_inst/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
+-----------+-----------------+-------------------+--------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+---------+----------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4      | X5       | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+---------+----------+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |       0 |     1662 |                     1 |
| Y13 |  0 |  0 |  0 |  0 | (R) 128 |     2195 |                     1 |
| Y12 |  0 |  0 |  0 |  0 |     119 |  (D) 339 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |       0 |        0 |                     - |
| Y10 |  0 |  0 |  0 |  0 |       0 |        0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |       0 |        0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |       0 |        0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |       0 |        0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |       0 |        0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |       0 |        0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |       0 |        0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |       0 |        0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |       0 |        0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |       0 |        0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |       0 |        0 |                     - |
+-----+----+----+----+----+---------+----------+-----------------------+


10. Device Cell Placement Summary for Global Clock g1
-----------------------------------------------------

+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock               | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net            |
+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------+
| g1        | BUFGCE/O        | X2Y9              | clk_125mhz_mmcm_out |       8.000 | {0.000 4.000} | X3Y11    |        1496 |        0 |              0 |        0 | clk_125mhz_int |
+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+--------+-------+-----+------+-----------------------+
|     | X0 | X1 | X2     | X3    | X4  | X5   | HORIZONTAL PROG DELAY |
+-----+----+----+--------+-------+-----+------+-----------------------+
| Y14 |  0 |  0 |      0 |     0 |   0 |    0 |                     - |
| Y13 |  0 |  0 |      0 |     0 |   0 |  382 |                     1 |
| Y12 |  0 |  0 |      0 |     0 |  76 |  288 |                     2 |
| Y11 |  0 |  0 |      0 | (R) 0 |   0 |  553 |                     2 |
| Y10 |  0 |  0 |      0 |     0 |   0 |  193 |                     1 |
| Y9  |  0 |  0 |  (D) 4 |     0 |   0 |    0 |                     0 |
| Y8  |  0 |  0 |      0 |     0 |   0 |    0 |                     - |
| Y7  |  0 |  0 |      0 |     0 |   0 |    0 |                     - |
| Y6  |  0 |  0 |      0 |     0 |   0 |    0 |                     - |
| Y5  |  0 |  0 |      0 |     0 |   0 |    0 |                     - |
| Y4  |  0 |  0 |      0 |     0 |   0 |    0 |                     - |
| Y3  |  0 |  0 |      0 |     0 |   0 |    0 |                     - |
| Y2  |  0 |  0 |      0 |     0 |   0 |    0 |                     - |
| Y1  |  0 |  0 |      0 |     0 |   0 |    0 |                     - |
| Y0  |  0 |  0 |      0 |     0 |   0 |    0 |                     - |
+-----+----+----+--------+-------+-----+------+-----------------------+


11. Device Cell Placement Summary for Global Clock g2
-----------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                          | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                     |
+-----------+-----------------+-------------------+--------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g2        | BUFG_GT/O       | X5Y12             | gtwiz_userclk_rx_srcclk_out[0] |       6.400 | {0.000 3.200} | X4Y12    |         919 |        0 |              0 |        1 | qsfp0_phy_1_inst/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
+-----------+-----------------+-------------------+--------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+--------+----------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4     | X5       | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+--------+----------+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |      0 |        0 |                     - |
| Y13 |  0 |  0 |  0 |  0 |      2 |      574 |                     0 |
| Y12 |  0 |  0 |  0 |  0 | (R) 22 |  (D) 322 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |      0 |        0 |                     - |
| Y10 |  0 |  0 |  0 |  0 |      0 |        0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |      0 |        0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |      0 |        0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |      0 |        0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |      0 |        0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |      0 |        0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |      0 |        0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |      0 |        0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |      0 |        0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |      0 |        0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |      0 |        0 |                     - |
+-----+----+----+----+----+--------+----------+-----------------------+


12. Device Cell Placement Summary for Global Clock g3
-----------------------------------------------------

+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                           |
+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g3        | BUFG_GT/O       | X5Y12             | gtwiz_userclk_rx_srcclk_out[0]_1 |       6.400 | {0.000 3.200} | X5Y12    |         468 |        0 |              0 |        1 | qsfp0_phy_2_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+-------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5          | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+-------------+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y13 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y12 |  0 |  0 |  0 |  0 |  2 | (R) (D) 467 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y10 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
+-----+----+----+----+----+----+-------------+-----------------------+


13. Device Cell Placement Summary for Global Clock g4
-----------------------------------------------------

+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                           |
+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g4        | BUFG_GT/O       | X5Y12             | gtwiz_userclk_rx_srcclk_out[0]_2 |       6.400 | {0.000 3.200} | X5Y12    |         468 |        0 |              0 |        1 | qsfp0_phy_3_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+-------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5          | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+-------------+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y13 |  0 |  0 |  0 |  0 |  0 |          94 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 | (R) (D) 375 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y10 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
+-----+----+----+----+----+----+-------------+-----------------------+


14. Device Cell Placement Summary for Global Clock g5
-----------------------------------------------------

+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                           |
+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g5        | BUFG_GT/O       | X5Y12             | gtwiz_userclk_rx_srcclk_out[0]_3 |       6.400 | {0.000 3.200} | X5Y12    |         468 |        0 |              0 |        1 | qsfp0_phy_4_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+-----------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5        | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+-----------+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |  0 |         0 |                     - |
| Y13 |  0 |  0 |  0 |  0 |  0 |       468 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 | (R) (D) 1 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |         0 |                     - |
| Y10 |  0 |  0 |  0 |  0 |  0 |         0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |  0 |         0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |  0 |         0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |  0 |         0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |  0 |         0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |  0 |         0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |  0 |         0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |  0 |         0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |  0 |         0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |  0 |         0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |  0 |         0 |                     - |
+-----+----+----+----+----+----+-----------+-----------------------+


15. Device Cell Placement Summary for Global Clock g6
-----------------------------------------------------

+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                     |
+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g6        | BUFG_GT/O       | X5Y11             | gtwiz_userclk_rx_srcclk_out[0]_4 |       6.400 | {0.000 3.200} | X5Y10    |         468 |        0 |              0 |        1 | qsfp1_phy_1_inst/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5       | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----------+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |  0 |        0 |                     - |
| Y13 |  0 |  0 |  0 |  0 |  0 |        0 |                     - |
| Y12 |  0 |  0 |  0 |  0 |  0 |        0 |                     - |
| Y11 |  0 |  0 |  0 |  0 |  0 |  (D) 114 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  (R) 355 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |        0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |  0 |        0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |  0 |        0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |  0 |        0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |  0 |        0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |  0 |        0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |  0 |        0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |  0 |        0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |  0 |        0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |  0 |        0 |                     - |
+-----+----+----+----+----+----+----------+-----------------------+


16. Device Cell Placement Summary for Global Clock g7
-----------------------------------------------------

+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                           |
+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g7        | BUFG_GT/O       | X5Y11             | gtwiz_userclk_rx_srcclk_out[0]_5 |       6.400 | {0.000 3.200} | X5Y11    |         468 |        0 |              0 |        1 | qsfp1_phy_2_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+-------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5          | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+-------------+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y13 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y12 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y11 |  0 |  0 |  0 |  0 |  2 | (R) (D) 467 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
+-----+----+----+----+----+----+-------------+-----------------------+


17. Device Cell Placement Summary for Global Clock g8
-----------------------------------------------------

+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                           |
+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g8        | BUFG_GT/O       | X5Y11             | gtwiz_userclk_rx_srcclk_out[0]_6 |       6.400 | {0.000 3.200} | X5Y11    |         468 |        0 |              0 |        1 | qsfp1_phy_3_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+-------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5          | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+-------------+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y13 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y12 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y11 |  0 |  0 |  0 |  0 |  0 | (R) (D) 469 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
+-----+----+----+----+----+----+-------------+-----------------------+


18. Device Cell Placement Summary for Global Clock g9
-----------------------------------------------------

+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                           |
+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g9        | BUFG_GT/O       | X5Y11             | gtwiz_userclk_rx_srcclk_out[0]_7 |       6.400 | {0.000 3.200} | X4Y11    |         468 |        0 |              0 |        1 | qsfp1_phy_4_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+-------+----------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4    | X5       | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+-------+----------+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |     0 |        0 |                     - |
| Y13 |  0 |  0 |  0 |  0 |     0 |        0 |                     - |
| Y12 |  0 |  0 |  0 |  0 |    10 |       61 |                     0 |
| Y11 |  0 |  0 |  0 |  0 | (R) 4 |  (D) 394 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |     0 |        0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |     0 |        0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |     0 |        0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |     0 |        0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |     0 |        0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |     0 |        0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |     0 |        0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |     0 |        0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |     0 |        0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |     0 |        0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |     0 |        0 |                     - |
+-----+----+----+----+----+-------+----------+-----------------------+


19. Device Cell Placement Summary for Global Clock g10
------------------------------------------------------

+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                           |
+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g10       | BUFG_GT/O       | X5Y12             | gtwiz_userclk_tx_srcclk_out[0]_1 |       6.400 | {0.000 3.200} | X5Y12    |         162 |        0 |              0 |        1 | qsfp0_phy_2_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+-------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5          | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+-------------+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y13 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y12 |  0 |  0 |  0 |  0 |  0 | (R) (D) 163 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y10 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
+-----+----+----+----+----+----+-------------+-----------------------+


20. Device Cell Placement Summary for Global Clock g11
------------------------------------------------------

+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                           |
+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g11       | BUFG_GT/O       | X5Y12             | gtwiz_userclk_tx_srcclk_out[0]_2 |       6.400 | {0.000 3.200} | X5Y12    |         162 |        0 |              0 |        1 | qsfp0_phy_3_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+-------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5          | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+-------------+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y13 |  0 |  0 |  0 |  0 |  0 |          12 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 | (R) (D) 151 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y10 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
+-----+----+----+----+----+----+-------------+-----------------------+


21. Device Cell Placement Summary for Global Clock g12
------------------------------------------------------

+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                           |
+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g12       | BUFG_GT/O       | X5Y12             | gtwiz_userclk_tx_srcclk_out[0]_3 |       6.400 | {0.000 3.200} | X5Y12    |         162 |        0 |              0 |        1 | qsfp0_phy_4_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+-------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5          | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+-------------+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y13 |  0 |  0 |  0 |  0 |  0 |          35 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 | (R) (D) 128 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y10 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
+-----+----+----+----+----+----+-------------+-----------------------+


22. Device Cell Placement Summary for Global Clock g13
------------------------------------------------------

+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                     |
+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g13       | BUFG_GT/O       | X5Y11             | gtwiz_userclk_tx_srcclk_out[0]_4 |       6.400 | {0.000 3.200} | X5Y10    |         162 |        0 |              0 |        1 | qsfp1_phy_1_inst/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5       | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----------+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |  0 |        0 |                     - |
| Y13 |  0 |  0 |  0 |  0 |  0 |        0 |                     - |
| Y12 |  0 |  0 |  0 |  0 |  0 |        0 |                     - |
| Y11 |  0 |  0 |  0 |  0 |  0 |  (D) 117 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |   (R) 46 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |        0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |  0 |        0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |  0 |        0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |  0 |        0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |  0 |        0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |  0 |        0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |  0 |        0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |  0 |        0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |  0 |        0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |  0 |        0 |                     - |
+-----+----+----+----+----+----+----------+-----------------------+


23. Device Cell Placement Summary for Global Clock g14
------------------------------------------------------

+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                           |
+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g14       | BUFG_GT/O       | X5Y11             | gtwiz_userclk_tx_srcclk_out[0]_5 |       6.400 | {0.000 3.200} | X5Y11    |         162 |        0 |              0 |        1 | qsfp1_phy_2_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+-------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5          | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+-------------+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y13 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y12 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y11 |  0 |  0 |  0 |  0 |  0 | (R) (D) 163 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
+-----+----+----+----+----+----+-------------+-----------------------+


24. Device Cell Placement Summary for Global Clock g15
------------------------------------------------------

+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                           |
+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g15       | BUFG_GT/O       | X5Y11             | gtwiz_userclk_tx_srcclk_out[0]_6 |       6.400 | {0.000 3.200} | X5Y11    |         162 |        0 |              0 |        1 | qsfp1_phy_3_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+-------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5          | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+-------------+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y13 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y12 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y11 |  0 |  0 |  0 |  0 |  0 | (R) (D) 163 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
+-----+----+----+----+----+----+-------------+-----------------------+


25. Device Cell Placement Summary for Global Clock g16
------------------------------------------------------

+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                           |
+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g16       | BUFG_GT/O       | X5Y11             | gtwiz_userclk_tx_srcclk_out[0]_7 |       6.400 | {0.000 3.200} | X5Y11    |         162 |        0 |              0 |        1 | qsfp1_phy_4_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
+-----------+-----------------+-------------------+----------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+-------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5          | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+-------------+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y13 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y12 |  0 |  0 |  0 |  0 |  0 |          21 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 | (R) (D) 142 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |  0 |           0 |                     - |
+-----+----+----+----+----+----+-------------+-----------------------+


26. Device Cell Placement Summary for Global Clock g17
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net           |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------+
| g17       | BUFGCE/O        | X4Y12             |       |             |               | X5Y12    |          35 |        0 |              0 |        0 | n_0_1052_BUFG |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+--------+--------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4     | X5     | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+--------+--------+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y13 |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y12 |  0 |  0 |  0 |  0 |  (D) 0 | (R) 35 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y10 |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
+-----+----+----+----+----+--------+--------+-----------------------+


27. Device Cell Placement Summary for Global Clock g18
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net           |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------+
| g18       | BUFGCE/O        | X4Y12             |       |             |               | X5Y12    |          35 |        0 |              0 |        0 | n_1_2400_BUFG |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+--------+--------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4     | X5     | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+--------+--------+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y13 |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y12 |  0 |  0 |  0 |  0 |  (D) 0 | (R) 35 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y10 |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
+-----+----+----+----+----+--------+--------+-----------------------+


28. Device Cell Placement Summary for Global Clock g19
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net           |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------+
| g19       | BUFGCE/O        | X4Y12             |       |             |               | X5Y12    |          35 |        0 |              0 |        0 | n_2_3291_BUFG |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+--------+--------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4     | X5     | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+--------+--------+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y13 |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y12 |  0 |  0 |  0 |  0 |  (D) 0 | (R) 35 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y10 |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
+-----+----+----+----+----+--------+--------+-----------------------+


29. Device Cell Placement Summary for Global Clock g20
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net           |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------+
| g20       | BUFGCE/O        | X4Y12             |       |             |               | X5Y13    |          35 |        0 |              0 |        0 | n_3_4182_BUFG |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+--------+--------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4     | X5     | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+--------+--------+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y13 |  0 |  0 |  0 |  0 |      0 | (R) 35 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  (D) 0 |      0 |                     - |
| Y11 |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y10 |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
+-----+----+----+----+----+--------+--------+-----------------------+


30. Device Cell Placement Summary for Global Clock g21
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net           |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------+
| g21       | BUFGCE/O        | X4Y12             |       |             |               | X5Y10    |          35 |        0 |              0 |        0 | n_4_5073_BUFG |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+--------+--------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4     | X5     | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+--------+--------+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y13 |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y12 |  0 |  0 |  0 |  0 |  (D) 0 |      0 |                     - |
| Y11 |  0 |  0 |  0 |  0 |      0 |     12 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |      0 | (R) 23 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
+-----+----+----+----+----+--------+--------+-----------------------+


31. Device Cell Placement Summary for Global Clock g22
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net           |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------+
| g22       | BUFGCE/O        | X4Y11             |       |             |               | X5Y11    |          35 |        0 |              0 |        0 | n_5_5964_BUFG |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+--------+--------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4     | X5     | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+--------+--------+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y13 |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y12 |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y11 |  0 |  0 |  0 |  0 |  (D) 0 | (R) 35 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
+-----+----+----+----+----+--------+--------+-----------------------+


32. Device Cell Placement Summary for Global Clock g23
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net           |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------+
| g23       | BUFGCE/O        | X4Y11             |       |             |               | X5Y11    |          35 |        0 |              0 |        0 | n_6_6855_BUFG |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+--------+--------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4     | X5     | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+--------+--------+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y13 |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y12 |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y11 |  0 |  0 |  0 |  0 |  (D) 0 | (R) 35 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
+-----+----+----+----+----+--------+--------+-----------------------+


33. Device Cell Placement Summary for Global Clock g24
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net           |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------+
| g24       | BUFGCE/O        | X4Y12             |       |             |               | X5Y11    |          35 |        0 |              0 |        0 | n_7_7746_BUFG |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+--------+--------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4     | X5     | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+--------+--------+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y13 |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y12 |  0 |  0 |  0 |  0 |  (D) 0 |      5 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |      0 | (R) 30 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |      0 |      0 |                     - |
+-----+----+----+----+----+--------+--------+-----------------------+


34. Device Cell Placement Summary for Global Clock g25
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net         |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------+
| g25       | BUFGCE/O        | X4Y7              |       |             |               | X3Y6     |          12 |        0 |              0 |        0 | cfgmclk_int |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+--------+--------+----+-----------------------+
|     | X0 | X1 | X2 | X3     | X4     | X5 | HORIZONTAL PROG DELAY |
+-----+----+----+----+--------+--------+----+-----------------------+
| Y14 |  0 |  0 |  0 |      0 |      0 |  0 |                     - |
| Y13 |  0 |  0 |  0 |      0 |      0 |  0 |                     - |
| Y12 |  0 |  0 |  0 |      0 |      0 |  0 |                     - |
| Y11 |  0 |  0 |  0 |      0 |      0 |  0 |                     - |
| Y10 |  0 |  0 |  0 |      0 |      0 |  0 |                     - |
| Y9  |  0 |  0 |  0 |      0 |      0 |  0 |                     - |
| Y8  |  0 |  0 |  0 |      0 |      0 |  0 |                     - |
| Y7  |  0 |  0 |  0 |      0 |  (D) 0 |  0 |                     - |
| Y6  |  0 |  0 |  0 | (R) 12 |      0 |  0 |                     0 |
| Y5  |  0 |  0 |  0 |      0 |      0 |  0 |                     - |
| Y4  |  0 |  0 |  0 |      0 |      0 |  0 |                     - |
| Y3  |  0 |  0 |  0 |      0 |      0 |  0 |                     - |
| Y2  |  0 |  0 |  0 |      0 |      0 |  0 |                     - |
| Y1  |  0 |  0 |  0 |      0 |      0 |  0 |                     - |
| Y0  |  0 |  0 |  0 |      0 |      0 |  0 |                     - |
+-----+----+----+----+--------+--------+----+-----------------------+


35. Device Cell Placement Summary for Global Clock g26
------------------------------------------------------

+-----------+-----------------+-------------------+--------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock              | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                |
+-----------+-----------------+-------------------+--------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------+
| g26       | BUFG_GT/O       | X5Y12             | qsfp0_mgt_refclk_1 |       6.206 | {0.000 3.103} | X2Y9     |           0 |        0 |              1 |        0 | clk_161mhz_ref_int |
+-----------+-----------------+-------------------+--------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+-------+----+----+--------+-----------------------+
|     | X0 | X1 | X2    | X3 | X4 | X5     | HORIZONTAL PROG DELAY |
+-----+----+----+-------+----+----+--------+-----------------------+
| Y14 |  0 |  0 |     0 |  0 |  0 |      0 |                     - |
| Y13 |  0 |  0 |     0 |  0 |  0 |      0 |                     - |
| Y12 |  0 |  0 |     0 |  0 |  0 |  (D) 0 |                     - |
| Y11 |  0 |  0 |     0 |  0 |  0 |      0 |                     - |
| Y10 |  0 |  0 |     0 |  0 |  0 |      0 |                     - |
| Y9  |  0 |  0 | (R) 1 |  0 |  0 |      0 |                     0 |
| Y8  |  0 |  0 |     0 |  0 |  0 |      0 |                     - |
| Y7  |  0 |  0 |     0 |  0 |  0 |      0 |                     - |
| Y6  |  0 |  0 |     0 |  0 |  0 |      0 |                     - |
| Y5  |  0 |  0 |     0 |  0 |  0 |      0 |                     - |
| Y4  |  0 |  0 |     0 |  0 |  0 |      0 |                     - |
| Y3  |  0 |  0 |     0 |  0 |  0 |      0 |                     - |
| Y2  |  0 |  0 |     0 |  0 |  0 |      0 |                     - |
| Y1  |  0 |  0 |     0 |  0 |  0 |      0 |                     - |
| Y0  |  0 |  0 |     0 |  0 |  0 |      0 |                     - |
+-----+----+----+-------+----+----+--------+-----------------------+


36. Clock Region Cell Placement per Global Clock: Region X3Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net         |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-------------+
| g25       | 0     | BUFGCE/O        | None       |          12 |               0 | 12 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | cfgmclk_int |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


37. Clock Region Cell Placement per Global Clock: Region X2Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+--------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+--------------------+
| g1        | 9     | BUFGCE/O        | None       |           4 |               0 |  4 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_125mhz_int     |
| g26       | 7     | BUFG_GT/O       | None       |           0 |               1 |  0 |           0 |    0 |    0 |   0 |  0 |    1 |   0 |       0 | clk_161mhz_ref_int |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+--------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


38. Clock Region Cell Placement per Global Clock: Region X3Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net            |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------+
| g1+       | 9     | BUFGCE/O        | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_125mhz_int |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


39. Clock Region Cell Placement per Global Clock: Region X3Y10
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net            |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------+
| g1+       | 9     | BUFGCE/O        | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_125mhz_int |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


40. Clock Region Cell Placement per Global Clock: Region X4Y10
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net            |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------+
| g1+       | 9     | BUFGCE/O        | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_125mhz_int |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


41. Clock Region Cell Placement per Global Clock: Region X5Y10
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                     |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g1        | 9     | BUFGCE/O        | None       |         193 |               0 | 193 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_125mhz_int                                                                                                                                                                                                                          |
| g6        | 17    | BUFG_GT/O       | None       |         355 |               0 | 207 |         148 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp1_phy_1_inst/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
| g13       | 6     | BUFG_GT/O       | None       |          46 |               0 |  42 |           4 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp1_phy_1_inst/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
| g21       | 13    | BUFGCE/O        | None       |          23 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | n_4_5073_BUFG                                                                                                                                                                                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


42. Clock Region Cell Placement per Global Clock: Region X3Y11
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net            |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------+
| g1+       | 9     | BUFGCE/O        | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_125mhz_int |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


43. Clock Region Cell Placement per Global Clock: Region X4Y11
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g1+       | 9     | BUFGCE/O        | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_125mhz_int                                                                                                                                                                                                                                |
| g7        | 23    | BUFG_GT/O       | None       |           2 |               0 |  2 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp1_phy_2_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
| g9        | 18    | BUFG_GT/O       | None       |           4 |               0 |  1 |           3 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp1_phy_4_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
| g22+      | 1     | BUFGCE/O        | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | n_5_5964_BUFG                                                                                                                                                                                                                                 |
| g23+      | 2     | BUFGCE/O        | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | n_6_6855_BUFG                                                                                                                                                                                                                                 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


44. Clock Region Cell Placement per Global Clock: Region X5Y11
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g1        | 9     | BUFGCE/O        | None       |         553 |               0 | 553 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_125mhz_int                                                                                                                                                                                                                                |
| g6        | 17    | BUFG_GT/O       | None       |         114 |               0 |  89 |          24 |    0 |    0 |   0 |  1 |    0 |   0 |       0 | qsfp1_phy_1_inst/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]       |
| g7        | 23    | BUFG_GT/O       | None       |         467 |               0 | 294 |         172 |    0 |    0 |   0 |  1 |    0 |   0 |       0 | qsfp1_phy_2_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
| g8        | 0     | BUFG_GT/O       | None       |         469 |               0 | 296 |         172 |    0 |    0 |   0 |  1 |    0 |   0 |       0 | qsfp1_phy_3_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
| g9        | 18    | BUFG_GT/O       | None       |         394 |               0 | 262 |         131 |    0 |    0 |   0 |  1 |    0 |   0 |       0 | qsfp1_phy_4_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
| g13       | 6     | BUFG_GT/O       | None       |         117 |               0 | 111 |           5 |    0 |    0 |   0 |  1 |    0 |   0 |       0 | qsfp1_phy_1_inst/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]       |
| g14       | 15    | BUFG_GT/O       | None       |         163 |               0 | 153 |           9 |    0 |    0 |   0 |  1 |    0 |   0 |       0 | qsfp1_phy_2_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
| g15       | 11    | BUFG_GT/O       | None       |         163 |               0 | 153 |           9 |    0 |    0 |   0 |  1 |    0 |   0 |       0 | qsfp1_phy_3_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
| g16       | 21    | BUFG_GT/O       | None       |         142 |               0 | 135 |           6 |    0 |    0 |   0 |  1 |    0 |   0 |       0 | qsfp1_phy_4_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
| g21       | 13    | BUFGCE/O        | None       |          12 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | n_4_5073_BUFG                                                                                                                                                                                                                                 |
| g22       | 1     | BUFGCE/O        | None       |          35 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | n_5_5964_BUFG                                                                                                                                                                                                                                 |
| g23       | 2     | BUFGCE/O        | None       |          35 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | n_6_6855_BUFG                                                                                                                                                                                                                                 |
| g24       | 5     | BUFGCE/O        | None       |          30 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | n_7_7746_BUFG                                                                                                                                                                                                                                 |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


45. Clock Region Cell Placement per Global Clock: Region X3Y12
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+--------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+--------------------+
| g1+       | 9     | BUFGCE/O        | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_125mhz_int     |
| g26+      | 7     | BUFG_GT/O       | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_161mhz_ref_int |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+--------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


46. Clock Region Cell Placement per Global Clock: Region X4Y12
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFG_GT/O       | None       |         119 |               0 | 119 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_phy_1_inst/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]       |
| g1        | 9     | BUFGCE/O        | None       |          76 |               0 |  76 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_125mhz_int                                                                                                                                                                                                                                |
| g2        | 14    | BUFG_GT/O       | None       |          22 |               0 |   9 |          13 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_phy_1_inst/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]       |
| g3        | 15    | BUFG_GT/O       | None       |           2 |               0 |   2 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_phy_2_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
| g9        | 18    | BUFG_GT/O       | None       |          10 |               0 |   8 |           2 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp1_phy_4_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
| g17+      | 0     | BUFGCE/O        | None       |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | n_0_1052_BUFG                                                                                                                                                                                                                                 |
| g18+      | 8     | BUFGCE/O        | None       |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | n_1_2400_BUFG                                                                                                                                                                                                                                 |
| g19+      | 3     | BUFGCE/O        | None       |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | n_2_3291_BUFG                                                                                                                                                                                                                                 |
| g20+      | 4     | BUFGCE/O        | None       |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | n_3_4182_BUFG                                                                                                                                                                                                                                 |
| g21+      | 13    | BUFGCE/O        | None       |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | n_4_5073_BUFG                                                                                                                                                                                                                                 |
| g24+      | 5     | BUFGCE/O        | None       |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | n_7_7746_BUFG                                                                                                                                                                                                                                 |
| g26+      | 7     | BUFG_GT/O       | None       |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_161mhz_ref_int                                                                                                                                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


47. Clock Region Cell Placement per Global Clock: Region X5Y12
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFG_GT/O       | None       |         339 |               0 | 324 |          14 |    0 |    0 |   0 |  1 |    0 |   0 |       0 | qsfp0_phy_1_inst/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]       |
| g1        | 9     | BUFGCE/O        | None       |         288 |               0 | 288 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_125mhz_int                                                                                                                                                                                                                                |
| g2        | 14    | BUFG_GT/O       | None       |         322 |               0 | 208 |         113 |    0 |    0 |   0 |  1 |    0 |   0 |       0 | qsfp0_phy_1_inst/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]       |
| g3        | 15    | BUFG_GT/O       | None       |         467 |               0 | 294 |         172 |    0 |    0 |   0 |  1 |    0 |   0 |       0 | qsfp0_phy_2_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
| g4        | 12    | BUFG_GT/O       | None       |         375 |               0 | 223 |         151 |    0 |    0 |   0 |  1 |    0 |   0 |       0 | qsfp0_phy_3_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
| g5        | 10    | BUFG_GT/O       | None       |           1 |               0 |   0 |           0 |    0 |    0 |   0 |  1 |    0 |   0 |       0 | qsfp0_phy_4_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
| g9        | 18    | BUFG_GT/O       | None       |          61 |               0 |  25 |          36 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp1_phy_4_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
| g10       | 16    | BUFG_GT/O       | None       |         163 |               0 | 153 |           9 |    0 |    0 |   0 |  1 |    0 |   0 |       0 | qsfp0_phy_2_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
| g11       | 22    | BUFG_GT/O       | None       |         151 |               0 | 141 |           9 |    0 |    0 |   0 |  1 |    0 |   0 |       0 | qsfp0_phy_3_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
| g12       | 19    | BUFG_GT/O       | None       |         128 |               0 | 123 |           4 |    0 |    0 |   0 |  1 |    0 |   0 |       0 | qsfp0_phy_4_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
| g16       | 21    | BUFG_GT/O       | None       |          21 |               0 |  18 |           3 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp1_phy_4_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
| g17       | 0     | BUFGCE/O        | None       |          35 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | n_0_1052_BUFG                                                                                                                                                                                                                                 |
| g18       | 8     | BUFGCE/O        | None       |          35 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | n_1_2400_BUFG                                                                                                                                                                                                                                 |
| g19       | 3     | BUFGCE/O        | None       |          35 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | n_2_3291_BUFG                                                                                                                                                                                                                                 |
| g20+      | 4     | BUFGCE/O        | None       |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | n_3_4182_BUFG                                                                                                                                                                                                                                 |
| g21+      | 13    | BUFGCE/O        | None       |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | n_4_5073_BUFG                                                                                                                                                                                                                                 |
| g24       | 5     | BUFGCE/O        | None       |           5 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | n_7_7746_BUFG                                                                                                                                                                                                                                 |
| g26+      | 7     | BUFG_GT/O       | None       |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_161mhz_ref_int                                                                                                                                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


48. Clock Region Cell Placement per Global Clock: Region X3Y13
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net            |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------+
| g1+       | 9     | BUFGCE/O        | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_125mhz_int |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


49. Clock Region Cell Placement per Global Clock: Region X4Y13
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                     |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFG_GT/O       | None       |         128 |               0 | 126 |           0 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_phy_1_inst/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
| g1+       | 9     | BUFGCE/O        | None       |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_125mhz_int                                                                                                                                                                                                                          |
| g2        | 14    | BUFG_GT/O       | None       |           2 |               0 |   2 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_phy_1_inst/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


50. Clock Region Cell Placement per Global Clock: Region X5Y13
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFG_GT/O       | None       |        2195 |               0 | 2189 |           2 |    4 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_phy_1_inst/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]       |
| g1        | 9     | BUFGCE/O        | None       |         382 |               0 |  382 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_125mhz_int                                                                                                                                                                                                                                |
| g2        | 14    | BUFG_GT/O       | None       |         574 |               0 |  526 |          46 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_phy_1_inst/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]       |
| g4        | 12    | BUFG_GT/O       | None       |          94 |               0 |   73 |          21 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_phy_3_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
| g5        | 10    | BUFG_GT/O       | None       |         468 |               0 |  296 |         172 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_phy_4_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
| g11       | 22    | BUFG_GT/O       | None       |          12 |               0 |   12 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_phy_3_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
| g12       | 19    | BUFG_GT/O       | None       |          35 |               0 |   30 |           5 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_phy_4_inst/xcvr.eth_xcvr_gt_channel_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
| g20       | 4     | BUFGCE/O        | None       |          35 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | n_3_4182_BUFG                                                                                                                                                                                                                                 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


51. Clock Region Cell Placement per Global Clock: Region X4Y14
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                     |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0+       | 20    | BUFG_GT/O       | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_phy_1_inst/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


52. Clock Region Cell Placement per Global Clock: Region X5Y14
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                     |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFG_GT/O       | None       |        1662 |               0 | 1649 |           8 |    5 |    0 |   0 |  0 |    0 |   0 |       0 | qsfp0_phy_1_inst/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


