

================================================================
== Vivado HLS Report for 'relu_1'
================================================================
* Date:           Tue Mar  2 23:01:05 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.254|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  26913|  26913|  26913|  26913|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  26912|  26912|         4|          -|          -|  6728|    no    |
        +----------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (1.76ns)   --->   "br label %1" [firmware/nnet_utils/nnet_activation.h:76]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%ii = phi i13 [ 0, %0 ], [ %ii_2, %_ZgtILi14ELi2ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit ]"   --->   Operation 7 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (2.09ns)   --->   "%tmp = icmp eq i13 %ii, -1464" [firmware/nnet_utils/nnet_activation.h:76]   --->   Operation 8 'icmp' 'tmp' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6728, i64 6728, i64 6728)"   --->   Operation 9 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.67ns)   --->   "%ii_2 = add i13 %ii, 1" [firmware/nnet_utils/nnet_activation.h:76]   --->   Operation 10 'add' 'ii_2' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %tmp, label %2, label %_ZgtILi14ELi2ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit" [firmware/nnet_utils/nnet_activation.h:76]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_s = zext i13 %ii to i64" [firmware/nnet_utils/nnet_activation.h:80]   --->   Operation 12 'zext' 'tmp_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%data_V_addr = getelementptr [6728 x i14]* %data_V, i64 0, i64 %tmp_s" [firmware/nnet_utils/nnet_activation.h:80]   --->   Operation 13 'getelementptr' 'data_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 14 [2/2] (3.25ns)   --->   "%datareg_V = load i14* %data_V_addr, align 2" [firmware/nnet_utils/nnet_activation.h:80]   --->   Operation 14 'load' 'datareg_V' <Predicate = (!tmp)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 6728> <RAM>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_activation.h:84]   --->   Operation 15 'ret' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 16 [1/2] (3.25ns)   --->   "%datareg_V = load i14* %data_V_addr, align 2" [firmware/nnet_utils/nnet_activation.h:80]   --->   Operation 16 'load' 'datareg_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 6728> <RAM>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_16 = trunc i14 %datareg_V to i13" [firmware/nnet_utils/nnet_activation.h:80]   --->   Operation 17 'trunc' 'tmp_16' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.90>
ST_4 : Operation 18 [1/1] (2.20ns)   --->   "%tmp_2 = icmp sgt i14 %datareg_V, 0" [firmware/nnet_utils/nnet_activation.h:81]   --->   Operation 18 'icmp' 'tmp_2' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 19 [1/1] (0.69ns)   --->   "%datareg_V_2 = select i1 %tmp_2, i13 %tmp_16, i13 0" [firmware/nnet_utils/nnet_activation.h:81]   --->   Operation 19 'select' 'datareg_V_2' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 20 [1/1] (0.00ns)   --->   "%res_V_addr = getelementptr [6728 x i13]* %res_V, i64 0, i64 %tmp_s" [firmware/nnet_utils/nnet_activation.h:81]   --->   Operation 20 'getelementptr' 'res_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 21 [1/1] (3.25ns)   --->   "store i13 %datareg_V_2, i13* %res_V_addr, align 2" [firmware/nnet_utils/nnet_activation.h:81]   --->   Operation 21 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 6728> <RAM>
ST_5 : Operation 22 [1/1] (0.00ns)   --->   "br label %1" [firmware/nnet_utils/nnet_activation.h:76]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('ii') with incoming values : ('ii', firmware/nnet_utils/nnet_activation.h:76) [5]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('ii') with incoming values : ('ii', firmware/nnet_utils/nnet_activation.h:76) [5]  (0 ns)
	'getelementptr' operation ('data_V_addr', firmware/nnet_utils/nnet_activation.h:80) [12]  (0 ns)
	'load' operation ('datareg.V', firmware/nnet_utils/nnet_activation.h:80) on array 'data_V' [13]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('datareg.V', firmware/nnet_utils/nnet_activation.h:80) on array 'data_V' [13]  (3.25 ns)

 <State 4>: 2.91ns
The critical path consists of the following:
	'icmp' operation ('tmp_2', firmware/nnet_utils/nnet_activation.h:81) [15]  (2.21 ns)
	'select' operation ('datareg.V', firmware/nnet_utils/nnet_activation.h:81) [17]  (0.7 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('res_V_addr', firmware/nnet_utils/nnet_activation.h:81) [16]  (0 ns)
	'store' operation (firmware/nnet_utils/nnet_activation.h:81) of variable 'datareg.V', firmware/nnet_utils/nnet_activation.h:81 on array 'res_V' [18]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
