// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

// DATE "01/25/2024 17:05:14"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module DE1_SoC_fifo (
	CLOCK_50,
	SW,
	KEY,
	LEDR,
	HEX0,
	HEX1,
	HEX4,
	HEX5);
input 	logic CLOCK_50 ;
input 	logic [9:0] SW ;
input 	logic [3:0] KEY ;
output 	logic [9:0] LEDR ;
output 	logic [6:0] HEX0 ;
output 	logic [6:0] HEX1 ;
output 	logic [6:0] HEX4 ;
output 	logic [6:0] HEX5 ;

// Design Ports Information
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \KEY[1]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \KEY[0]~input_o ;
wire \fifo_task3|FC|writeAddr~3_combout ;
wire \KEY[2]~input_o ;
wire \Selector0~0_combout ;
wire \ns[0]~0_combout ;
wire \fifo_task3|FC|writeAddr~4_combout ;
wire \fifo_task3|FC|readAddr~1_combout ;
wire \KEY[3]~input_o ;
wire \Selector1~0_combout ;
wire \ns1[0]~0_combout ;
wire \fifo_task3|FC|readAddr[3]~0_combout ;
wire \fifo_task3|FC|Add1~2_combout ;
wire \fifo_task3|FC|Add1~0_combout ;
wire \fifo_task3|FC|Add1~1_combout ;
wire \fifo_task3|FC|Equal1~0_combout ;
wire \fifo_task3|FC|writeAddr~2_combout ;
wire \fifo_task3|FC|Equal1~1_combout ;
wire \fifo_task3|FC|full~q ;
wire \fifo_task3|FC|writeAddr[3]~1_combout ;
wire \fifo_task3|FC|writeAddr~0_combout ;
wire \fifo_task3|FC|Equal0~0_combout ;
wire \fifo_task3|FC|Equal0~1_combout ;
wire \fifo_task3|FC|empty~q ;
wire \SW[3]~input_o ;
wire \fifo_task3|ram2port|memory_array~40_combout ;
wire \fifo_task3|ram2port|memory_array~3_q ;
wire \fifo_task3|ram2port|memory_array~27feeder_combout ;
wire \fifo_task3|ram2port|memory_array~43_combout ;
wire \fifo_task3|ram2port|memory_array~27_q ;
wire \fifo_task3|ram2port|memory_array~41_combout ;
wire \fifo_task3|ram2port|memory_array~11_q ;
wire \fifo_task3|ram2port|memory_array~42_combout ;
wire \fifo_task3|ram2port|memory_array~19_q ;
wire \fifo_task3|ram2port|memory_array~35_combout ;
wire \SW[2]~input_o ;
wire \fifo_task3|ram2port|memory_array~18feeder_combout ;
wire \fifo_task3|ram2port|memory_array~18_q ;
wire \fifo_task3|ram2port|memory_array~10_q ;
wire \fifo_task3|ram2port|memory_array~26_q ;
wire \fifo_task3|ram2port|memory_array~2_q ;
wire \fifo_task3|ram2port|memory_array~34_combout ;
wire \fifo_task3|ram2port|data_out[2]~DUPLICATE_q ;
wire \SW[1]~input_o ;
wire \fifo_task3|ram2port|memory_array~17_q ;
wire \fifo_task3|ram2port|memory_array~9_q ;
wire \fifo_task3|ram2port|memory_array~1_q ;
wire \fifo_task3|ram2port|memory_array~25_q ;
wire \fifo_task3|ram2port|memory_array~33_combout ;
wire \SW[0]~input_o ;
wire \fifo_task3|ram2port|memory_array~24_q ;
wire \fifo_task3|ram2port|memory_array~0_q ;
wire \fifo_task3|ram2port|memory_array~8_q ;
wire \fifo_task3|ram2port|memory_array~16feeder_combout ;
wire \fifo_task3|ram2port|memory_array~16_q ;
wire \fifo_task3|ram2port|memory_array~32_combout ;
wire \zero|WideOr6~0_combout ;
wire \zero|WideOr5~0_combout ;
wire \fifo_task3|ram2port|data_out[1]~DUPLICATE_q ;
wire \zero|WideOr4~0_combout ;
wire \zero|WideOr3~0_combout ;
wire \zero|WideOr2~0_combout ;
wire \zero|WideOr1~0_combout ;
wire \zero|WideOr0~0_combout ;
wire \SW[7]~input_o ;
wire \fifo_task3|ram2port|memory_array~23_q ;
wire \fifo_task3|ram2port|memory_array~15_q ;
wire \fifo_task3|ram2port|memory_array~31feeder_combout ;
wire \fifo_task3|ram2port|memory_array~31_q ;
wire \fifo_task3|ram2port|memory_array~7_q ;
wire \fifo_task3|ram2port|memory_array~39_combout ;
wire \SW[6]~input_o ;
wire \fifo_task3|ram2port|memory_array~6_q ;
wire \fifo_task3|ram2port|memory_array~14_q ;
wire \fifo_task3|ram2port|memory_array~22_q ;
wire \fifo_task3|ram2port|memory_array~30_q ;
wire \fifo_task3|ram2port|memory_array~38_combout ;
wire \SW[5]~input_o ;
wire \fifo_task3|ram2port|memory_array~29feeder_combout ;
wire \fifo_task3|ram2port|memory_array~29_q ;
wire \fifo_task3|ram2port|memory_array~13_q ;
wire \fifo_task3|ram2port|memory_array~5_q ;
wire \fifo_task3|ram2port|memory_array~21_q ;
wire \fifo_task3|ram2port|memory_array~37_combout ;
wire \SW[4]~input_o ;
wire \fifo_task3|ram2port|memory_array~28_q ;
wire \fifo_task3|ram2port|memory_array~20_q ;
wire \fifo_task3|ram2port|memory_array~4_q ;
wire \fifo_task3|ram2port|memory_array~12_q ;
wire \fifo_task3|ram2port|memory_array~36_combout ;
wire \one|WideOr6~0_combout ;
wire \one|WideOr5~0_combout ;
wire \one|WideOr4~0_combout ;
wire \one|WideOr3~0_combout ;
wire \one|WideOr2~0_combout ;
wire \one|WideOr1~0_combout ;
wire \one|WideOr0~0_combout ;
wire \four|WideOr6~0_combout ;
wire \four|WideOr5~0_combout ;
wire \four|WideOr4~0_combout ;
wire \four|WideOr3~0_combout ;
wire \four|WideOr2~0_combout ;
wire \four|WideOr1~0_combout ;
wire \four|WideOr0~0_combout ;
wire \five|WideOr6~0_combout ;
wire \five|WideOr5~0_combout ;
wire \five|WideOr4~0_combout ;
wire \five|WideOr3~0_combout ;
wire \five|WideOr2~0_combout ;
wire \five|WideOr1~0_combout ;
wire \five|WideOr0~0_combout ;
wire [3:0] \fifo_task3|FC|readAddr ;
wire [31:0] ps;
wire [31:0] ps1;
wire [7:0] \fifo_task3|ram2port|data_out ;
wire [3:0] \fifo_task3|FC|writeAddr ;


// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(\fifo_task3|FC|empty~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(\fifo_task3|FC|full~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(\zero|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(\zero|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(\zero|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(\zero|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(\zero|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(\zero|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\zero|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(\one|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(\one|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(\one|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(\one|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(\one|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(\one|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(!\one|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \HEX4[0]~output (
	.i(\four|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \HEX4[1]~output (
	.i(\four|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \HEX4[2]~output (
	.i(\four|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \HEX4[3]~output (
	.i(\four|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \HEX4[4]~output (
	.i(\four|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \HEX4[5]~output (
	.i(\four|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \HEX4[6]~output (
	.i(!\four|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \HEX5[0]~output (
	.i(\five|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \HEX5[1]~output (
	.i(\five|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \HEX5[2]~output (
	.i(\five|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \HEX5[3]~output (
	.i(\five|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(\five|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \HEX5[5]~output (
	.i(\five|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \HEX5[6]~output (
	.i(!\five|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N18
cyclonev_lcell_comb \fifo_task3|FC|writeAddr~3 (
// Equation(s):
// \fifo_task3|FC|writeAddr~3_combout  = ( \KEY[0]~input_o  & ( !\fifo_task3|FC|writeAddr [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo_task3|FC|writeAddr [0]),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_task3|FC|writeAddr~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_task3|FC|writeAddr~3 .extended_lut = "off";
defparam \fifo_task3|FC|writeAddr~3 .lut_mask = 64'h00000000FF00FF00;
defparam \fifo_task3|FC|writeAddr~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N6
cyclonev_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = ( ps[0] & ( !\KEY[2]~input_o  ) ) # ( !ps[0] & ( (!\KEY[2]~input_o  & ps[1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[2]~input_o ),
	.datad(!ps[1]),
	.datae(gnd),
	.dataf(!ps[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~0 .extended_lut = "off";
defparam \Selector0~0 .lut_mask = 64'h00F000F0F0F0F0F0;
defparam \Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y8_N8
dffeas \ps[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ps[1]),
	.prn(vcc));
// synopsys translate_off
defparam \ps[1] .is_wysiwyg = "true";
defparam \ps[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N39
cyclonev_lcell_comb \ns[0]~0 (
// Equation(s):
// \ns[0]~0_combout  = ( !ps[0] & ( (!ps[1] & !\KEY[2]~input_o ) ) )

	.dataa(gnd),
	.datab(!ps[1]),
	.datac(!\KEY[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!ps[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ns[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ns[0]~0 .extended_lut = "off";
defparam \ns[0]~0 .lut_mask = 64'hC0C0C0C000000000;
defparam \ns[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y8_N26
dffeas \ps[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ns[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ps[0]),
	.prn(vcc));
// synopsys translate_off
defparam \ps[0] .is_wysiwyg = "true";
defparam \ps[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N3
cyclonev_lcell_comb \fifo_task3|FC|writeAddr~4 (
// Equation(s):
// \fifo_task3|FC|writeAddr~4_combout  = ( \fifo_task3|FC|writeAddr [0] & ( (\KEY[0]~input_o  & !\fifo_task3|FC|writeAddr [1]) ) ) # ( !\fifo_task3|FC|writeAddr [0] & ( (\KEY[0]~input_o  & \fifo_task3|FC|writeAddr [1]) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo_task3|FC|writeAddr [1]),
	.datae(gnd),
	.dataf(!\fifo_task3|FC|writeAddr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_task3|FC|writeAddr~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_task3|FC|writeAddr~4 .extended_lut = "off";
defparam \fifo_task3|FC|writeAddr~4 .lut_mask = 64'h0055005555005500;
defparam \fifo_task3|FC|writeAddr~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y8_N5
dffeas \fifo_task3|FC|writeAddr[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo_task3|FC|writeAddr~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_task3|FC|writeAddr[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_task3|FC|writeAddr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_task3|FC|writeAddr[1] .is_wysiwyg = "true";
defparam \fifo_task3|FC|writeAddr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N51
cyclonev_lcell_comb \fifo_task3|FC|readAddr~1 (
// Equation(s):
// \fifo_task3|FC|readAddr~1_combout  = ( \KEY[0]~input_o  & ( !\fifo_task3|FC|readAddr [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo_task3|FC|readAddr [0]),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_task3|FC|readAddr~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_task3|FC|readAddr~1 .extended_lut = "off";
defparam \fifo_task3|FC|readAddr~1 .lut_mask = 64'h00000000FF00FF00;
defparam \fifo_task3|FC|readAddr~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N54
cyclonev_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = ( ps1[0] & ( !\KEY[3]~input_o  ) ) # ( !ps1[0] & ( (!\KEY[3]~input_o  & ps1[1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[3]~input_o ),
	.datad(!ps1[1]),
	.datae(gnd),
	.dataf(!ps1[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~0 .extended_lut = "off";
defparam \Selector1~0 .lut_mask = 64'h00F000F0F0F0F0F0;
defparam \Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y8_N56
dffeas \ps1[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ps1[1]),
	.prn(vcc));
// synopsys translate_off
defparam \ps1[1] .is_wysiwyg = "true";
defparam \ps1[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N9
cyclonev_lcell_comb \ns1[0]~0 (
// Equation(s):
// \ns1[0]~0_combout  = ( !ps1[1] & ( (!\KEY[3]~input_o  & !ps1[0]) ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!ps1[0]),
	.datae(gnd),
	.dataf(!ps1[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ns1[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ns1[0]~0 .extended_lut = "off";
defparam \ns1[0]~0 .lut_mask = 64'hAA00AA0000000000;
defparam \ns1[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y8_N11
dffeas \ps1[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ns1[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ps1[0]),
	.prn(vcc));
// synopsys translate_off
defparam \ps1[0] .is_wysiwyg = "true";
defparam \ps1[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N0
cyclonev_lcell_comb \fifo_task3|FC|readAddr[3]~0 (
// Equation(s):
// \fifo_task3|FC|readAddr[3]~0_combout  = ( \fifo_task3|FC|empty~q  & ( !\KEY[0]~input_o  ) ) # ( !\fifo_task3|FC|empty~q  & ( (!\KEY[0]~input_o ) # ((ps1[0] & !ps1[1])) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!ps1[0]),
	.datac(!ps1[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fifo_task3|FC|empty~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_task3|FC|readAddr[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_task3|FC|readAddr[3]~0 .extended_lut = "off";
defparam \fifo_task3|FC|readAddr[3]~0 .lut_mask = 64'hBABABABAAAAAAAAA;
defparam \fifo_task3|FC|readAddr[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y8_N53
dffeas \fifo_task3|FC|readAddr[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo_task3|FC|readAddr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_task3|FC|readAddr[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_task3|FC|readAddr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_task3|FC|readAddr[0] .is_wysiwyg = "true";
defparam \fifo_task3|FC|readAddr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N42
cyclonev_lcell_comb \fifo_task3|FC|Add1~2 (
// Equation(s):
// \fifo_task3|FC|Add1~2_combout  = ( \fifo_task3|FC|readAddr [0] & ( !\fifo_task3|FC|readAddr [1] ) ) # ( !\fifo_task3|FC|readAddr [0] & ( \fifo_task3|FC|readAddr [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo_task3|FC|readAddr [1]),
	.datae(gnd),
	.dataf(!\fifo_task3|FC|readAddr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_task3|FC|Add1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_task3|FC|Add1~2 .extended_lut = "off";
defparam \fifo_task3|FC|Add1~2 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \fifo_task3|FC|Add1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y8_N44
dffeas \fifo_task3|FC|readAddr[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo_task3|FC|Add1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\fifo_task3|FC|readAddr[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_task3|FC|readAddr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_task3|FC|readAddr[1] .is_wysiwyg = "true";
defparam \fifo_task3|FC|readAddr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N48
cyclonev_lcell_comb \fifo_task3|FC|Add1~0 (
// Equation(s):
// \fifo_task3|FC|Add1~0_combout  = ( \fifo_task3|FC|readAddr [0] & ( !\fifo_task3|FC|readAddr [1] $ (!\fifo_task3|FC|readAddr [2]) ) ) # ( !\fifo_task3|FC|readAddr [0] & ( \fifo_task3|FC|readAddr [2] ) )

	.dataa(gnd),
	.datab(!\fifo_task3|FC|readAddr [1]),
	.datac(gnd),
	.datad(!\fifo_task3|FC|readAddr [2]),
	.datae(gnd),
	.dataf(!\fifo_task3|FC|readAddr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_task3|FC|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_task3|FC|Add1~0 .extended_lut = "off";
defparam \fifo_task3|FC|Add1~0 .lut_mask = 64'h00FF00FF33CC33CC;
defparam \fifo_task3|FC|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y8_N50
dffeas \fifo_task3|FC|readAddr[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo_task3|FC|Add1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\fifo_task3|FC|readAddr[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_task3|FC|readAddr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_task3|FC|readAddr[2] .is_wysiwyg = "true";
defparam \fifo_task3|FC|readAddr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N30
cyclonev_lcell_comb \fifo_task3|FC|Add1~1 (
// Equation(s):
// \fifo_task3|FC|Add1~1_combout  = ( \fifo_task3|FC|readAddr [0] & ( !\fifo_task3|FC|readAddr [3] $ (((!\fifo_task3|FC|readAddr [1]) # (!\fifo_task3|FC|readAddr [2]))) ) ) # ( !\fifo_task3|FC|readAddr [0] & ( \fifo_task3|FC|readAddr [3] ) )

	.dataa(gnd),
	.datab(!\fifo_task3|FC|readAddr [1]),
	.datac(!\fifo_task3|FC|readAddr [2]),
	.datad(!\fifo_task3|FC|readAddr [3]),
	.datae(gnd),
	.dataf(!\fifo_task3|FC|readAddr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_task3|FC|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_task3|FC|Add1~1 .extended_lut = "off";
defparam \fifo_task3|FC|Add1~1 .lut_mask = 64'h00FF00FF03FC03FC;
defparam \fifo_task3|FC|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y8_N32
dffeas \fifo_task3|FC|readAddr[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo_task3|FC|Add1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\fifo_task3|FC|readAddr[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_task3|FC|readAddr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_task3|FC|readAddr[3] .is_wysiwyg = "true";
defparam \fifo_task3|FC|readAddr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N27
cyclonev_lcell_comb \fifo_task3|FC|Equal1~0 (
// Equation(s):
// \fifo_task3|FC|Equal1~0_combout  = ( \fifo_task3|FC|writeAddr [2] & ( \fifo_task3|FC|writeAddr [0] & ( (!\fifo_task3|FC|readAddr [0] & ((!\fifo_task3|FC|writeAddr [1] & (\fifo_task3|FC|readAddr [1] & \fifo_task3|FC|readAddr [2])) # 
// (\fifo_task3|FC|writeAddr [1] & (!\fifo_task3|FC|readAddr [1] & !\fifo_task3|FC|readAddr [2])))) ) ) ) # ( !\fifo_task3|FC|writeAddr [2] & ( \fifo_task3|FC|writeAddr [0] & ( (!\fifo_task3|FC|readAddr [0] & ((!\fifo_task3|FC|writeAddr [1] & 
// (\fifo_task3|FC|readAddr [1] & !\fifo_task3|FC|readAddr [2])) # (\fifo_task3|FC|writeAddr [1] & (!\fifo_task3|FC|readAddr [1] & \fifo_task3|FC|readAddr [2])))) ) ) ) # ( \fifo_task3|FC|writeAddr [2] & ( !\fifo_task3|FC|writeAddr [0] & ( 
// (\fifo_task3|FC|readAddr [2] & (\fifo_task3|FC|readAddr [0] & (!\fifo_task3|FC|writeAddr [1] $ (\fifo_task3|FC|readAddr [1])))) ) ) ) # ( !\fifo_task3|FC|writeAddr [2] & ( !\fifo_task3|FC|writeAddr [0] & ( (!\fifo_task3|FC|readAddr [2] & 
// (\fifo_task3|FC|readAddr [0] & (!\fifo_task3|FC|writeAddr [1] $ (\fifo_task3|FC|readAddr [1])))) ) ) )

	.dataa(!\fifo_task3|FC|writeAddr [1]),
	.datab(!\fifo_task3|FC|readAddr [1]),
	.datac(!\fifo_task3|FC|readAddr [2]),
	.datad(!\fifo_task3|FC|readAddr [0]),
	.datae(!\fifo_task3|FC|writeAddr [2]),
	.dataf(!\fifo_task3|FC|writeAddr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_task3|FC|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_task3|FC|Equal1~0 .extended_lut = "off";
defparam \fifo_task3|FC|Equal1~0 .lut_mask = 64'h0090000924004200;
defparam \fifo_task3|FC|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N12
cyclonev_lcell_comb \fifo_task3|FC|writeAddr~2 (
// Equation(s):
// \fifo_task3|FC|writeAddr~2_combout  = ( \fifo_task3|FC|writeAddr [0] & ( \fifo_task3|FC|writeAddr [2] & ( (\KEY[0]~input_o  & (!\fifo_task3|FC|writeAddr [1] $ (!\fifo_task3|FC|writeAddr [3]))) ) ) ) # ( !\fifo_task3|FC|writeAddr [0] & ( 
// \fifo_task3|FC|writeAddr [2] & ( (\KEY[0]~input_o  & \fifo_task3|FC|writeAddr [3]) ) ) ) # ( \fifo_task3|FC|writeAddr [0] & ( !\fifo_task3|FC|writeAddr [2] & ( (\KEY[0]~input_o  & \fifo_task3|FC|writeAddr [3]) ) ) ) # ( !\fifo_task3|FC|writeAddr [0] & ( 
// !\fifo_task3|FC|writeAddr [2] & ( (\KEY[0]~input_o  & \fifo_task3|FC|writeAddr [3]) ) ) )

	.dataa(!\fifo_task3|FC|writeAddr [1]),
	.datab(!\KEY[0]~input_o ),
	.datac(!\fifo_task3|FC|writeAddr [3]),
	.datad(gnd),
	.datae(!\fifo_task3|FC|writeAddr [0]),
	.dataf(!\fifo_task3|FC|writeAddr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_task3|FC|writeAddr~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_task3|FC|writeAddr~2 .extended_lut = "off";
defparam \fifo_task3|FC|writeAddr~2 .lut_mask = 64'h0303030303031212;
defparam \fifo_task3|FC|writeAddr~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y8_N23
dffeas \fifo_task3|FC|writeAddr[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_task3|FC|writeAddr~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_task3|FC|writeAddr[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_task3|FC|writeAddr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_task3|FC|writeAddr[3] .is_wysiwyg = "true";
defparam \fifo_task3|FC|writeAddr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N12
cyclonev_lcell_comb \fifo_task3|FC|Equal1~1 (
// Equation(s):
// \fifo_task3|FC|Equal1~1_combout  = ( \fifo_task3|FC|writeAddr [3] & ( \fifo_task3|FC|writeAddr [0] & ( (\fifo_task3|FC|readAddr [3] & (\fifo_task3|FC|Equal1~0_combout  & ((!\fifo_task3|FC|writeAddr [1]) # (!\fifo_task3|FC|writeAddr [2])))) ) ) ) # ( 
// !\fifo_task3|FC|writeAddr [3] & ( \fifo_task3|FC|writeAddr [0] & ( (\fifo_task3|FC|Equal1~0_combout  & (!\fifo_task3|FC|readAddr [3] $ (((\fifo_task3|FC|writeAddr [1] & \fifo_task3|FC|writeAddr [2]))))) ) ) ) # ( \fifo_task3|FC|writeAddr [3] & ( 
// !\fifo_task3|FC|writeAddr [0] & ( (\fifo_task3|FC|readAddr [3] & \fifo_task3|FC|Equal1~0_combout ) ) ) ) # ( !\fifo_task3|FC|writeAddr [3] & ( !\fifo_task3|FC|writeAddr [0] & ( (!\fifo_task3|FC|readAddr [3] & \fifo_task3|FC|Equal1~0_combout ) ) ) )

	.dataa(!\fifo_task3|FC|writeAddr [1]),
	.datab(!\fifo_task3|FC|readAddr [3]),
	.datac(!\fifo_task3|FC|Equal1~0_combout ),
	.datad(!\fifo_task3|FC|writeAddr [2]),
	.datae(!\fifo_task3|FC|writeAddr [3]),
	.dataf(!\fifo_task3|FC|writeAddr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_task3|FC|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_task3|FC|Equal1~1 .extended_lut = "off";
defparam \fifo_task3|FC|Equal1~1 .lut_mask = 64'h0C0C03030C090302;
defparam \fifo_task3|FC|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y8_N14
dffeas \fifo_task3|FC|full (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo_task3|FC|Equal1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_task3|FC|full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_task3|FC|full .is_wysiwyg = "true";
defparam \fifo_task3|FC|full .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N33
cyclonev_lcell_comb \fifo_task3|FC|writeAddr[3]~1 (
// Equation(s):
// \fifo_task3|FC|writeAddr[3]~1_combout  = ( \fifo_task3|FC|full~q  & ( !\KEY[0]~input_o  ) ) # ( !\fifo_task3|FC|full~q  & ( (!\KEY[0]~input_o ) # ((ps[0] & !ps[1])) ) )

	.dataa(!ps[0]),
	.datab(gnd),
	.datac(!ps[1]),
	.datad(!\KEY[0]~input_o ),
	.datae(gnd),
	.dataf(!\fifo_task3|FC|full~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_task3|FC|writeAddr[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_task3|FC|writeAddr[3]~1 .extended_lut = "off";
defparam \fifo_task3|FC|writeAddr[3]~1 .lut_mask = 64'hFF50FF50FF00FF00;
defparam \fifo_task3|FC|writeAddr[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y8_N20
dffeas \fifo_task3|FC|writeAddr[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo_task3|FC|writeAddr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_task3|FC|writeAddr[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_task3|FC|writeAddr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_task3|FC|writeAddr[0] .is_wysiwyg = "true";
defparam \fifo_task3|FC|writeAddr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N24
cyclonev_lcell_comb \fifo_task3|FC|writeAddr~0 (
// Equation(s):
// \fifo_task3|FC|writeAddr~0_combout  = ( \fifo_task3|FC|writeAddr [1] & ( (\KEY[0]~input_o  & (!\fifo_task3|FC|writeAddr [0] $ (!\fifo_task3|FC|writeAddr [2]))) ) ) # ( !\fifo_task3|FC|writeAddr [1] & ( (\KEY[0]~input_o  & \fifo_task3|FC|writeAddr [2]) ) )

	.dataa(!\fifo_task3|FC|writeAddr [0]),
	.datab(gnd),
	.datac(!\KEY[0]~input_o ),
	.datad(!\fifo_task3|FC|writeAddr [2]),
	.datae(gnd),
	.dataf(!\fifo_task3|FC|writeAddr [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_task3|FC|writeAddr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_task3|FC|writeAddr~0 .extended_lut = "off";
defparam \fifo_task3|FC|writeAddr~0 .lut_mask = 64'h000F000F050A050A;
defparam \fifo_task3|FC|writeAddr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y8_N26
dffeas \fifo_task3|FC|writeAddr[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo_task3|FC|writeAddr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_task3|FC|writeAddr[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_task3|FC|writeAddr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_task3|FC|writeAddr[2] .is_wysiwyg = "true";
defparam \fifo_task3|FC|writeAddr[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N9
cyclonev_lcell_comb \fifo_task3|FC|Equal0~0 (
// Equation(s):
// \fifo_task3|FC|Equal0~0_combout  = ( \fifo_task3|FC|writeAddr [0] & ( (\fifo_task3|FC|readAddr [0] & (!\fifo_task3|FC|readAddr [1] $ (\fifo_task3|FC|writeAddr [1]))) ) ) # ( !\fifo_task3|FC|writeAddr [0] & ( (!\fifo_task3|FC|readAddr [0] & 
// (!\fifo_task3|FC|readAddr [1] $ (\fifo_task3|FC|writeAddr [1]))) ) )

	.dataa(!\fifo_task3|FC|readAddr [0]),
	.datab(gnd),
	.datac(!\fifo_task3|FC|readAddr [1]),
	.datad(!\fifo_task3|FC|writeAddr [1]),
	.datae(gnd),
	.dataf(!\fifo_task3|FC|writeAddr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_task3|FC|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_task3|FC|Equal0~0 .extended_lut = "off";
defparam \fifo_task3|FC|Equal0~0 .lut_mask = 64'hA00AA00A50055005;
defparam \fifo_task3|FC|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N48
cyclonev_lcell_comb \fifo_task3|FC|Equal0~1 (
// Equation(s):
// \fifo_task3|FC|Equal0~1_combout  = ( \fifo_task3|FC|readAddr [2] & ( \fifo_task3|FC|readAddr [3] & ( (\fifo_task3|FC|writeAddr [2] & (\fifo_task3|FC|writeAddr [3] & \fifo_task3|FC|Equal0~0_combout )) ) ) ) # ( !\fifo_task3|FC|readAddr [2] & ( 
// \fifo_task3|FC|readAddr [3] & ( (!\fifo_task3|FC|writeAddr [2] & (\fifo_task3|FC|writeAddr [3] & \fifo_task3|FC|Equal0~0_combout )) ) ) ) # ( \fifo_task3|FC|readAddr [2] & ( !\fifo_task3|FC|readAddr [3] & ( (\fifo_task3|FC|writeAddr [2] & 
// (!\fifo_task3|FC|writeAddr [3] & \fifo_task3|FC|Equal0~0_combout )) ) ) ) # ( !\fifo_task3|FC|readAddr [2] & ( !\fifo_task3|FC|readAddr [3] & ( (!\fifo_task3|FC|writeAddr [2] & (!\fifo_task3|FC|writeAddr [3] & \fifo_task3|FC|Equal0~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\fifo_task3|FC|writeAddr [2]),
	.datac(!\fifo_task3|FC|writeAddr [3]),
	.datad(!\fifo_task3|FC|Equal0~0_combout ),
	.datae(!\fifo_task3|FC|readAddr [2]),
	.dataf(!\fifo_task3|FC|readAddr [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_task3|FC|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_task3|FC|Equal0~1 .extended_lut = "off";
defparam \fifo_task3|FC|Equal0~1 .lut_mask = 64'h00C00030000C0003;
defparam \fifo_task3|FC|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y8_N50
dffeas \fifo_task3|FC|empty (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo_task3|FC|Equal0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_task3|FC|empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_task3|FC|empty .is_wysiwyg = "true";
defparam \fifo_task3|FC|empty .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N36
cyclonev_lcell_comb \fifo_task3|ram2port|memory_array~40 (
// Equation(s):
// \fifo_task3|ram2port|memory_array~40_combout  = ( !\fifo_task3|FC|full~q  & ( (ps[0] & (!ps[1] & (!\fifo_task3|FC|writeAddr [0] & !\fifo_task3|FC|writeAddr [1]))) ) )

	.dataa(!ps[0]),
	.datab(!ps[1]),
	.datac(!\fifo_task3|FC|writeAddr [0]),
	.datad(!\fifo_task3|FC|writeAddr [1]),
	.datae(gnd),
	.dataf(!\fifo_task3|FC|full~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_task3|ram2port|memory_array~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_task3|ram2port|memory_array~40 .extended_lut = "off";
defparam \fifo_task3|ram2port|memory_array~40 .lut_mask = 64'h4000400000000000;
defparam \fifo_task3|ram2port|memory_array~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y8_N25
dffeas \fifo_task3|ram2port|memory_array~3 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_task3|ram2port|memory_array~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_task3|ram2port|memory_array~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_task3|ram2port|memory_array~3 .is_wysiwyg = "true";
defparam \fifo_task3|ram2port|memory_array~3 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N18
cyclonev_lcell_comb \fifo_task3|ram2port|memory_array~27feeder (
// Equation(s):
// \fifo_task3|ram2port|memory_array~27feeder_combout  = \SW[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_task3|ram2port|memory_array~27feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_task3|ram2port|memory_array~27feeder .extended_lut = "off";
defparam \fifo_task3|ram2port|memory_array~27feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \fifo_task3|ram2port|memory_array~27feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N21
cyclonev_lcell_comb \fifo_task3|ram2port|memory_array~43 (
// Equation(s):
// \fifo_task3|ram2port|memory_array~43_combout  = ( \fifo_task3|FC|writeAddr [0] & ( (!ps[1] & (!\fifo_task3|FC|full~q  & (ps[0] & \fifo_task3|FC|writeAddr [1]))) ) )

	.dataa(!ps[1]),
	.datab(!\fifo_task3|FC|full~q ),
	.datac(!ps[0]),
	.datad(!\fifo_task3|FC|writeAddr [1]),
	.datae(gnd),
	.dataf(!\fifo_task3|FC|writeAddr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_task3|ram2port|memory_array~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_task3|ram2port|memory_array~43 .extended_lut = "off";
defparam \fifo_task3|ram2port|memory_array~43 .lut_mask = 64'h0000000000080008;
defparam \fifo_task3|ram2port|memory_array~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y8_N19
dffeas \fifo_task3|ram2port|memory_array~27 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo_task3|ram2port|memory_array~27feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_task3|ram2port|memory_array~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_task3|ram2port|memory_array~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_task3|ram2port|memory_array~27 .is_wysiwyg = "true";
defparam \fifo_task3|ram2port|memory_array~27 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N45
cyclonev_lcell_comb \fifo_task3|ram2port|memory_array~41 (
// Equation(s):
// \fifo_task3|ram2port|memory_array~41_combout  = ( \fifo_task3|FC|writeAddr [0] & ( (ps[0] & (!ps[1] & (!\fifo_task3|FC|full~q  & !\fifo_task3|FC|writeAddr [1]))) ) )

	.dataa(!ps[0]),
	.datab(!ps[1]),
	.datac(!\fifo_task3|FC|full~q ),
	.datad(!\fifo_task3|FC|writeAddr [1]),
	.datae(gnd),
	.dataf(!\fifo_task3|FC|writeAddr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_task3|ram2port|memory_array~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_task3|ram2port|memory_array~41 .extended_lut = "off";
defparam \fifo_task3|ram2port|memory_array~41 .lut_mask = 64'h0000000040004000;
defparam \fifo_task3|ram2port|memory_array~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y8_N7
dffeas \fifo_task3|ram2port|memory_array~11 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_task3|ram2port|memory_array~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_task3|ram2port|memory_array~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_task3|ram2port|memory_array~11 .is_wysiwyg = "true";
defparam \fifo_task3|ram2port|memory_array~11 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N57
cyclonev_lcell_comb \fifo_task3|ram2port|memory_array~42 (
// Equation(s):
// \fifo_task3|ram2port|memory_array~42_combout  = ( !\fifo_task3|FC|writeAddr [0] & ( (ps[0] & (!\fifo_task3|FC|full~q  & (!ps[1] & \fifo_task3|FC|writeAddr [1]))) ) )

	.dataa(!ps[0]),
	.datab(!\fifo_task3|FC|full~q ),
	.datac(!ps[1]),
	.datad(!\fifo_task3|FC|writeAddr [1]),
	.datae(gnd),
	.dataf(!\fifo_task3|FC|writeAddr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_task3|ram2port|memory_array~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_task3|ram2port|memory_array~42 .extended_lut = "off";
defparam \fifo_task3|ram2port|memory_array~42 .lut_mask = 64'h0040004000000000;
defparam \fifo_task3|ram2port|memory_array~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y8_N31
dffeas \fifo_task3|ram2port|memory_array~19 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_task3|ram2port|memory_array~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_task3|ram2port|memory_array~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_task3|ram2port|memory_array~19 .is_wysiwyg = "true";
defparam \fifo_task3|ram2port|memory_array~19 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N9
cyclonev_lcell_comb \fifo_task3|ram2port|memory_array~35 (
// Equation(s):
// \fifo_task3|ram2port|memory_array~35_combout  = ( \fifo_task3|ram2port|memory_array~11_q  & ( \fifo_task3|ram2port|memory_array~19_q  & ( (!\fifo_task3|FC|readAddr [0] & (((\fifo_task3|ram2port|memory_array~3_q )) # (\fifo_task3|FC|readAddr [1]))) # 
// (\fifo_task3|FC|readAddr [0] & ((!\fifo_task3|FC|readAddr [1]) # ((\fifo_task3|ram2port|memory_array~27_q )))) ) ) ) # ( !\fifo_task3|ram2port|memory_array~11_q  & ( \fifo_task3|ram2port|memory_array~19_q  & ( (!\fifo_task3|FC|readAddr [0] & 
// (((\fifo_task3|ram2port|memory_array~3_q )) # (\fifo_task3|FC|readAddr [1]))) # (\fifo_task3|FC|readAddr [0] & (\fifo_task3|FC|readAddr [1] & ((\fifo_task3|ram2port|memory_array~27_q )))) ) ) ) # ( \fifo_task3|ram2port|memory_array~11_q  & ( 
// !\fifo_task3|ram2port|memory_array~19_q  & ( (!\fifo_task3|FC|readAddr [0] & (!\fifo_task3|FC|readAddr [1] & (\fifo_task3|ram2port|memory_array~3_q ))) # (\fifo_task3|FC|readAddr [0] & ((!\fifo_task3|FC|readAddr [1]) # 
// ((\fifo_task3|ram2port|memory_array~27_q )))) ) ) ) # ( !\fifo_task3|ram2port|memory_array~11_q  & ( !\fifo_task3|ram2port|memory_array~19_q  & ( (!\fifo_task3|FC|readAddr [0] & (!\fifo_task3|FC|readAddr [1] & (\fifo_task3|ram2port|memory_array~3_q ))) # 
// (\fifo_task3|FC|readAddr [0] & (\fifo_task3|FC|readAddr [1] & ((\fifo_task3|ram2port|memory_array~27_q )))) ) ) )

	.dataa(!\fifo_task3|FC|readAddr [0]),
	.datab(!\fifo_task3|FC|readAddr [1]),
	.datac(!\fifo_task3|ram2port|memory_array~3_q ),
	.datad(!\fifo_task3|ram2port|memory_array~27_q ),
	.datae(!\fifo_task3|ram2port|memory_array~11_q ),
	.dataf(!\fifo_task3|ram2port|memory_array~19_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_task3|ram2port|memory_array~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_task3|ram2port|memory_array~35 .extended_lut = "off";
defparam \fifo_task3|ram2port|memory_array~35 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \fifo_task3|ram2port|memory_array~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y8_N10
dffeas \fifo_task3|ram2port|data_out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo_task3|ram2port|memory_array~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_task3|ram2port|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_task3|ram2port|data_out[3] .is_wysiwyg = "true";
defparam \fifo_task3|ram2port|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N30
cyclonev_lcell_comb \fifo_task3|ram2port|memory_array~18feeder (
// Equation(s):
// \fifo_task3|ram2port|memory_array~18feeder_combout  = \SW[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_task3|ram2port|memory_array~18feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_task3|ram2port|memory_array~18feeder .extended_lut = "off";
defparam \fifo_task3|ram2port|memory_array~18feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \fifo_task3|ram2port|memory_array~18feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y8_N32
dffeas \fifo_task3|ram2port|memory_array~18 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo_task3|ram2port|memory_array~18feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_task3|ram2port|memory_array~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_task3|ram2port|memory_array~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_task3|ram2port|memory_array~18 .is_wysiwyg = "true";
defparam \fifo_task3|ram2port|memory_array~18 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y8_N14
dffeas \fifo_task3|ram2port|memory_array~10 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_task3|ram2port|memory_array~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_task3|ram2port|memory_array~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_task3|ram2port|memory_array~10 .is_wysiwyg = "true";
defparam \fifo_task3|ram2port|memory_array~10 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y8_N40
dffeas \fifo_task3|ram2port|memory_array~26 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_task3|ram2port|memory_array~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_task3|ram2port|memory_array~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_task3|ram2port|memory_array~26 .is_wysiwyg = "true";
defparam \fifo_task3|ram2port|memory_array~26 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y8_N14
dffeas \fifo_task3|ram2port|memory_array~2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_task3|ram2port|memory_array~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_task3|ram2port|memory_array~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_task3|ram2port|memory_array~2 .is_wysiwyg = "true";
defparam \fifo_task3|ram2port|memory_array~2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N45
cyclonev_lcell_comb \fifo_task3|ram2port|memory_array~34 (
// Equation(s):
// \fifo_task3|ram2port|memory_array~34_combout  = ( \fifo_task3|ram2port|memory_array~26_q  & ( \fifo_task3|ram2port|memory_array~2_q  & ( (!\fifo_task3|FC|readAddr [1] & (((!\fifo_task3|FC|readAddr [0]) # (\fifo_task3|ram2port|memory_array~10_q )))) # 
// (\fifo_task3|FC|readAddr [1] & (((\fifo_task3|FC|readAddr [0])) # (\fifo_task3|ram2port|memory_array~18_q ))) ) ) ) # ( !\fifo_task3|ram2port|memory_array~26_q  & ( \fifo_task3|ram2port|memory_array~2_q  & ( (!\fifo_task3|FC|readAddr [1] & 
// (((!\fifo_task3|FC|readAddr [0]) # (\fifo_task3|ram2port|memory_array~10_q )))) # (\fifo_task3|FC|readAddr [1] & (\fifo_task3|ram2port|memory_array~18_q  & (!\fifo_task3|FC|readAddr [0]))) ) ) ) # ( \fifo_task3|ram2port|memory_array~26_q  & ( 
// !\fifo_task3|ram2port|memory_array~2_q  & ( (!\fifo_task3|FC|readAddr [1] & (((\fifo_task3|FC|readAddr [0] & \fifo_task3|ram2port|memory_array~10_q )))) # (\fifo_task3|FC|readAddr [1] & (((\fifo_task3|FC|readAddr [0])) # 
// (\fifo_task3|ram2port|memory_array~18_q ))) ) ) ) # ( !\fifo_task3|ram2port|memory_array~26_q  & ( !\fifo_task3|ram2port|memory_array~2_q  & ( (!\fifo_task3|FC|readAddr [1] & (((\fifo_task3|FC|readAddr [0] & \fifo_task3|ram2port|memory_array~10_q )))) # 
// (\fifo_task3|FC|readAddr [1] & (\fifo_task3|ram2port|memory_array~18_q  & (!\fifo_task3|FC|readAddr [0]))) ) ) )

	.dataa(!\fifo_task3|ram2port|memory_array~18_q ),
	.datab(!\fifo_task3|FC|readAddr [1]),
	.datac(!\fifo_task3|FC|readAddr [0]),
	.datad(!\fifo_task3|ram2port|memory_array~10_q ),
	.datae(!\fifo_task3|ram2port|memory_array~26_q ),
	.dataf(!\fifo_task3|ram2port|memory_array~2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_task3|ram2port|memory_array~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_task3|ram2port|memory_array~34 .extended_lut = "off";
defparam \fifo_task3|ram2port|memory_array~34 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \fifo_task3|ram2port|memory_array~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y8_N46
dffeas \fifo_task3|ram2port|data_out[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo_task3|ram2port|memory_array~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_task3|ram2port|data_out[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_task3|ram2port|data_out[2]~DUPLICATE .is_wysiwyg = "true";
defparam \fifo_task3|ram2port|data_out[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X84_Y8_N40
dffeas \fifo_task3|ram2port|memory_array~17 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_task3|ram2port|memory_array~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_task3|ram2port|memory_array~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_task3|ram2port|memory_array~17 .is_wysiwyg = "true";
defparam \fifo_task3|ram2port|memory_array~17 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y8_N46
dffeas \fifo_task3|ram2port|memory_array~9 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_task3|ram2port|memory_array~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_task3|ram2port|memory_array~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_task3|ram2port|memory_array~9 .is_wysiwyg = "true";
defparam \fifo_task3|ram2port|memory_array~9 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y8_N29
dffeas \fifo_task3|ram2port|memory_array~1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_task3|ram2port|memory_array~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_task3|ram2port|memory_array~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_task3|ram2port|memory_array~1 .is_wysiwyg = "true";
defparam \fifo_task3|ram2port|memory_array~1 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y8_N1
dffeas \fifo_task3|ram2port|memory_array~25 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_task3|ram2port|memory_array~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_task3|ram2port|memory_array~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_task3|ram2port|memory_array~25 .is_wysiwyg = "true";
defparam \fifo_task3|ram2port|memory_array~25 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N12
cyclonev_lcell_comb \fifo_task3|ram2port|memory_array~33 (
// Equation(s):
// \fifo_task3|ram2port|memory_array~33_combout  = ( \fifo_task3|ram2port|memory_array~1_q  & ( \fifo_task3|ram2port|memory_array~25_q  & ( (!\fifo_task3|FC|readAddr [0] & (((!\fifo_task3|FC|readAddr [1])) # (\fifo_task3|ram2port|memory_array~17_q ))) # 
// (\fifo_task3|FC|readAddr [0] & (((\fifo_task3|ram2port|memory_array~9_q ) # (\fifo_task3|FC|readAddr [1])))) ) ) ) # ( !\fifo_task3|ram2port|memory_array~1_q  & ( \fifo_task3|ram2port|memory_array~25_q  & ( (!\fifo_task3|FC|readAddr [0] & 
// (\fifo_task3|ram2port|memory_array~17_q  & (\fifo_task3|FC|readAddr [1]))) # (\fifo_task3|FC|readAddr [0] & (((\fifo_task3|ram2port|memory_array~9_q ) # (\fifo_task3|FC|readAddr [1])))) ) ) ) # ( \fifo_task3|ram2port|memory_array~1_q  & ( 
// !\fifo_task3|ram2port|memory_array~25_q  & ( (!\fifo_task3|FC|readAddr [0] & (((!\fifo_task3|FC|readAddr [1])) # (\fifo_task3|ram2port|memory_array~17_q ))) # (\fifo_task3|FC|readAddr [0] & (((!\fifo_task3|FC|readAddr [1] & 
// \fifo_task3|ram2port|memory_array~9_q )))) ) ) ) # ( !\fifo_task3|ram2port|memory_array~1_q  & ( !\fifo_task3|ram2port|memory_array~25_q  & ( (!\fifo_task3|FC|readAddr [0] & (\fifo_task3|ram2port|memory_array~17_q  & (\fifo_task3|FC|readAddr [1]))) # 
// (\fifo_task3|FC|readAddr [0] & (((!\fifo_task3|FC|readAddr [1] & \fifo_task3|ram2port|memory_array~9_q )))) ) ) )

	.dataa(!\fifo_task3|ram2port|memory_array~17_q ),
	.datab(!\fifo_task3|FC|readAddr [0]),
	.datac(!\fifo_task3|FC|readAddr [1]),
	.datad(!\fifo_task3|ram2port|memory_array~9_q ),
	.datae(!\fifo_task3|ram2port|memory_array~1_q ),
	.dataf(!\fifo_task3|ram2port|memory_array~25_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_task3|ram2port|memory_array~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_task3|ram2port|memory_array~33 .extended_lut = "off";
defparam \fifo_task3|ram2port|memory_array~33 .lut_mask = 64'h0434C4F40737C7F7;
defparam \fifo_task3|ram2port|memory_array~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y8_N14
dffeas \fifo_task3|ram2port|data_out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo_task3|ram2port|memory_array~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_task3|ram2port|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_task3|ram2port|data_out[1] .is_wysiwyg = "true";
defparam \fifo_task3|ram2port|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X82_Y8_N46
dffeas \fifo_task3|ram2port|memory_array~24 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_task3|ram2port|memory_array~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_task3|ram2port|memory_array~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_task3|ram2port|memory_array~24 .is_wysiwyg = "true";
defparam \fifo_task3|ram2port|memory_array~24 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y8_N19
dffeas \fifo_task3|ram2port|memory_array~0 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_task3|ram2port|memory_array~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_task3|ram2port|memory_array~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_task3|ram2port|memory_array~0 .is_wysiwyg = "true";
defparam \fifo_task3|ram2port|memory_array~0 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y8_N43
dffeas \fifo_task3|ram2port|memory_array~8 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_task3|ram2port|memory_array~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_task3|ram2port|memory_array~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_task3|ram2port|memory_array~8 .is_wysiwyg = "true";
defparam \fifo_task3|ram2port|memory_array~8 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N36
cyclonev_lcell_comb \fifo_task3|ram2port|memory_array~16feeder (
// Equation(s):
// \fifo_task3|ram2port|memory_array~16feeder_combout  = ( \SW[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_task3|ram2port|memory_array~16feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_task3|ram2port|memory_array~16feeder .extended_lut = "off";
defparam \fifo_task3|ram2port|memory_array~16feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo_task3|ram2port|memory_array~16feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y8_N37
dffeas \fifo_task3|ram2port|memory_array~16 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo_task3|ram2port|memory_array~16feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_task3|ram2port|memory_array~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_task3|ram2port|memory_array~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_task3|ram2port|memory_array~16 .is_wysiwyg = "true";
defparam \fifo_task3|ram2port|memory_array~16 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N24
cyclonev_lcell_comb \fifo_task3|ram2port|memory_array~32 (
// Equation(s):
// \fifo_task3|ram2port|memory_array~32_combout  = ( \fifo_task3|ram2port|memory_array~8_q  & ( \fifo_task3|ram2port|memory_array~16_q  & ( (!\fifo_task3|FC|readAddr [0] & (((\fifo_task3|ram2port|memory_array~0_q ) # (\fifo_task3|FC|readAddr [1])))) # 
// (\fifo_task3|FC|readAddr [0] & (((!\fifo_task3|FC|readAddr [1])) # (\fifo_task3|ram2port|memory_array~24_q ))) ) ) ) # ( !\fifo_task3|ram2port|memory_array~8_q  & ( \fifo_task3|ram2port|memory_array~16_q  & ( (!\fifo_task3|FC|readAddr [0] & 
// (((\fifo_task3|ram2port|memory_array~0_q ) # (\fifo_task3|FC|readAddr [1])))) # (\fifo_task3|FC|readAddr [0] & (\fifo_task3|ram2port|memory_array~24_q  & (\fifo_task3|FC|readAddr [1]))) ) ) ) # ( \fifo_task3|ram2port|memory_array~8_q  & ( 
// !\fifo_task3|ram2port|memory_array~16_q  & ( (!\fifo_task3|FC|readAddr [0] & (((!\fifo_task3|FC|readAddr [1] & \fifo_task3|ram2port|memory_array~0_q )))) # (\fifo_task3|FC|readAddr [0] & (((!\fifo_task3|FC|readAddr [1])) # 
// (\fifo_task3|ram2port|memory_array~24_q ))) ) ) ) # ( !\fifo_task3|ram2port|memory_array~8_q  & ( !\fifo_task3|ram2port|memory_array~16_q  & ( (!\fifo_task3|FC|readAddr [0] & (((!\fifo_task3|FC|readAddr [1] & \fifo_task3|ram2port|memory_array~0_q )))) # 
// (\fifo_task3|FC|readAddr [0] & (\fifo_task3|ram2port|memory_array~24_q  & (\fifo_task3|FC|readAddr [1]))) ) ) )

	.dataa(!\fifo_task3|ram2port|memory_array~24_q ),
	.datab(!\fifo_task3|FC|readAddr [0]),
	.datac(!\fifo_task3|FC|readAddr [1]),
	.datad(!\fifo_task3|ram2port|memory_array~0_q ),
	.datae(!\fifo_task3|ram2port|memory_array~8_q ),
	.dataf(!\fifo_task3|ram2port|memory_array~16_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_task3|ram2port|memory_array~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_task3|ram2port|memory_array~32 .extended_lut = "off";
defparam \fifo_task3|ram2port|memory_array~32 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \fifo_task3|ram2port|memory_array~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y8_N25
dffeas \fifo_task3|ram2port|data_out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo_task3|ram2port|memory_array~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_task3|ram2port|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_task3|ram2port|data_out[0] .is_wysiwyg = "true";
defparam \fifo_task3|ram2port|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N6
cyclonev_lcell_comb \zero|WideOr6~0 (
// Equation(s):
// \zero|WideOr6~0_combout  = ( \fifo_task3|ram2port|data_out [0] & ( (!\fifo_task3|ram2port|data_out [3] & (!\fifo_task3|ram2port|data_out[2]~DUPLICATE_q  & !\fifo_task3|ram2port|data_out [1])) # (\fifo_task3|ram2port|data_out [3] & 
// (!\fifo_task3|ram2port|data_out[2]~DUPLICATE_q  $ (!\fifo_task3|ram2port|data_out [1]))) ) ) # ( !\fifo_task3|ram2port|data_out [0] & ( (\fifo_task3|ram2port|data_out[2]~DUPLICATE_q  & !\fifo_task3|ram2port|data_out [1]) ) )

	.dataa(gnd),
	.datab(!\fifo_task3|ram2port|data_out [3]),
	.datac(!\fifo_task3|ram2port|data_out[2]~DUPLICATE_q ),
	.datad(!\fifo_task3|ram2port|data_out [1]),
	.datae(gnd),
	.dataf(!\fifo_task3|ram2port|data_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\zero|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \zero|WideOr6~0 .extended_lut = "off";
defparam \zero|WideOr6~0 .lut_mask = 64'h0F000F00C330C330;
defparam \zero|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N3
cyclonev_lcell_comb \zero|WideOr5~0 (
// Equation(s):
// \zero|WideOr5~0_combout  = ( \fifo_task3|ram2port|data_out[2]~DUPLICATE_q  & ( (!\fifo_task3|ram2port|data_out [0] & ((\fifo_task3|ram2port|data_out [1]) # (\fifo_task3|ram2port|data_out [3]))) # (\fifo_task3|ram2port|data_out [0] & 
// (!\fifo_task3|ram2port|data_out [3] $ (\fifo_task3|ram2port|data_out [1]))) ) ) # ( !\fifo_task3|ram2port|data_out[2]~DUPLICATE_q  & ( (\fifo_task3|ram2port|data_out [0] & (\fifo_task3|ram2port|data_out [3] & \fifo_task3|ram2port|data_out [1])) ) )

	.dataa(!\fifo_task3|ram2port|data_out [0]),
	.datab(gnd),
	.datac(!\fifo_task3|ram2port|data_out [3]),
	.datad(!\fifo_task3|ram2port|data_out [1]),
	.datae(gnd),
	.dataf(!\fifo_task3|ram2port|data_out[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\zero|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \zero|WideOr5~0 .extended_lut = "off";
defparam \zero|WideOr5~0 .lut_mask = 64'h000500055AAF5AAF;
defparam \zero|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y8_N47
dffeas \fifo_task3|ram2port|data_out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo_task3|ram2port|memory_array~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_task3|ram2port|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_task3|ram2port|data_out[2] .is_wysiwyg = "true";
defparam \fifo_task3|ram2port|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y8_N13
dffeas \fifo_task3|ram2port|data_out[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo_task3|ram2port|memory_array~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_task3|ram2port|data_out[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_task3|ram2port|data_out[1]~DUPLICATE .is_wysiwyg = "true";
defparam \fifo_task3|ram2port|data_out[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N48
cyclonev_lcell_comb \zero|WideOr4~0 (
// Equation(s):
// \zero|WideOr4~0_combout  = ( \fifo_task3|ram2port|data_out[1]~DUPLICATE_q  & ( \fifo_task3|ram2port|data_out [0] & ( (\fifo_task3|ram2port|data_out [2] & \fifo_task3|ram2port|data_out [3]) ) ) ) # ( \fifo_task3|ram2port|data_out[1]~DUPLICATE_q  & ( 
// !\fifo_task3|ram2port|data_out [0] & ( !\fifo_task3|ram2port|data_out [2] $ (\fifo_task3|ram2port|data_out [3]) ) ) ) # ( !\fifo_task3|ram2port|data_out[1]~DUPLICATE_q  & ( !\fifo_task3|ram2port|data_out [0] & ( (\fifo_task3|ram2port|data_out [2] & 
// \fifo_task3|ram2port|data_out [3]) ) ) )

	.dataa(gnd),
	.datab(!\fifo_task3|ram2port|data_out [2]),
	.datac(!\fifo_task3|ram2port|data_out [3]),
	.datad(gnd),
	.datae(!\fifo_task3|ram2port|data_out[1]~DUPLICATE_q ),
	.dataf(!\fifo_task3|ram2port|data_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\zero|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \zero|WideOr4~0 .extended_lut = "off";
defparam \zero|WideOr4~0 .lut_mask = 64'h0303C3C300000303;
defparam \zero|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N30
cyclonev_lcell_comb \zero|WideOr3~0 (
// Equation(s):
// \zero|WideOr3~0_combout  = ( \fifo_task3|ram2port|data_out [3] & ( \fifo_task3|ram2port|data_out [0] & ( !\fifo_task3|ram2port|data_out [1] $ (\fifo_task3|ram2port|data_out[2]~DUPLICATE_q ) ) ) ) # ( !\fifo_task3|ram2port|data_out [3] & ( 
// \fifo_task3|ram2port|data_out [0] & ( !\fifo_task3|ram2port|data_out [1] $ (\fifo_task3|ram2port|data_out[2]~DUPLICATE_q ) ) ) ) # ( \fifo_task3|ram2port|data_out [3] & ( !\fifo_task3|ram2port|data_out [0] & ( (\fifo_task3|ram2port|data_out [1] & 
// !\fifo_task3|ram2port|data_out[2]~DUPLICATE_q ) ) ) ) # ( !\fifo_task3|ram2port|data_out [3] & ( !\fifo_task3|ram2port|data_out [0] & ( (!\fifo_task3|ram2port|data_out [1] & \fifo_task3|ram2port|data_out[2]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\fifo_task3|ram2port|data_out [1]),
	.datac(!\fifo_task3|ram2port|data_out[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\fifo_task3|ram2port|data_out [3]),
	.dataf(!\fifo_task3|ram2port|data_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\zero|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \zero|WideOr3~0 .extended_lut = "off";
defparam \zero|WideOr3~0 .lut_mask = 64'h0C0C3030C3C3C3C3;
defparam \zero|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N36
cyclonev_lcell_comb \zero|WideOr2~0 (
// Equation(s):
// \zero|WideOr2~0_combout  = ( \fifo_task3|ram2port|data_out [0] & ( (!\fifo_task3|ram2port|data_out [3]) # ((!\fifo_task3|ram2port|data_out [1] & !\fifo_task3|ram2port|data_out[2]~DUPLICATE_q )) ) ) # ( !\fifo_task3|ram2port|data_out [0] & ( 
// (!\fifo_task3|ram2port|data_out [1] & (!\fifo_task3|ram2port|data_out [3] & \fifo_task3|ram2port|data_out[2]~DUPLICATE_q )) ) )

	.dataa(!\fifo_task3|ram2port|data_out [1]),
	.datab(!\fifo_task3|ram2port|data_out [3]),
	.datac(!\fifo_task3|ram2port|data_out[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\fifo_task3|ram2port|data_out [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\zero|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \zero|WideOr2~0 .extended_lut = "off";
defparam \zero|WideOr2~0 .lut_mask = 64'h0808ECEC0808ECEC;
defparam \zero|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N21
cyclonev_lcell_comb \zero|WideOr1~0 (
// Equation(s):
// \zero|WideOr1~0_combout  = ( \fifo_task3|ram2port|data_out [0] & ( !\fifo_task3|ram2port|data_out [3] $ (((!\fifo_task3|ram2port|data_out[1]~DUPLICATE_q  & \fifo_task3|ram2port|data_out [2]))) ) ) # ( !\fifo_task3|ram2port|data_out [0] & ( 
// (!\fifo_task3|ram2port|data_out[1]~DUPLICATE_q  & (\fifo_task3|ram2port|data_out [2] & \fifo_task3|ram2port|data_out [3])) # (\fifo_task3|ram2port|data_out[1]~DUPLICATE_q  & (!\fifo_task3|ram2port|data_out [2] & !\fifo_task3|ram2port|data_out [3])) ) )

	.dataa(!\fifo_task3|ram2port|data_out[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\fifo_task3|ram2port|data_out [2]),
	.datad(!\fifo_task3|ram2port|data_out [3]),
	.datae(gnd),
	.dataf(!\fifo_task3|ram2port|data_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\zero|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \zero|WideOr1~0 .extended_lut = "off";
defparam \zero|WideOr1~0 .lut_mask = 64'h500A500AF50AF50A;
defparam \zero|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N27
cyclonev_lcell_comb \zero|WideOr0~0 (
// Equation(s):
// \zero|WideOr0~0_combout  = ( \fifo_task3|ram2port|data_out [0] & ( (!\fifo_task3|ram2port|data_out [2] $ (!\fifo_task3|ram2port|data_out[1]~DUPLICATE_q )) # (\fifo_task3|ram2port|data_out [3]) ) ) # ( !\fifo_task3|ram2port|data_out [0] & ( 
// ((\fifo_task3|ram2port|data_out[1]~DUPLICATE_q ) # (\fifo_task3|ram2port|data_out [2])) # (\fifo_task3|ram2port|data_out [3]) ) )

	.dataa(gnd),
	.datab(!\fifo_task3|ram2port|data_out [3]),
	.datac(!\fifo_task3|ram2port|data_out [2]),
	.datad(!\fifo_task3|ram2port|data_out[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\fifo_task3|ram2port|data_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\zero|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \zero|WideOr0~0 .extended_lut = "off";
defparam \zero|WideOr0~0 .lut_mask = 64'h3FFF3FFF3FF33FF3;
defparam \zero|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X84_Y8_N59
dffeas \fifo_task3|ram2port|memory_array~23 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_task3|ram2port|memory_array~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_task3|ram2port|memory_array~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_task3|ram2port|memory_array~23 .is_wysiwyg = "true";
defparam \fifo_task3|ram2port|memory_array~23 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y8_N52
dffeas \fifo_task3|ram2port|memory_array~15 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_task3|ram2port|memory_array~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_task3|ram2port|memory_array~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_task3|ram2port|memory_array~15 .is_wysiwyg = "true";
defparam \fifo_task3|ram2port|memory_array~15 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N45
cyclonev_lcell_comb \fifo_task3|ram2port|memory_array~31feeder (
// Equation(s):
// \fifo_task3|ram2port|memory_array~31feeder_combout  = ( \SW[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_task3|ram2port|memory_array~31feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_task3|ram2port|memory_array~31feeder .extended_lut = "off";
defparam \fifo_task3|ram2port|memory_array~31feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo_task3|ram2port|memory_array~31feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y8_N47
dffeas \fifo_task3|ram2port|memory_array~31 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo_task3|ram2port|memory_array~31feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_task3|ram2port|memory_array~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_task3|ram2port|memory_array~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_task3|ram2port|memory_array~31 .is_wysiwyg = "true";
defparam \fifo_task3|ram2port|memory_array~31 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y8_N25
dffeas \fifo_task3|ram2port|memory_array~7 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_task3|ram2port|memory_array~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_task3|ram2port|memory_array~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_task3|ram2port|memory_array~7 .is_wysiwyg = "true";
defparam \fifo_task3|ram2port|memory_array~7 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N54
cyclonev_lcell_comb \fifo_task3|ram2port|memory_array~39 (
// Equation(s):
// \fifo_task3|ram2port|memory_array~39_combout  = ( \fifo_task3|ram2port|memory_array~31_q  & ( \fifo_task3|ram2port|memory_array~7_q  & ( (!\fifo_task3|FC|readAddr [1] & (((!\fifo_task3|FC|readAddr [0]) # (\fifo_task3|ram2port|memory_array~15_q )))) # 
// (\fifo_task3|FC|readAddr [1] & (((\fifo_task3|FC|readAddr [0])) # (\fifo_task3|ram2port|memory_array~23_q ))) ) ) ) # ( !\fifo_task3|ram2port|memory_array~31_q  & ( \fifo_task3|ram2port|memory_array~7_q  & ( (!\fifo_task3|FC|readAddr [1] & 
// (((!\fifo_task3|FC|readAddr [0]) # (\fifo_task3|ram2port|memory_array~15_q )))) # (\fifo_task3|FC|readAddr [1] & (\fifo_task3|ram2port|memory_array~23_q  & (!\fifo_task3|FC|readAddr [0]))) ) ) ) # ( \fifo_task3|ram2port|memory_array~31_q  & ( 
// !\fifo_task3|ram2port|memory_array~7_q  & ( (!\fifo_task3|FC|readAddr [1] & (((\fifo_task3|FC|readAddr [0] & \fifo_task3|ram2port|memory_array~15_q )))) # (\fifo_task3|FC|readAddr [1] & (((\fifo_task3|FC|readAddr [0])) # 
// (\fifo_task3|ram2port|memory_array~23_q ))) ) ) ) # ( !\fifo_task3|ram2port|memory_array~31_q  & ( !\fifo_task3|ram2port|memory_array~7_q  & ( (!\fifo_task3|FC|readAddr [1] & (((\fifo_task3|FC|readAddr [0] & \fifo_task3|ram2port|memory_array~15_q )))) # 
// (\fifo_task3|FC|readAddr [1] & (\fifo_task3|ram2port|memory_array~23_q  & (!\fifo_task3|FC|readAddr [0]))) ) ) )

	.dataa(!\fifo_task3|FC|readAddr [1]),
	.datab(!\fifo_task3|ram2port|memory_array~23_q ),
	.datac(!\fifo_task3|FC|readAddr [0]),
	.datad(!\fifo_task3|ram2port|memory_array~15_q ),
	.datae(!\fifo_task3|ram2port|memory_array~31_q ),
	.dataf(!\fifo_task3|ram2port|memory_array~7_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_task3|ram2port|memory_array~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_task3|ram2port|memory_array~39 .extended_lut = "off";
defparam \fifo_task3|ram2port|memory_array~39 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \fifo_task3|ram2port|memory_array~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y8_N55
dffeas \fifo_task3|ram2port|data_out[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo_task3|ram2port|memory_array~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_task3|ram2port|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_task3|ram2port|data_out[7] .is_wysiwyg = "true";
defparam \fifo_task3|ram2port|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X82_Y8_N35
dffeas \fifo_task3|ram2port|memory_array~6 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_task3|ram2port|memory_array~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_task3|ram2port|memory_array~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_task3|ram2port|memory_array~6 .is_wysiwyg = "true";
defparam \fifo_task3|ram2port|memory_array~6 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y8_N16
dffeas \fifo_task3|ram2port|memory_array~14 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_task3|ram2port|memory_array~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_task3|ram2port|memory_array~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_task3|ram2port|memory_array~14 .is_wysiwyg = "true";
defparam \fifo_task3|ram2port|memory_array~14 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y8_N2
dffeas \fifo_task3|ram2port|memory_array~22 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_task3|ram2port|memory_array~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_task3|ram2port|memory_array~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_task3|ram2port|memory_array~22 .is_wysiwyg = "true";
defparam \fifo_task3|ram2port|memory_array~22 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y8_N20
dffeas \fifo_task3|ram2port|memory_array~30 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_task3|ram2port|memory_array~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_task3|ram2port|memory_array~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_task3|ram2port|memory_array~30 .is_wysiwyg = "true";
defparam \fifo_task3|ram2port|memory_array~30 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N54
cyclonev_lcell_comb \fifo_task3|ram2port|memory_array~38 (
// Equation(s):
// \fifo_task3|ram2port|memory_array~38_combout  = ( \fifo_task3|ram2port|memory_array~22_q  & ( \fifo_task3|ram2port|memory_array~30_q  & ( ((!\fifo_task3|FC|readAddr [0] & (\fifo_task3|ram2port|memory_array~6_q )) # (\fifo_task3|FC|readAddr [0] & 
// ((\fifo_task3|ram2port|memory_array~14_q )))) # (\fifo_task3|FC|readAddr [1]) ) ) ) # ( !\fifo_task3|ram2port|memory_array~22_q  & ( \fifo_task3|ram2port|memory_array~30_q  & ( (!\fifo_task3|FC|readAddr [1] & ((!\fifo_task3|FC|readAddr [0] & 
// (\fifo_task3|ram2port|memory_array~6_q )) # (\fifo_task3|FC|readAddr [0] & ((\fifo_task3|ram2port|memory_array~14_q ))))) # (\fifo_task3|FC|readAddr [1] & (\fifo_task3|FC|readAddr [0])) ) ) ) # ( \fifo_task3|ram2port|memory_array~22_q  & ( 
// !\fifo_task3|ram2port|memory_array~30_q  & ( (!\fifo_task3|FC|readAddr [1] & ((!\fifo_task3|FC|readAddr [0] & (\fifo_task3|ram2port|memory_array~6_q )) # (\fifo_task3|FC|readAddr [0] & ((\fifo_task3|ram2port|memory_array~14_q ))))) # 
// (\fifo_task3|FC|readAddr [1] & (!\fifo_task3|FC|readAddr [0])) ) ) ) # ( !\fifo_task3|ram2port|memory_array~22_q  & ( !\fifo_task3|ram2port|memory_array~30_q  & ( (!\fifo_task3|FC|readAddr [1] & ((!\fifo_task3|FC|readAddr [0] & 
// (\fifo_task3|ram2port|memory_array~6_q )) # (\fifo_task3|FC|readAddr [0] & ((\fifo_task3|ram2port|memory_array~14_q ))))) ) ) )

	.dataa(!\fifo_task3|FC|readAddr [1]),
	.datab(!\fifo_task3|FC|readAddr [0]),
	.datac(!\fifo_task3|ram2port|memory_array~6_q ),
	.datad(!\fifo_task3|ram2port|memory_array~14_q ),
	.datae(!\fifo_task3|ram2port|memory_array~22_q ),
	.dataf(!\fifo_task3|ram2port|memory_array~30_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_task3|ram2port|memory_array~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_task3|ram2port|memory_array~38 .extended_lut = "off";
defparam \fifo_task3|ram2port|memory_array~38 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \fifo_task3|ram2port|memory_array~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y8_N55
dffeas \fifo_task3|ram2port|data_out[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo_task3|ram2port|memory_array~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_task3|ram2port|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_task3|ram2port|data_out[6] .is_wysiwyg = "true";
defparam \fifo_task3|ram2port|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N0
cyclonev_lcell_comb \fifo_task3|ram2port|memory_array~29feeder (
// Equation(s):
// \fifo_task3|ram2port|memory_array~29feeder_combout  = \SW[5]~input_o 

	.dataa(gnd),
	.datab(!\SW[5]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_task3|ram2port|memory_array~29feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_task3|ram2port|memory_array~29feeder .extended_lut = "off";
defparam \fifo_task3|ram2port|memory_array~29feeder .lut_mask = 64'h3333333333333333;
defparam \fifo_task3|ram2port|memory_array~29feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y8_N2
dffeas \fifo_task3|ram2port|memory_array~29 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo_task3|ram2port|memory_array~29feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_task3|ram2port|memory_array~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_task3|ram2port|memory_array~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_task3|ram2port|memory_array~29 .is_wysiwyg = "true";
defparam \fifo_task3|ram2port|memory_array~29 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y8_N49
dffeas \fifo_task3|ram2port|memory_array~13 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_task3|ram2port|memory_array~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_task3|ram2port|memory_array~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_task3|ram2port|memory_array~13 .is_wysiwyg = "true";
defparam \fifo_task3|ram2port|memory_array~13 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y8_N22
dffeas \fifo_task3|ram2port|memory_array~5 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_task3|ram2port|memory_array~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_task3|ram2port|memory_array~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_task3|ram2port|memory_array~5 .is_wysiwyg = "true";
defparam \fifo_task3|ram2port|memory_array~5 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y8_N55
dffeas \fifo_task3|ram2port|memory_array~21 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_task3|ram2port|memory_array~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_task3|ram2port|memory_array~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_task3|ram2port|memory_array~21 .is_wysiwyg = "true";
defparam \fifo_task3|ram2port|memory_array~21 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N57
cyclonev_lcell_comb \fifo_task3|ram2port|memory_array~37 (
// Equation(s):
// \fifo_task3|ram2port|memory_array~37_combout  = ( \fifo_task3|ram2port|memory_array~5_q  & ( \fifo_task3|ram2port|memory_array~21_q  & ( (!\fifo_task3|FC|readAddr [0]) # ((!\fifo_task3|FC|readAddr [1] & ((\fifo_task3|ram2port|memory_array~13_q ))) # 
// (\fifo_task3|FC|readAddr [1] & (\fifo_task3|ram2port|memory_array~29_q ))) ) ) ) # ( !\fifo_task3|ram2port|memory_array~5_q  & ( \fifo_task3|ram2port|memory_array~21_q  & ( (!\fifo_task3|FC|readAddr [1] & (((\fifo_task3|ram2port|memory_array~13_q  & 
// \fifo_task3|FC|readAddr [0])))) # (\fifo_task3|FC|readAddr [1] & (((!\fifo_task3|FC|readAddr [0])) # (\fifo_task3|ram2port|memory_array~29_q ))) ) ) ) # ( \fifo_task3|ram2port|memory_array~5_q  & ( !\fifo_task3|ram2port|memory_array~21_q  & ( 
// (!\fifo_task3|FC|readAddr [1] & (((!\fifo_task3|FC|readAddr [0]) # (\fifo_task3|ram2port|memory_array~13_q )))) # (\fifo_task3|FC|readAddr [1] & (\fifo_task3|ram2port|memory_array~29_q  & ((\fifo_task3|FC|readAddr [0])))) ) ) ) # ( 
// !\fifo_task3|ram2port|memory_array~5_q  & ( !\fifo_task3|ram2port|memory_array~21_q  & ( (\fifo_task3|FC|readAddr [0] & ((!\fifo_task3|FC|readAddr [1] & ((\fifo_task3|ram2port|memory_array~13_q ))) # (\fifo_task3|FC|readAddr [1] & 
// (\fifo_task3|ram2port|memory_array~29_q )))) ) ) )

	.dataa(!\fifo_task3|FC|readAddr [1]),
	.datab(!\fifo_task3|ram2port|memory_array~29_q ),
	.datac(!\fifo_task3|ram2port|memory_array~13_q ),
	.datad(!\fifo_task3|FC|readAddr [0]),
	.datae(!\fifo_task3|ram2port|memory_array~5_q ),
	.dataf(!\fifo_task3|ram2port|memory_array~21_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_task3|ram2port|memory_array~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_task3|ram2port|memory_array~37 .extended_lut = "off";
defparam \fifo_task3|ram2port|memory_array~37 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \fifo_task3|ram2port|memory_array~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y8_N58
dffeas \fifo_task3|ram2port|data_out[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo_task3|ram2port|memory_array~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_task3|ram2port|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_task3|ram2port|data_out[5] .is_wysiwyg = "true";
defparam \fifo_task3|ram2port|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X82_Y8_N23
dffeas \fifo_task3|ram2port|memory_array~28 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_task3|ram2port|memory_array~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_task3|ram2port|memory_array~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_task3|ram2port|memory_array~28 .is_wysiwyg = "true";
defparam \fifo_task3|ram2port|memory_array~28 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y8_N34
dffeas \fifo_task3|ram2port|memory_array~20 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_task3|ram2port|memory_array~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_task3|ram2port|memory_array~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_task3|ram2port|memory_array~20 .is_wysiwyg = "true";
defparam \fifo_task3|ram2port|memory_array~20 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y8_N28
dffeas \fifo_task3|ram2port|memory_array~4 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_task3|ram2port|memory_array~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_task3|ram2port|memory_array~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_task3|ram2port|memory_array~4 .is_wysiwyg = "true";
defparam \fifo_task3|ram2port|memory_array~4 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y8_N10
dffeas \fifo_task3|ram2port|memory_array~12 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_task3|ram2port|memory_array~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_task3|ram2port|memory_array~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_task3|ram2port|memory_array~12 .is_wysiwyg = "true";
defparam \fifo_task3|ram2port|memory_array~12 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N0
cyclonev_lcell_comb \fifo_task3|ram2port|memory_array~36 (
// Equation(s):
// \fifo_task3|ram2port|memory_array~36_combout  = ( \fifo_task3|ram2port|memory_array~4_q  & ( \fifo_task3|ram2port|memory_array~12_q  & ( (!\fifo_task3|FC|readAddr [1]) # ((!\fifo_task3|FC|readAddr [0] & ((\fifo_task3|ram2port|memory_array~20_q ))) # 
// (\fifo_task3|FC|readAddr [0] & (\fifo_task3|ram2port|memory_array~28_q ))) ) ) ) # ( !\fifo_task3|ram2port|memory_array~4_q  & ( \fifo_task3|ram2port|memory_array~12_q  & ( (!\fifo_task3|FC|readAddr [0] & (((\fifo_task3|FC|readAddr [1] & 
// \fifo_task3|ram2port|memory_array~20_q )))) # (\fifo_task3|FC|readAddr [0] & (((!\fifo_task3|FC|readAddr [1])) # (\fifo_task3|ram2port|memory_array~28_q ))) ) ) ) # ( \fifo_task3|ram2port|memory_array~4_q  & ( !\fifo_task3|ram2port|memory_array~12_q  & ( 
// (!\fifo_task3|FC|readAddr [0] & (((!\fifo_task3|FC|readAddr [1]) # (\fifo_task3|ram2port|memory_array~20_q )))) # (\fifo_task3|FC|readAddr [0] & (\fifo_task3|ram2port|memory_array~28_q  & (\fifo_task3|FC|readAddr [1]))) ) ) ) # ( 
// !\fifo_task3|ram2port|memory_array~4_q  & ( !\fifo_task3|ram2port|memory_array~12_q  & ( (\fifo_task3|FC|readAddr [1] & ((!\fifo_task3|FC|readAddr [0] & ((\fifo_task3|ram2port|memory_array~20_q ))) # (\fifo_task3|FC|readAddr [0] & 
// (\fifo_task3|ram2port|memory_array~28_q )))) ) ) )

	.dataa(!\fifo_task3|ram2port|memory_array~28_q ),
	.datab(!\fifo_task3|FC|readAddr [0]),
	.datac(!\fifo_task3|FC|readAddr [1]),
	.datad(!\fifo_task3|ram2port|memory_array~20_q ),
	.datae(!\fifo_task3|ram2port|memory_array~4_q ),
	.dataf(!\fifo_task3|ram2port|memory_array~12_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_task3|ram2port|memory_array~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_task3|ram2port|memory_array~36 .extended_lut = "off";
defparam \fifo_task3|ram2port|memory_array~36 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \fifo_task3|ram2port|memory_array~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y8_N1
dffeas \fifo_task3|ram2port|data_out[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo_task3|ram2port|memory_array~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_task3|ram2port|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_task3|ram2port|data_out[4] .is_wysiwyg = "true";
defparam \fifo_task3|ram2port|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N48
cyclonev_lcell_comb \one|WideOr6~0 (
// Equation(s):
// \one|WideOr6~0_combout  = ( \fifo_task3|ram2port|data_out [5] & ( \fifo_task3|ram2port|data_out [4] & ( (\fifo_task3|ram2port|data_out [7] & !\fifo_task3|ram2port|data_out [6]) ) ) ) # ( !\fifo_task3|ram2port|data_out [5] & ( \fifo_task3|ram2port|data_out 
// [4] & ( !\fifo_task3|ram2port|data_out [7] $ (\fifo_task3|ram2port|data_out [6]) ) ) ) # ( !\fifo_task3|ram2port|data_out [5] & ( !\fifo_task3|ram2port|data_out [4] & ( \fifo_task3|ram2port|data_out [6] ) ) )

	.dataa(gnd),
	.datab(!\fifo_task3|ram2port|data_out [7]),
	.datac(!\fifo_task3|ram2port|data_out [6]),
	.datad(gnd),
	.datae(!\fifo_task3|ram2port|data_out [5]),
	.dataf(!\fifo_task3|ram2port|data_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\one|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \one|WideOr6~0 .extended_lut = "off";
defparam \one|WideOr6~0 .lut_mask = 64'h0F0F0000C3C33030;
defparam \one|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N33
cyclonev_lcell_comb \one|WideOr5~0 (
// Equation(s):
// \one|WideOr5~0_combout  = ( \fifo_task3|ram2port|data_out [6] & ( \fifo_task3|ram2port|data_out [4] & ( !\fifo_task3|ram2port|data_out [5] $ (\fifo_task3|ram2port|data_out [7]) ) ) ) # ( !\fifo_task3|ram2port|data_out [6] & ( \fifo_task3|ram2port|data_out 
// [4] & ( (\fifo_task3|ram2port|data_out [5] & \fifo_task3|ram2port|data_out [7]) ) ) ) # ( \fifo_task3|ram2port|data_out [6] & ( !\fifo_task3|ram2port|data_out [4] & ( (\fifo_task3|ram2port|data_out [7]) # (\fifo_task3|ram2port|data_out [5]) ) ) )

	.dataa(!\fifo_task3|ram2port|data_out [5]),
	.datab(gnd),
	.datac(!\fifo_task3|ram2port|data_out [7]),
	.datad(gnd),
	.datae(!\fifo_task3|ram2port|data_out [6]),
	.dataf(!\fifo_task3|ram2port|data_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\one|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \one|WideOr5~0 .extended_lut = "off";
defparam \one|WideOr5~0 .lut_mask = 64'h00005F5F0505A5A5;
defparam \one|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N39
cyclonev_lcell_comb \one|WideOr4~0 (
// Equation(s):
// \one|WideOr4~0_combout  = ( \fifo_task3|ram2port|data_out [7] & ( (\fifo_task3|ram2port|data_out [6] & ((!\fifo_task3|ram2port|data_out [4]) # (\fifo_task3|ram2port|data_out [5]))) ) ) # ( !\fifo_task3|ram2port|data_out [7] & ( 
// (\fifo_task3|ram2port|data_out [5] & (!\fifo_task3|ram2port|data_out [6] & !\fifo_task3|ram2port|data_out [4])) ) )

	.dataa(!\fifo_task3|ram2port|data_out [5]),
	.datab(gnd),
	.datac(!\fifo_task3|ram2port|data_out [6]),
	.datad(!\fifo_task3|ram2port|data_out [4]),
	.datae(gnd),
	.dataf(!\fifo_task3|ram2port|data_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\one|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \one|WideOr4~0 .extended_lut = "off";
defparam \one|WideOr4~0 .lut_mask = 64'h500050000F050F05;
defparam \one|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N24
cyclonev_lcell_comb \one|WideOr3~0 (
// Equation(s):
// \one|WideOr3~0_combout  = ( \fifo_task3|ram2port|data_out [5] & ( \fifo_task3|ram2port|data_out [7] & ( !\fifo_task3|ram2port|data_out [4] $ (\fifo_task3|ram2port|data_out [6]) ) ) ) # ( !\fifo_task3|ram2port|data_out [5] & ( \fifo_task3|ram2port|data_out 
// [7] & ( (\fifo_task3|ram2port|data_out [4] & !\fifo_task3|ram2port|data_out [6]) ) ) ) # ( \fifo_task3|ram2port|data_out [5] & ( !\fifo_task3|ram2port|data_out [7] & ( (\fifo_task3|ram2port|data_out [4] & \fifo_task3|ram2port|data_out [6]) ) ) ) # ( 
// !\fifo_task3|ram2port|data_out [5] & ( !\fifo_task3|ram2port|data_out [7] & ( !\fifo_task3|ram2port|data_out [4] $ (!\fifo_task3|ram2port|data_out [6]) ) ) )

	.dataa(!\fifo_task3|ram2port|data_out [4]),
	.datab(gnd),
	.datac(!\fifo_task3|ram2port|data_out [6]),
	.datad(gnd),
	.datae(!\fifo_task3|ram2port|data_out [5]),
	.dataf(!\fifo_task3|ram2port|data_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\one|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \one|WideOr3~0 .extended_lut = "off";
defparam \one|WideOr3~0 .lut_mask = 64'h5A5A05055050A5A5;
defparam \one|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N12
cyclonev_lcell_comb \one|WideOr2~0 (
// Equation(s):
// \one|WideOr2~0_combout  = ( \fifo_task3|ram2port|data_out [5] & ( \fifo_task3|ram2port|data_out [4] & ( !\fifo_task3|ram2port|data_out [7] ) ) ) # ( !\fifo_task3|ram2port|data_out [5] & ( \fifo_task3|ram2port|data_out [4] & ( 
// (!\fifo_task3|ram2port|data_out [7]) # (!\fifo_task3|ram2port|data_out [6]) ) ) ) # ( !\fifo_task3|ram2port|data_out [5] & ( !\fifo_task3|ram2port|data_out [4] & ( (!\fifo_task3|ram2port|data_out [7] & \fifo_task3|ram2port|data_out [6]) ) ) )

	.dataa(gnd),
	.datab(!\fifo_task3|ram2port|data_out [7]),
	.datac(!\fifo_task3|ram2port|data_out [6]),
	.datad(gnd),
	.datae(!\fifo_task3|ram2port|data_out [5]),
	.dataf(!\fifo_task3|ram2port|data_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\one|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \one|WideOr2~0 .extended_lut = "off";
defparam \one|WideOr2~0 .lut_mask = 64'h0C0C0000FCFCCCCC;
defparam \one|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N39
cyclonev_lcell_comb \one|WideOr1~0 (
// Equation(s):
// \one|WideOr1~0_combout  = ( \fifo_task3|ram2port|data_out [6] & ( \fifo_task3|ram2port|data_out [4] & ( !\fifo_task3|ram2port|data_out [7] $ (!\fifo_task3|ram2port|data_out [5]) ) ) ) # ( !\fifo_task3|ram2port|data_out [6] & ( 
// \fifo_task3|ram2port|data_out [4] & ( !\fifo_task3|ram2port|data_out [7] ) ) ) # ( \fifo_task3|ram2port|data_out [6] & ( !\fifo_task3|ram2port|data_out [4] & ( (\fifo_task3|ram2port|data_out [7] & !\fifo_task3|ram2port|data_out [5]) ) ) ) # ( 
// !\fifo_task3|ram2port|data_out [6] & ( !\fifo_task3|ram2port|data_out [4] & ( (!\fifo_task3|ram2port|data_out [7] & \fifo_task3|ram2port|data_out [5]) ) ) )

	.dataa(!\fifo_task3|ram2port|data_out [7]),
	.datab(gnd),
	.datac(!\fifo_task3|ram2port|data_out [5]),
	.datad(gnd),
	.datae(!\fifo_task3|ram2port|data_out [6]),
	.dataf(!\fifo_task3|ram2port|data_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\one|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \one|WideOr1~0 .extended_lut = "off";
defparam \one|WideOr1~0 .lut_mask = 64'h0A0A5050AAAA5A5A;
defparam \one|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N21
cyclonev_lcell_comb \one|WideOr0~0 (
// Equation(s):
// \one|WideOr0~0_combout  = ( \fifo_task3|ram2port|data_out [4] & ( (!\fifo_task3|ram2port|data_out [5] $ (!\fifo_task3|ram2port|data_out [6])) # (\fifo_task3|ram2port|data_out [7]) ) ) # ( !\fifo_task3|ram2port|data_out [4] & ( 
// ((\fifo_task3|ram2port|data_out [7]) # (\fifo_task3|ram2port|data_out [6])) # (\fifo_task3|ram2port|data_out [5]) ) )

	.dataa(!\fifo_task3|ram2port|data_out [5]),
	.datab(!\fifo_task3|ram2port|data_out [6]),
	.datac(!\fifo_task3|ram2port|data_out [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fifo_task3|ram2port|data_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\one|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \one|WideOr0~0 .extended_lut = "off";
defparam \one|WideOr0~0 .lut_mask = 64'h7F7F7F7F6F6F6F6F;
defparam \one|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N3
cyclonev_lcell_comb \four|WideOr6~0 (
// Equation(s):
// \four|WideOr6~0_combout  = ( \SW[0]~input_o  & ( (!\SW[2]~input_o  & (!\SW[3]~input_o  $ (\SW[1]~input_o ))) # (\SW[2]~input_o  & (\SW[3]~input_o  & !\SW[1]~input_o )) ) ) # ( !\SW[0]~input_o  & ( (\SW[2]~input_o  & !\SW[1]~input_o ) ) )

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(!\SW[3]~input_o ),
	.datad(!\SW[1]~input_o ),
	.datae(gnd),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\four|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \four|WideOr6~0 .extended_lut = "off";
defparam \four|WideOr6~0 .lut_mask = 64'h55005500A50AA50A;
defparam \four|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N18
cyclonev_lcell_comb \four|WideOr5~0 (
// Equation(s):
// \four|WideOr5~0_combout  = ( \SW[3]~input_o  & ( (!\SW[0]~input_o  & (\SW[2]~input_o )) # (\SW[0]~input_o  & ((\SW[1]~input_o ))) ) ) # ( !\SW[3]~input_o  & ( (\SW[2]~input_o  & (!\SW[1]~input_o  $ (!\SW[0]~input_o ))) ) )

	.dataa(gnd),
	.datab(!\SW[2]~input_o ),
	.datac(!\SW[1]~input_o ),
	.datad(!\SW[0]~input_o ),
	.datae(gnd),
	.dataf(!\SW[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\four|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \four|WideOr5~0 .extended_lut = "off";
defparam \four|WideOr5~0 .lut_mask = 64'h03300330330F330F;
defparam \four|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N33
cyclonev_lcell_comb \four|WideOr4~0 (
// Equation(s):
// \four|WideOr4~0_combout  = ( \SW[0]~input_o  & ( \SW[2]~input_o  & ( (\SW[3]~input_o  & \SW[1]~input_o ) ) ) ) # ( !\SW[0]~input_o  & ( \SW[2]~input_o  & ( \SW[3]~input_o  ) ) ) # ( !\SW[0]~input_o  & ( !\SW[2]~input_o  & ( (!\SW[3]~input_o  & 
// \SW[1]~input_o ) ) ) )

	.dataa(!\SW[3]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW[1]~input_o ),
	.datae(!\SW[0]~input_o ),
	.dataf(!\SW[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\four|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \four|WideOr4~0 .extended_lut = "off";
defparam \four|WideOr4~0 .lut_mask = 64'h00AA000055550055;
defparam \four|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N18
cyclonev_lcell_comb \four|WideOr3~0 (
// Equation(s):
// \four|WideOr3~0_combout  = (!\SW[0]~input_o  & ((!\SW[1]~input_o  & (!\SW[3]~input_o  & \SW[2]~input_o )) # (\SW[1]~input_o  & (\SW[3]~input_o  & !\SW[2]~input_o )))) # (\SW[0]~input_o  & (!\SW[1]~input_o  $ (((\SW[2]~input_o )))))

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[3]~input_o ),
	.datac(!\SW[0]~input_o ),
	.datad(!\SW[2]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\four|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \four|WideOr3~0 .extended_lut = "off";
defparam \four|WideOr3~0 .lut_mask = 64'h1A851A851A851A85;
defparam \four|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N21
cyclonev_lcell_comb \four|WideOr2~0 (
// Equation(s):
// \four|WideOr2~0_combout  = ( \SW[0]~input_o  & ( (!\SW[3]~input_o ) # ((!\SW[1]~input_o  & !\SW[2]~input_o )) ) ) # ( !\SW[0]~input_o  & ( (!\SW[1]~input_o  & (!\SW[3]~input_o  & \SW[2]~input_o )) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[3]~input_o ),
	.datac(gnd),
	.datad(!\SW[2]~input_o ),
	.datae(gnd),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\four|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \four|WideOr2~0 .extended_lut = "off";
defparam \four|WideOr2~0 .lut_mask = 64'h00880088EECCEECC;
defparam \four|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N48
cyclonev_lcell_comb \four|WideOr1~0 (
// Equation(s):
// \four|WideOr1~0_combout  = ( \SW[1]~input_o  & ( \SW[0]~input_o  & ( !\SW[3]~input_o  ) ) ) # ( !\SW[1]~input_o  & ( \SW[0]~input_o  & ( !\SW[3]~input_o  $ (\SW[2]~input_o ) ) ) ) # ( \SW[1]~input_o  & ( !\SW[0]~input_o  & ( (!\SW[3]~input_o  & 
// !\SW[2]~input_o ) ) ) ) # ( !\SW[1]~input_o  & ( !\SW[0]~input_o  & ( (\SW[3]~input_o  & \SW[2]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\SW[3]~input_o ),
	.datac(!\SW[2]~input_o ),
	.datad(gnd),
	.datae(!\SW[1]~input_o ),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\four|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \four|WideOr1~0 .extended_lut = "off";
defparam \four|WideOr1~0 .lut_mask = 64'h0303C0C0C3C3CCCC;
defparam \four|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N42
cyclonev_lcell_comb \four|WideOr0~0 (
// Equation(s):
// \four|WideOr0~0_combout  = ( \SW[0]~input_o  & ( (!\SW[2]~input_o  $ (!\SW[1]~input_o )) # (\SW[3]~input_o ) ) ) # ( !\SW[0]~input_o  & ( ((\SW[1]~input_o ) # (\SW[3]~input_o )) # (\SW[2]~input_o ) ) )

	.dataa(!\SW[2]~input_o ),
	.datab(!\SW[3]~input_o ),
	.datac(!\SW[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\four|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \four|WideOr0~0 .extended_lut = "off";
defparam \four|WideOr0~0 .lut_mask = 64'h7F7F7F7F7B7B7B7B;
defparam \four|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N3
cyclonev_lcell_comb \five|WideOr6~0 (
// Equation(s):
// \five|WideOr6~0_combout  = ( \SW[6]~input_o  & ( (!\SW[5]~input_o  & ((!\SW[4]~input_o ) # (\SW[7]~input_o ))) ) ) # ( !\SW[6]~input_o  & ( (\SW[4]~input_o  & (!\SW[5]~input_o  $ (\SW[7]~input_o ))) ) )

	.dataa(!\SW[5]~input_o ),
	.datab(!\SW[7]~input_o ),
	.datac(gnd),
	.datad(!\SW[4]~input_o ),
	.datae(!\SW[6]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\five|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \five|WideOr6~0 .extended_lut = "off";
defparam \five|WideOr6~0 .lut_mask = 64'h0099AA220099AA22;
defparam \five|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N6
cyclonev_lcell_comb \five|WideOr5~0 (
// Equation(s):
// \five|WideOr5~0_combout  = ( \SW[5]~input_o  & ( (!\SW[4]~input_o  & ((\SW[6]~input_o ))) # (\SW[4]~input_o  & (\SW[7]~input_o )) ) ) # ( !\SW[5]~input_o  & ( (\SW[6]~input_o  & (!\SW[7]~input_o  $ (!\SW[4]~input_o ))) ) )

	.dataa(gnd),
	.datab(!\SW[7]~input_o ),
	.datac(!\SW[4]~input_o ),
	.datad(!\SW[6]~input_o ),
	.datae(gnd),
	.dataf(!\SW[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\five|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \five|WideOr5~0 .extended_lut = "off";
defparam \five|WideOr5~0 .lut_mask = 64'h003C003C03F303F3;
defparam \five|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N9
cyclonev_lcell_comb \five|WideOr4~0 (
// Equation(s):
// \five|WideOr4~0_combout  = ( \SW[5]~input_o  & ( (!\SW[7]~input_o  & (!\SW[4]~input_o  & !\SW[6]~input_o )) # (\SW[7]~input_o  & ((\SW[6]~input_o ))) ) ) # ( !\SW[5]~input_o  & ( (!\SW[4]~input_o  & (\SW[7]~input_o  & \SW[6]~input_o )) ) )

	.dataa(!\SW[4]~input_o ),
	.datab(gnd),
	.datac(!\SW[7]~input_o ),
	.datad(!\SW[6]~input_o ),
	.datae(gnd),
	.dataf(!\SW[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\five|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \five|WideOr4~0 .extended_lut = "off";
defparam \five|WideOr4~0 .lut_mask = 64'h000A000AA00FA00F;
defparam \five|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N45
cyclonev_lcell_comb \five|WideOr3~0 (
// Equation(s):
// \five|WideOr3~0_combout  = (!\SW[4]~input_o  & ((!\SW[5]~input_o  & (!\SW[7]~input_o  & \SW[6]~input_o )) # (\SW[5]~input_o  & (\SW[7]~input_o  & !\SW[6]~input_o )))) # (\SW[4]~input_o  & (!\SW[5]~input_o  $ (((\SW[6]~input_o )))))

	.dataa(!\SW[5]~input_o ),
	.datab(!\SW[7]~input_o ),
	.datac(!\SW[4]~input_o ),
	.datad(!\SW[6]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\five|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \five|WideOr3~0 .extended_lut = "off";
defparam \five|WideOr3~0 .lut_mask = 64'h1A851A851A851A85;
defparam \five|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N0
cyclonev_lcell_comb \five|WideOr2~0 (
// Equation(s):
// \five|WideOr2~0_combout  = ( \SW[5]~input_o  & ( (!\SW[7]~input_o  & \SW[4]~input_o ) ) ) # ( !\SW[5]~input_o  & ( (!\SW[6]~input_o  & ((\SW[4]~input_o ))) # (\SW[6]~input_o  & (!\SW[7]~input_o )) ) )

	.dataa(gnd),
	.datab(!\SW[7]~input_o ),
	.datac(!\SW[4]~input_o ),
	.datad(!\SW[6]~input_o ),
	.datae(gnd),
	.dataf(!\SW[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\five|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \five|WideOr2~0 .extended_lut = "off";
defparam \five|WideOr2~0 .lut_mask = 64'h0FCC0FCC0C0C0C0C;
defparam \five|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N12
cyclonev_lcell_comb \five|WideOr1~0 (
// Equation(s):
// \five|WideOr1~0_combout  = ( \SW[6]~input_o  & ( (!\SW[7]~input_o  & (\SW[5]~input_o  & \SW[4]~input_o )) # (\SW[7]~input_o  & (!\SW[5]~input_o )) ) ) # ( !\SW[6]~input_o  & ( (!\SW[7]~input_o  & ((\SW[4]~input_o ) # (\SW[5]~input_o ))) ) )

	.dataa(gnd),
	.datab(!\SW[7]~input_o ),
	.datac(!\SW[5]~input_o ),
	.datad(!\SW[4]~input_o ),
	.datae(gnd),
	.dataf(!\SW[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\five|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \five|WideOr1~0 .extended_lut = "off";
defparam \five|WideOr1~0 .lut_mask = 64'h0CCC0CCC303C303C;
defparam \five|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N57
cyclonev_lcell_comb \five|WideOr0~0 (
// Equation(s):
// \five|WideOr0~0_combout  = ( \SW[7]~input_o  & ( \SW[5]~input_o  ) ) # ( !\SW[7]~input_o  & ( \SW[5]~input_o  & ( (!\SW[6]~input_o ) # (!\SW[4]~input_o ) ) ) ) # ( \SW[7]~input_o  & ( !\SW[5]~input_o  ) ) # ( !\SW[7]~input_o  & ( !\SW[5]~input_o  & ( 
// \SW[6]~input_o  ) ) )

	.dataa(gnd),
	.datab(!\SW[6]~input_o ),
	.datac(!\SW[4]~input_o ),
	.datad(gnd),
	.datae(!\SW[7]~input_o ),
	.dataf(!\SW[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\five|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \five|WideOr0~0 .extended_lut = "off";
defparam \five|WideOr0~0 .lut_mask = 64'h3333FFFFFCFCFFFF;
defparam \five|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X27_Y34_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
