--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml MainModule.twx MainModule.ncd -o MainModule.twr
MainModule.pcf -ucf MainModule.ucf

Design file:              MainModule.ncd
Physical constraint file: MainModule.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
resetGral   |   10.654(R)|      SLOW  |   -1.749(R)|      FAST  |dcmOut            |   0.000|
            |    9.862(F)|      SLOW  |   -3.256(F)|      FAST  |dcmOut            |   0.000|
            |    5.609(R)|      SLOW  |   -1.630(R)|      FAST  |dcmOut70          |   0.000|
uartRxPin   |    3.811(R)|      SLOW  |   -1.669(R)|      FAST  |dcmOut70          |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clock to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
sendCounter<0>|         7.679(R)|      SLOW  |         4.500(R)|      FAST  |dcmOut70          |   0.000|
sendCounter<1>|         8.043(R)|      SLOW  |         4.702(R)|      FAST  |dcmOut70          |   0.000|
sendCounter<2>|         7.988(R)|      SLOW  |         4.692(R)|      FAST  |dcmOut70          |   0.000|
sendCounter<3>|         7.559(R)|      SLOW  |         4.427(R)|      FAST  |dcmOut70          |   0.000|
sendCounter<4>|         7.599(R)|      SLOW  |         4.429(R)|      FAST  |dcmOut70          |   0.000|
sendCounter<5>|         7.051(R)|      SLOW  |         4.067(R)|      FAST  |dcmOut70          |   0.000|
sendCounter<6>|         7.201(R)|      SLOW  |         4.168(R)|      FAST  |dcmOut70          |   0.000|
sendCounter<7>|         7.031(R)|      SLOW  |         4.070(R)|      FAST  |dcmOut70          |   0.000|
uartTxPin     |         5.142(R)|      SLOW  |         2.886(R)|      FAST  |dcmOut70          |   0.000|
waitingForReg |         9.434(R)|      SLOW  |         4.387(R)|      FAST  |dcmOut70          |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    3.459|    7.403|    8.501|   14.677|
---------------+---------+---------+---------+---------+


Analysis completed Sat Feb 27 16:48:28 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 278 MB



