// Seed: 1277253343
module module_0;
  wor id_1 = (id_1 & id_1);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2[1] = 1 == id_1;
  wire id_5;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output wand  id_0,
    input  uwire id_1,
    output wand  id_2,
    input  wand  id_3
);
  assign id_0 = 1;
  assign id_0 = 1;
  module_0 modCall_1 ();
  assign modCall_1.type_1 = 0;
  assign id_2 = id_1 == id_3;
  id_5 :
  assert property (@(posedge 1) 1)
  else $display(1, id_3);
  reg  id_6;
  wire id_7;
  initial begin : LABEL_0
    id_6 <= 1'b0;
  end
endmodule
