#-----------------------------------------------------------
# Vivado v2025.2 (64-bit)
# SW Build 6299465 on Fri Nov 14 19:35:11 GMT 2025
# IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025
# SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025
# Start of session at: Thu Dec 11 13:28:07 2025
# Process ID         : 20224
# Current directory  : C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.runs/impl_1
# Command line       : vivado.exe -log Multiplex.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Multiplex.tcl -notrace
# Log file           : C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.runs/impl_1/Multiplex.vdi
# Journal file       : C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.runs/impl_1\vivado.jou
# Running On         : DESKTOP-599GVPN
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) i7-7700HQ CPU @ 2.80GHz
# CPU Frequency      : 2808 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 34246 MB
# Swap memory        : 27917 MB
# Total Virtual      : 62163 MB
# Available Virtual  : 34309 MB
#-----------------------------------------------------------
source Multiplex.tcl -notrace
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 525.715 ; gain = 220.055
Command: link_design -top Multiplex -part xc7a12ticsg325-1L
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a12ticsg325-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 722.746 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2025.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK'. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK'. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:9]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports CLK]'. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:9]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'digsel[0]'. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'digsel[1]'. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'digsel[2]'. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'digsel[3]'. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'digsel[4]'. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'digsel[5]'. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'digsel[6]'. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'digsel[7]'. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'digsel[8]'. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Err[0]'. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Err[1]'. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Err[2]'. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Err[3]'. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Err[4]'. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Err[5]'. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Err[6]'. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Err[7]'. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Err[8]'. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Err[9]'. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Err[10]'. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Err[11]'. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Err[12]'. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Err[13]'. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Err[14]'. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Err[15]'. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segment[0]'. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segment[1]'. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segment[2]'. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segment[3]'. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segment[4]'. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segment[5]'. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segment[6]'. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'digcont[0]'. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'digcont[1]'. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'digcont[2]'. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'digcont[3]'. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'digneg[0]'. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'digneg[1]'. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'digselec[0]'. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'digselec[1]'. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RST'. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'button_confir'. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'button_10'. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'button_20'. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'button_50'. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'button_1'. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 837.820 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

5 Infos, 48 Warnings, 48 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 841.836 ; gain = 316.121
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a12ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a12ti'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.782 . Memory (MB): peak = 860.609 ; gain = 18.773

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1238d7fdb

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1384.250 ; gain = 523.641

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1238d7fdb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1844.629 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1238d7fdb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1844.629 ; gain = 0.000
Phase 1 Initialization | Checksum: 1238d7fdb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1844.629 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Detect if minReqCache needed
Phase 2.1 Detect if minReqCache needed | Checksum: 1238d7fdb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1844.633 ; gain = 0.004

Phase 2.2 Timer Update
Phase 2.2 Timer Update | Checksum: 1238d7fdb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1844.633 ; gain = 0.004

Phase 2.3 Timing Data Collection
Phase 2.3 Timing Data Collection | Checksum: 1238d7fdb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1844.633 ; gain = 0.004
Phase 2 Timer Update And Timing Data Collection | Checksum: 1238d7fdb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1844.633 ; gain = 0.004

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1238d7fdb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1844.633 ; gain = 0.004
Retarget | Checksum: 1238d7fdb
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1238d7fdb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1844.633 ; gain = 0.004
Constant propagation | Checksum: 1238d7fdb
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1844.633 ; gain = 0.000
Phase 5 Sweep | Checksum: 1238d7fdb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1844.633 ; gain = 0.004
Sweep | Checksum: 1238d7fdb
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1238d7fdb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1844.633 ; gain = 0.004
BUFG optimization | Checksum: 1238d7fdb
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1238d7fdb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1844.633 ; gain = 0.004
Shift Register Optimization | Checksum: 1238d7fdb
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1238d7fdb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1844.633 ; gain = 0.004
Post Processing Netlist | Checksum: 1238d7fdb
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1238d7fdb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1844.633 ; gain = 0.004

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1844.633 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1238d7fdb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1844.633 ; gain = 0.004
Phase 9 Finalization | Checksum: 1238d7fdb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1844.633 ; gain = 0.004
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1238d7fdb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1844.633 ; gain = 0.004

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1238d7fdb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1844.633 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1238d7fdb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1844.633 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1844.633 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 48 Warnings, 48 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1844.633 ; gain = 1002.797
INFO: [Vivado 12-24828] Executing command : report_drc -file Multiplex_drc_opted.rpt -pb Multiplex_drc_opted.pb -rpx Multiplex_drc_opted.rpx
Command: report_drc -file Multiplex_drc_opted.rpt -pb Multiplex_drc_opted.pb -rpx Multiplex_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/AMDDesignTools/2025.2/Vivado/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.runs/impl_1/Multiplex_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1844.633 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.runs/impl_1/Multiplex_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a12ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a12ti'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1844.633 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 8aa71c06

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1844.633 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1844.633 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 223a1e626

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.200 . Memory (MB): peak = 1844.633 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2d7468bf7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.297 . Memory (MB): peak = 1844.633 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2d7468bf7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.302 . Memory (MB): peak = 1844.633 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 2d7468bf7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.307 . Memory (MB): peak = 1844.633 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2d7468bf7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.313 . Memory (MB): peak = 1844.633 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2d7468bf7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.314 . Memory (MB): peak = 1844.633 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2d7468bf7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.316 . Memory (MB): peak = 1844.633 ; gain = 0.000

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 248d0312b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.379 . Memory (MB): peak = 1844.633 ; gain = 0.000

Phase 2.5 Global Place Phase2
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.5 Global Place Phase2 | Checksum: 24b7be4d2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.413 . Memory (MB): peak = 1844.633 ; gain = 0.000
Phase 2 Global Placement | Checksum: 24b7be4d2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.417 . Memory (MB): peak = 1844.633 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 24b7be4d2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.420 . Memory (MB): peak = 1844.633 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2fb545ed2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.425 . Memory (MB): peak = 1844.633 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2ed830af3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.430 . Memory (MB): peak = 1844.633 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2ed830af3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.432 . Memory (MB): peak = 1844.633 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 274332ce4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.563 . Memory (MB): peak = 1844.633 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 274332ce4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.574 . Memory (MB): peak = 1844.633 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 274332ce4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.578 . Memory (MB): peak = 1844.633 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 274332ce4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.580 . Memory (MB): peak = 1844.633 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 274332ce4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.644 . Memory (MB): peak = 1844.633 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 274332ce4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.651 . Memory (MB): peak = 1844.633 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 274332ce4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.655 . Memory (MB): peak = 1844.633 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 274332ce4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.658 . Memory (MB): peak = 1844.633 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1844.633 ; gain = 0.000

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.660 . Memory (MB): peak = 1844.633 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2839c36a9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.663 . Memory (MB): peak = 1844.633 ; gain = 0.000
Ending Placer Task | Checksum: 1a282256a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.667 . Memory (MB): peak = 1844.633 ; gain = 0.000
44 Infos, 49 Warnings, 48 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_utilization -file Multiplex_utilization_placed.rpt -pb Multiplex_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file Multiplex_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1844.633 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_io -file Multiplex_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.149 . Memory (MB): peak = 1844.633 ; gain = 0.000
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1844.633 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1844.633 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1844.633 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1844.633 ; gain = 0.000
Wrote PlaceStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1844.633 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1844.633 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1844.633 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1844.633 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.runs/impl_1/Multiplex_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a12ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a12ti'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1844.633 ; gain = 0.000
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 49 Warnings, 48 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1844.633 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1844.633 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1844.633 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1844.633 ; gain = 0.000
Wrote PlaceStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1844.633 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1844.633 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1844.633 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1844.633 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.runs/impl_1/Multiplex_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a12ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a12ti'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 3aded9bd ConstDB: 0 ShapeSum: f9d904a7 RouteDB: 6dca4706
Post Restoration Checksum: NetGraph: f3bfe9f | NumContArr: d5078a4d | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 269957e26

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1844.633 ; gain = 0.000

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 269957e26

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1844.633 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 269957e26

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1844.633 ; gain = 0.000
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 25
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 25
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 24d8ae011

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1844.633 ; gain = 0.000

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 24d8ae011

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1844.633 ; gain = 0.000

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 270875851

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1844.633 ; gain = 0.000
Phase 4 Initial Routing | Checksum: 270875851

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1844.633 ; gain = 0.000

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 5.1 Global Iteration 0 | Checksum: 24a560dc5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1844.633 ; gain = 0.000
Phase 5 Rip-up And Reroute | Checksum: 24a560dc5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1844.633 ; gain = 0.000

Phase 6 Delay and Skew Optimization
Phase 6 Delay and Skew Optimization | Checksum: 24a560dc5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1844.633 ; gain = 0.000

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
Phase 7.1 Hold Fix Iter | Checksum: 24a560dc5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1844.633 ; gain = 0.000
Phase 7 Post Hold Fix | Checksum: 24a560dc5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1844.633 ; gain = 0.000

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0213371 %
  Global Horizontal Routing Utilization  = 0.0149639 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 10.8108%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 1.8018%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 7.35294%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 24a560dc5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1844.633 ; gain = 0.000

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 24a560dc5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1844.633 ; gain = 0.000

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2bb87259f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1844.633 ; gain = 0.000

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2bb87259f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1844.633 ; gain = 0.000
Total Elapsed time in route_design: 16.665 secs

Phase 12 Post-Route Event Processing
Phase 12 Post-Route Event Processing | Checksum: 231dbbc6a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1844.633 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 231dbbc6a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1844.633 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 49 Warnings, 48 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1844.633 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_drc -file Multiplex_drc_routed.rpt -pb Multiplex_drc_routed.pb -rpx Multiplex_drc_routed.rpx
Command: report_drc -file Multiplex_drc_routed.rpt -pb Multiplex_drc_routed.pb -rpx Multiplex_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.runs/impl_1/Multiplex_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file Multiplex_methodology_drc_routed.rpt -pb Multiplex_methodology_drc_routed.pb -rpx Multiplex_methodology_drc_routed.rpx
Command: report_methodology -file Multiplex_methodology_drc_routed.rpt -pb Multiplex_methodology_drc_routed.pb -rpx Multiplex_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.runs/impl_1/Multiplex_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file Multiplex_timing_summary_routed.rpt -pb Multiplex_timing_summary_routed.pb -rpx Multiplex_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_route_status -file Multiplex_route_status.rpt -pb Multiplex_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file Multiplex_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_power -file Multiplex_power_routed.rpt -pb Multiplex_power_summary_routed.pb -rpx Multiplex_power_routed.rpx
Command: report_power -file Multiplex_power_routed.rpt -pb Multiplex_power_summary_routed.pb -rpx Multiplex_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
77 Infos, 51 Warnings, 48 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file Multiplex_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file Multiplex_bus_skew_routed.rpt -pb Multiplex_bus_skew_routed.pb -rpx Multiplex_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1844.633 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1844.633 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1844.633 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1844.633 ; gain = 0.000
Wrote PlaceStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1844.633 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1844.633 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1844.633 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1844.633 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.runs/impl_1/Multiplex_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Thu Dec 11 13:29:05 2025...
