// Seed: 4064213299
`define pp_11 0
`define pp_12 0
`define pp_13 0
`define pp_14 0
`define pp_15 0
`default_nettype wire
`undef pp_16
module module_0 (
    output logic id_0,
    input logic id_1,
    input logic id_2,
    output logic id_3,
    input id_4,
    output reg id_5,
    output logic id_6
    , id_11,
    input id_7,
    input id_8,
    input id_9,
    input id_10
);
  always @(id_2) begin
    id_5 <= 1'h0;
  end
  logic id_12, id_13;
  assign id_3 = 1;
  type_21(
      id_4, 1, 1
  );
endmodule
