// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module fft_top_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s (
        inD_0_dout,
        inD_0_empty_n,
        inD_0_read,
        inD_1_dout,
        inD_1_empty_n,
        inD_1_read,
        outD_0_din,
        outD_0_full_n,
        outD_0_write,
        outD_1_din,
        outD_1_full_n,
        outD_1_write,
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


input  [31:0] inD_0_dout;
input   inD_0_empty_n;
output   inD_0_read;
input  [31:0] inD_1_dout;
input   inD_1_empty_n;
output   inD_1_read;
output  [31:0] outD_0_din;
input   outD_0_full_n;
output   outD_0_write;
output  [31:0] outD_1_din;
input   outD_1_full_n;
output   outD_1_write;
input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0_ap_start;
wire    castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0_ap_done;
wire    castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0_ap_continue;
wire    castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0_ap_idle;
wire    castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0_ap_ready;
wire    castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0_inD_0_read;
wire    castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0_inD_1_read;
wire   [63:0] castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0_casted_output_din;
wire    castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0_casted_output_write;
wire    swap_complex_ap_fixed_16_1_5_3_0_U0_casted_output_read;
wire   [63:0] swap_complex_ap_fixed_16_1_5_3_0_U0_p_fftInData_reOrdered_din;
wire    swap_complex_ap_fixed_16_1_5_3_0_U0_p_fftInData_reOrdered_write;
wire    swap_complex_ap_fixed_16_1_5_3_0_U0_ap_start;
wire    swap_complex_ap_fixed_16_1_5_3_0_U0_ap_done;
wire    swap_complex_ap_fixed_16_1_5_3_0_U0_ap_ready;
wire    swap_complex_ap_fixed_16_1_5_3_0_U0_ap_idle;
wire    swap_complex_ap_fixed_16_1_5_3_0_U0_ap_continue;
reg    ap_sync_reg_swap_complex_ap_fixed_16_1_5_3_0_U0_ap_start;
wire    fftStage_8_U0_p_fftInData_reOrdered_read;
wire   [31:0] fftStage_8_U0_outD_0_din;
wire    fftStage_8_U0_outD_0_write;
wire   [31:0] fftStage_8_U0_outD_1_din;
wire    fftStage_8_U0_outD_1_write;
wire    fftStage_8_U0_ap_start;
wire    fftStage_8_U0_ap_done;
wire    fftStage_8_U0_ap_ready;
wire    fftStage_8_U0_ap_idle;
wire    fftStage_8_U0_ap_continue;
reg    ap_sync_reg_fftStage_8_U0_ap_start;
wire    casted_output_full_n;
wire   [63:0] casted_output_dout;
wire    casted_output_empty_n;
wire   [3:0] casted_output_num_data_valid;
wire   [3:0] casted_output_fifo_cap;
wire    p_fftInData_reOrdered_full_n;
wire   [63:0] p_fftInData_reOrdered_dout;
wire    p_fftInData_reOrdered_empty_n;
wire   [3:0] p_fftInData_reOrdered_num_data_valid;
wire   [3:0] p_fftInData_reOrdered_fifo_cap;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_sync_reg_swap_complex_ap_fixed_16_1_5_3_0_U0_ap_start = 1'b0;
#0 ap_sync_reg_fftStage_8_U0_ap_start = 1'b0;
end

fft_top_castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_s castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0_ap_start),
    .ap_done(castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0_ap_done),
    .ap_continue(castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0_ap_continue),
    .ap_idle(castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0_ap_idle),
    .ap_ready(castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0_ap_ready),
    .inD_0_dout(inD_0_dout),
    .inD_0_empty_n(inD_0_empty_n),
    .inD_0_read(castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0_inD_0_read),
    .inD_0_num_data_valid(5'd0),
    .inD_0_fifo_cap(5'd0),
    .inD_1_dout(inD_1_dout),
    .inD_1_empty_n(inD_1_empty_n),
    .inD_1_read(castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0_inD_1_read),
    .inD_1_num_data_valid(5'd0),
    .inD_1_fifo_cap(5'd0),
    .casted_output_din(castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0_casted_output_din),
    .casted_output_full_n(casted_output_full_n),
    .casted_output_write(castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0_casted_output_write),
    .casted_output_num_data_valid(casted_output_num_data_valid),
    .casted_output_fifo_cap(casted_output_fifo_cap)
);

fft_top_swap_complex_ap_fixed_16_1_5_3_0_s swap_complex_ap_fixed_16_1_5_3_0_U0(
    .casted_output_dout(casted_output_dout),
    .casted_output_empty_n(casted_output_empty_n),
    .casted_output_read(swap_complex_ap_fixed_16_1_5_3_0_U0_casted_output_read),
    .p_fftInData_reOrdered_din(swap_complex_ap_fixed_16_1_5_3_0_U0_p_fftInData_reOrdered_din),
    .p_fftInData_reOrdered_full_n(p_fftInData_reOrdered_full_n),
    .p_fftInData_reOrdered_write(swap_complex_ap_fixed_16_1_5_3_0_U0_p_fftInData_reOrdered_write),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(swap_complex_ap_fixed_16_1_5_3_0_U0_ap_start),
    .ap_done(swap_complex_ap_fixed_16_1_5_3_0_U0_ap_done),
    .ap_ready(swap_complex_ap_fixed_16_1_5_3_0_U0_ap_ready),
    .ap_idle(swap_complex_ap_fixed_16_1_5_3_0_U0_ap_idle),
    .ap_continue(swap_complex_ap_fixed_16_1_5_3_0_U0_ap_continue)
);

fft_top_fftStage_8 fftStage_8_U0(
    .p_fftInData_reOrdered_dout(p_fftInData_reOrdered_dout),
    .p_fftInData_reOrdered_empty_n(p_fftInData_reOrdered_empty_n),
    .p_fftInData_reOrdered_read(fftStage_8_U0_p_fftInData_reOrdered_read),
    .outD_0_din(fftStage_8_U0_outD_0_din),
    .outD_0_full_n(outD_0_full_n),
    .outD_0_write(fftStage_8_U0_outD_0_write),
    .outD_1_din(fftStage_8_U0_outD_1_din),
    .outD_1_full_n(outD_1_full_n),
    .outD_1_write(fftStage_8_U0_outD_1_write),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(fftStage_8_U0_ap_start),
    .ap_done(fftStage_8_U0_ap_done),
    .ap_ready(fftStage_8_U0_ap_ready),
    .ap_idle(fftStage_8_U0_ap_idle),
    .ap_continue(fftStage_8_U0_ap_continue)
);

fft_top_fifo_w64_d8_D_x16 casted_output_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0_casted_output_din),
    .if_full_n(casted_output_full_n),
    .if_write(castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0_casted_output_write),
    .if_dout(casted_output_dout),
    .if_empty_n(casted_output_empty_n),
    .if_read(swap_complex_ap_fixed_16_1_5_3_0_U0_casted_output_read),
    .if_num_data_valid(casted_output_num_data_valid),
    .if_fifo_cap(casted_output_fifo_cap)
);

fft_top_fifo_w64_d8_D_x16 p_fftInData_reOrdered_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(swap_complex_ap_fixed_16_1_5_3_0_U0_p_fftInData_reOrdered_din),
    .if_full_n(p_fftInData_reOrdered_full_n),
    .if_write(swap_complex_ap_fixed_16_1_5_3_0_U0_p_fftInData_reOrdered_write),
    .if_dout(p_fftInData_reOrdered_dout),
    .if_empty_n(p_fftInData_reOrdered_empty_n),
    .if_read(fftStage_8_U0_p_fftInData_reOrdered_read),
    .if_num_data_valid(p_fftInData_reOrdered_num_data_valid),
    .if_fifo_cap(p_fftInData_reOrdered_fifo_cap)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_fftStage_8_U0_ap_start <= 1'b0;
    end else begin
        if ((ap_start == 1'b1)) begin
            ap_sync_reg_fftStage_8_U0_ap_start <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_swap_complex_ap_fixed_16_1_5_3_0_U0_ap_start <= 1'b0;
    end else begin
        if ((ap_start == 1'b1)) begin
            ap_sync_reg_swap_complex_ap_fixed_16_1_5_3_0_U0_ap_start <= 1'b1;
        end
    end
end

assign ap_done = fftStage_8_U0_ap_done;

assign ap_idle = (swap_complex_ap_fixed_16_1_5_3_0_U0_ap_idle & fftStage_8_U0_ap_idle & castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0_ap_idle);

assign ap_ready = castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0_ap_ready;

assign castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0_ap_continue = 1'b1;

assign castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0_ap_start = ap_start;

assign fftStage_8_U0_ap_continue = ap_continue;

assign fftStage_8_U0_ap_start = (ap_sync_reg_fftStage_8_U0_ap_start | ap_start);

assign inD_0_read = castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0_inD_0_read;

assign inD_1_read = castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0_inD_1_read;

assign outD_0_din = fftStage_8_U0_outD_0_din;

assign outD_0_write = fftStage_8_U0_outD_0_write;

assign outD_1_din = fftStage_8_U0_outD_1_din;

assign outD_1_write = fftStage_8_U0_outD_1_write;

assign swap_complex_ap_fixed_16_1_5_3_0_U0_ap_continue = 1'b1;

assign swap_complex_ap_fixed_16_1_5_3_0_U0_ap_start = (ap_sync_reg_swap_complex_ap_fixed_16_1_5_3_0_U0_ap_start | ap_start);

endmodule //fft_top_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s
