{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1484030568058 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1484030568059 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 10 14:42:47 2017 " "Processing started: Tue Jan 10 14:42:47 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1484030568059 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1484030568059 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sdram_ov5640_lcd -c sdram_ov5640_lcd " "Command: quartus_map --read_settings_files=on --write_settings_files=off sdram_ov5640_lcd -c sdram_ov5640_lcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1484030568059 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1484030568297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file core/sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll " "Found entity 1: sdram_pll" {  } { { "core/sdram_pll.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/core/sdram_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1484030568338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1484030568338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cmos_i2c_ov5640/reg_config.v 1 1 " "Found 1 design units, including 1 entities, in source file src/cmos_i2c_ov5640/reg_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_config " "Found entity 1: reg_config" {  } { { "src/cmos_i2c_ov5640/reg_config.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/cmos_i2c_ov5640/reg_config.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1484030568340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1484030568340 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "18 power_on_delay.v(25) " "Verilog HDL Expression warning at power_on_delay.v(25): truncated literal to match 18 bits" {  } { { "src/cmos_i2c_ov5640/power_on_delay.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/cmos_i2c_ov5640/power_on_delay.v" 25 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1484030568341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cmos_i2c_ov5640/power_on_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file src/cmos_i2c_ov5640/power_on_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 power_on_delay " "Found entity 1: power_on_delay" {  } { { "src/cmos_i2c_ov5640/power_on_delay.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/cmos_i2c_ov5640/power_on_delay.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1484030568342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1484030568342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cmos_i2c_ov5640/i2c_com.v 1 1 " "Found 1 design units, including 1 entities, in source file src/cmos_i2c_ov5640/i2c_com.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_com " "Found entity 1: i2c_com" {  } { { "src/cmos_i2c_ov5640/i2c_com.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/cmos_i2c_ov5640/i2c_com.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1484030568343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1484030568343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cmos_i2c_ov5640/cmos_capture.v 1 1 " "Found 1 design units, including 1 entities, in source file src/cmos_i2c_ov5640/cmos_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 CMOS_Capture " "Found entity 1: CMOS_Capture" {  } { { "src/cmos_i2c_ov5640/CMOS_Capture.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/cmos_i2c_ov5640/CMOS_Capture.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1484030568345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1484030568345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_vga_ip/sdram_ip/wrfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/sdram_ip/wrfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 wrfifo " "Found entity 1: wrfifo" {  } { { "src/sdram_vga_ip/sdram_ip/wrfifo.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_vga_ip/sdram_ip/wrfifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1484030568346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1484030568346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_vga_ip/sdram_ip/sdram_wr_data.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/sdram_ip/sdram_wr_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_wr_data " "Found entity 1: sdram_wr_data" {  } { { "src/sdram_vga_ip/sdram_ip/sdram_wr_data.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_vga_ip/sdram_ip/sdram_wr_data.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1484030568349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1484030568349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_vga_ip/sdram_ip/sdram_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/sdram_ip/sdram_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_top " "Found entity 1: sdram_top" {  } { { "src/sdram_vga_ip/sdram_ip/sdram_top.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_vga_ip/sdram_ip/sdram_top.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1484030568350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1484030568350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_vga_ip/sdram_ip/sdram_para.v 0 0 " "Found 0 design units, including 0 entities, in source file src/sdram_vga_ip/sdram_ip/sdram_para.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1484030568352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_vga_ip/sdram_ip/sdram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/sdram_ip/sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_ctrl " "Found entity 1: sdram_ctrl" {  } { { "src/sdram_vga_ip/sdram_ip/sdram_ctrl.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_vga_ip/sdram_ip/sdram_ctrl.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1484030568354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1484030568354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_vga_ip/sdram_ip/sdram_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/sdram_ip/sdram_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_cmd " "Found entity 1: sdram_cmd" {  } { { "src/sdram_vga_ip/sdram_ip/sdram_cmd.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_vga_ip/sdram_ip/sdram_cmd.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1484030568357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1484030568357 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "sdram_2fifo_top.v(5) " "Verilog HDL syntax warning at sdram_2fifo_top.v(5): extra block comment delimiter characters /* within block comment" {  } { { "src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" 5 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "" 0 -1 1484030568358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_2fifo_top " "Found entity 1: sdram_2fifo_top" {  } { { "src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1484030568359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1484030568359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_vga_ip/sdram_ip/sdbank_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/sdram_ip/sdbank_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdbank_switch " "Found entity 1: sdbank_switch" {  } { { "src/sdram_vga_ip/sdram_ip/sdbank_switch.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_vga_ip/sdram_ip/sdbank_switch.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1484030568360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1484030568360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_vga_ip/sdram_ip/rdfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/sdram_ip/rdfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rdfifo " "Found entity 1: rdfifo" {  } { { "src/sdram_vga_ip/sdram_ip/rdfifo.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_vga_ip/sdram_ip/rdfifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1484030568362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1484030568362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_ctrl " "Found entity 1: dcfifo_ctrl" {  } { { "src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1484030568364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1484030568364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_vga_ip/lcd_ip/lcd_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/lcd_ip/lcd_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_top " "Found entity 1: lcd_top" {  } { { "src/sdram_vga_ip/lcd_ip/lcd_top.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_vga_ip/lcd_ip/lcd_top.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1484030568365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1484030568365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_vga_ip/lcd_ip/lcd_para.v 0 0 " "Found 0 design units, including 0 entities, in source file src/sdram_vga_ip/lcd_ip/lcd_para.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1484030568367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_vga_ip/lcd_ip/lcd_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/lcd_ip/lcd_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_driver " "Found entity 1: lcd_driver" {  } { { "src/sdram_vga_ip/lcd_ip/lcd_driver.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_vga_ip/lcd_ip/lcd_driver.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1484030568369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1484030568369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_vga_ip/lcd_ip/lcd_display.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/lcd_ip/lcd_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_display " "Found entity 1: lcd_display" {  } { { "src/sdram_vga_ip/lcd_ip/lcd_display.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_vga_ip/lcd_ip/lcd_display.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1484030568371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1484030568371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_vga_ip/sdram_vga_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/sdram_vga_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_vga_top " "Found entity 1: sdram_vga_top" {  } { { "src/sdram_vga_ip/sdram_vga_top.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_vga_ip/sdram_vga_top.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1484030568372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1484030568372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/system_ctrl.v 2 2 " "Found 2 design units, including 2 entities, in source file src/system_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_ctrl " "Found entity 1: system_ctrl" {  } { { "src/system_ctrl.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/system_ctrl.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1484030568374 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_delay " "Found entity 2: system_delay" {  } { { "src/system_ctrl.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/system_ctrl.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1484030568374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1484030568374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_ov5640_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_ov5640_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_ov5640_lcd " "Found entity 1: sdram_ov5640_lcd" {  } { { "src/sdram_ov5640_lcd.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_ov5640_lcd.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1484030568375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1484030568375 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ack reg_config.v(30) " "Verilog HDL Implicit Net warning at reg_config.v(30): created implicit net for \"ack\"" {  } { { "src/cmos_i2c_ov5640/reg_config.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/cmos_i2c_ov5640/reg_config.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1484030568376 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tr_end reg_config.v(33) " "Verilog HDL Implicit Net warning at reg_config.v(33): created implicit net for \"tr_end\"" {  } { { "src/cmos_i2c_ov5640/reg_config.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/cmos_i2c_ov5640/reg_config.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1484030568376 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst_n sdram_ov5640_lcd.v(58) " "Verilog HDL Implicit Net warning at sdram_ov5640_lcd.v(58): created implicit net for \"rst_n\"" {  } { { "src/sdram_ov5640_lcd.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_ov5640_lcd.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1484030568376 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Config_Done sdram_ov5640_lcd.v(100) " "Verilog HDL Implicit Net warning at sdram_ov5640_lcd.v(100): created implicit net for \"Config_Done\"" {  } { { "src/sdram_ov5640_lcd.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_ov5640_lcd.v" 100 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1484030568376 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lcd_driver.v(41) " "Verilog HDL or VHDL warning at lcd_driver.v(41): conditional expression evaluates to a constant" {  } { { "src/sdram_vga_ip/lcd_ip/lcd_driver.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_vga_ip/lcd_ip/lcd_driver.v" 41 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1 1484030568381 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lcd_driver.v(48) " "Verilog HDL or VHDL warning at lcd_driver.v(48): conditional expression evaluates to a constant" {  } { { "src/sdram_vga_ip/lcd_ip/lcd_driver.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_vga_ip/lcd_ip/lcd_driver.v" 48 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1 1484030568382 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sdram_ov5640_lcd " "Elaborating entity \"sdram_ov5640_lcd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1484030568421 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED sdram_ov5640_lcd.v(52) " "Output port \"LED\" at sdram_ov5640_lcd.v(52) has no driver" {  } { { "src/sdram_ov5640_lcd.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_ov5640_lcd.v" 52 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1484030568422 "|sdram_ov5640_lcd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_ctrl system_ctrl:u_system_ctrl " "Elaborating entity \"system_ctrl\" for hierarchy \"system_ctrl:u_system_ctrl\"" {  } { { "src/sdram_ov5640_lcd.v" "u_system_ctrl" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_ov5640_lcd.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1484030568424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_delay system_ctrl:u_system_ctrl\|system_delay:u_system_delay " "Elaborating entity \"system_delay\" for hierarchy \"system_ctrl:u_system_ctrl\|system_delay:u_system_delay\"" {  } { { "src/system_ctrl.v" "u_system_delay" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/system_ctrl.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1484030568429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll " "Elaborating entity \"sdram_pll\" for hierarchy \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\"" {  } { { "src/system_ctrl.v" "u_sdram_pll" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/system_ctrl.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1484030568431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\"" {  } { { "core/sdram_pll.v" "altpll_component" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/core/sdram_pll.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1484030568481 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\"" {  } { { "core/sdram_pll.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/core/sdram_pll.v" 115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1484030568485 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component " "Instantiated megafunction \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 12 " "Parameter \"clk0_multiply_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 1 " "Parameter \"clk3_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 2 " "Parameter \"clk3_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=sdram_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=sdram_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568486 ""}  } { { "core/sdram_pll.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/core/sdram_pll.v" 115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1484030568486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sdram_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sdram_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll_altpll " "Found entity 1: sdram_pll_altpll" {  } { { "db/sdram_pll_altpll.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/db/sdram_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1484030568544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1484030568544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll_altpll system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated " "Elaborating entity \"sdram_pll_altpll\" for hierarchy \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1484030568545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "power_on_delay power_on_delay:power_on_delay_inst " "Elaborating entity \"power_on_delay\" for hierarchy \"power_on_delay:power_on_delay_inst\"" {  } { { "src/sdram_ov5640_lcd.v" "power_on_delay_inst" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_ov5640_lcd.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1484030568547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_config reg_config:reg_config_inst " "Elaborating entity \"reg_config\" for hierarchy \"reg_config:reg_config_inst\"" {  } { { "src/sdram_ov5640_lcd.v" "reg_config_inst" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_ov5640_lcd.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1484030568549 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "reg_config.v(98) " "Verilog HDL Case Statement information at reg_config.v(98): all case item expressions in this case statement are onehot" {  } { { "src/cmos_i2c_ov5640/reg_config.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/cmos_i2c_ov5640/reg_config.v" 98 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1 1484030568551 "|sdram_ov5640_lcd|reg_config:reg_config_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_com reg_config:reg_config_inst\|i2c_com:u1 " "Elaborating entity \"i2c_com\" for hierarchy \"reg_config:reg_config_inst\|i2c_com:u1\"" {  } { { "src/cmos_i2c_ov5640/reg_config.v" "u1" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/cmos_i2c_ov5640/reg_config.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1484030568551 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_com.v(30) " "Verilog HDL assignment warning at i2c_com.v(30): truncated value with size 32 to match size of target (1)" {  } { { "src/cmos_i2c_ov5640/i2c_com.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/cmos_i2c_ov5640/i2c_com.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1484030568552 "|sdram_ov5640_lcd|reg_config:reg_config_inst|i2c_com:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_com.v(31) " "Verilog HDL assignment warning at i2c_com.v(31): truncated value with size 32 to match size of target (1)" {  } { { "src/cmos_i2c_ov5640/i2c_com.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/cmos_i2c_ov5640/i2c_com.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1484030568552 "|sdram_ov5640_lcd|reg_config:reg_config_inst|i2c_com:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c_com.v(43) " "Verilog HDL assignment warning at i2c_com.v(43): truncated value with size 32 to match size of target (6)" {  } { { "src/cmos_i2c_ov5640/i2c_com.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/cmos_i2c_ov5640/i2c_com.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1484030568552 "|sdram_ov5640_lcd|reg_config:reg_config_inst|i2c_com:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMOS_Capture CMOS_Capture:u_CMOS_Capture " "Elaborating entity \"CMOS_Capture\" for hierarchy \"CMOS_Capture:u_CMOS_Capture\"" {  } { { "src/sdram_ov5640_lcd.v" "u_CMOS_Capture" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_ov5640_lcd.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1484030568553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_vga_top sdram_vga_top:u_sdram_vga_top " "Elaborating entity \"sdram_vga_top\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\"" {  } { { "src/sdram_ov5640_lcd.v" "u_sdram_vga_top" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_ov5640_lcd.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1484030568554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_2fifo_top sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top " "Elaborating entity \"sdram_2fifo_top\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\"" {  } { { "src/sdram_vga_ip/sdram_vga_top.v" "u_sdram_2fifo_top" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_vga_ip/sdram_vga_top.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1484030568556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_top sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop " "Elaborating entity \"sdram_top\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\"" {  } { { "src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" "u_sdramtop" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1484030568557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_ctrl sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_ctrl:module_001 " "Elaborating entity \"sdram_ctrl\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_ctrl:module_001\"" {  } { { "src/sdram_vga_ip/sdram_ip/sdram_top.v" "module_001" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_vga_ip/sdram_ip/sdram_top.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1484030568559 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_ctrl.v(234) " "Verilog HDL Case Statement information at sdram_ctrl.v(234): all case item expressions in this case statement are onehot" {  } { { "src/sdram_vga_ip/sdram_ip/sdram_ctrl.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_vga_ip/sdram_ip/sdram_ctrl.v" 234 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1 1484030568560 "|sdram_ov5640_lcd|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_cmd sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_cmd:module_002 " "Elaborating entity \"sdram_cmd\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_cmd:module_002\"" {  } { { "src/sdram_vga_ip/sdram_ip/sdram_top.v" "module_002" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_vga_ip/sdram_ip/sdram_top.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1484030568561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_wr_data sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_wr_data:module_003 " "Elaborating entity \"sdram_wr_data\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_wr_data:module_003\"" {  } { { "src/sdram_vga_ip/sdram_ip/sdram_top.v" "module_003" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_vga_ip/sdram_ip/sdram_top.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1484030568563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_ctrl sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl " "Elaborating entity \"dcfifo_ctrl\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\"" {  } { { "src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" "u_dcfifo_ctrl" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1484030568564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrfifo sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo " "Elaborating entity \"wrfifo\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\"" {  } { { "src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" "u_wrfifo" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1484030568566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\"" {  } { { "src/sdram_vga_ip/sdram_ip/wrfifo.v" "dcfifo_component" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_vga_ip/sdram_ip/wrfifo.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1484030568634 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\"" {  } { { "src/sdram_vga_ip/sdram_ip/wrfifo.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_vga_ip/sdram_ip/wrfifo.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1484030568636 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5,RAM_BLOCK_TYPE=M4K " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5,RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030568636 ""}  } { { "src/sdram_vga_ip/sdram_ip/wrfifo.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_vga_ip/sdram_ip/wrfifo.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1484030568636 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone IV E does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone IV E does not have M4K blocks -- using available memory blocks" {  } { { "db/dcfifo_4en1.tdf" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/db/dcfifo_4en1.tdf" 191 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "" 0 -1 1484030568685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_4en1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_4en1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_4en1 " "Found entity 1: dcfifo_4en1" {  } { { "db/dcfifo_4en1.tdf" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/db/dcfifo_4en1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1484030568685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1484030568685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_4en1 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated " "Elaborating entity \"dcfifo_4en1\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1484030568686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_6ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_6ib " "Found entity 1: a_gray2bin_6ib" {  } { { "db/a_gray2bin_6ib.tdf" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/db/a_gray2bin_6ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1484030568694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1484030568694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_6ib sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_6ib\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_4en1.tdf" "rdptr_g_gray2bin" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/db/dcfifo_4en1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1484030568694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_577.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_577.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_577 " "Found entity 1: a_graycounter_577" {  } { { "db/a_graycounter_577.tdf" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/db/a_graycounter_577.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1484030568747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1484030568747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_577 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|a_graycounter_577:rdptr_g1p " "Elaborating entity \"a_graycounter_577\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|a_graycounter_577:rdptr_g1p\"" {  } { { "db/dcfifo_4en1.tdf" "rdptr_g1p" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/db/dcfifo_4en1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1484030568747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_1lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_1lc " "Found entity 1: a_graycounter_1lc" {  } { { "db/a_graycounter_1lc.tdf" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/db/a_graycounter_1lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1484030568795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1484030568795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_1lc sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|a_graycounter_1lc:wrptr_g1p " "Elaborating entity \"a_graycounter_1lc\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|a_graycounter_1lc:wrptr_g1p\"" {  } { { "db/dcfifo_4en1.tdf" "wrptr_g1p" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/db/dcfifo_4en1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1484030568795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mf51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mf51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mf51 " "Found entity 1: altsyncram_mf51" {  } { { "db/altsyncram_mf51.tdf" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/db/altsyncram_mf51.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1484030568853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1484030568853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mf51 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|altsyncram_mf51:fifo_ram " "Elaborating entity \"altsyncram_mf51\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|altsyncram_mf51:fifo_ram\"" {  } { { "db/dcfifo_4en1.tdf" "fifo_ram" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/db/dcfifo_4en1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1484030568854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/db/dffpipe_oe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1484030568861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1484030568861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|dffpipe_oe9:rs_brp " "Elaborating entity \"dffpipe_oe9\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|dffpipe_oe9:rs_brp\"" {  } { { "db/dcfifo_4en1.tdf" "rs_brp" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/db/dcfifo_4en1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1484030568862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ud8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ud8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ud8 " "Found entity 1: alt_synch_pipe_ud8" {  } { { "db/alt_synch_pipe_ud8.tdf" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/db/alt_synch_pipe_ud8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1484030568870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1484030568870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ud8 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|alt_synch_pipe_ud8:rs_dgwp " "Elaborating entity \"alt_synch_pipe_ud8\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|alt_synch_pipe_ud8:rs_dgwp\"" {  } { { "db/dcfifo_4en1.tdf" "rs_dgwp" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/db/dcfifo_4en1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1484030568870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1484030568877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1484030568877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|alt_synch_pipe_ud8:rs_dgwp\|dffpipe_pe9:dffpipe11 " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|alt_synch_pipe_ud8:rs_dgwp\|dffpipe_pe9:dffpipe11\"" {  } { { "db/alt_synch_pipe_ud8.tdf" "dffpipe11" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/db/alt_synch_pipe_ud8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1484030568877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ud8 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|alt_synch_pipe_ud8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_ud8\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|alt_synch_pipe_ud8:ws_dgrp\"" {  } { { "db/dcfifo_4en1.tdf" "ws_dgrp" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/db/dcfifo_4en1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1484030568880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b66 " "Found entity 1: cmpr_b66" {  } { { "db/cmpr_b66.tdf" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/db/cmpr_b66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1484030568932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1484030568932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b66 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|cmpr_b66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_b66\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|cmpr_b66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_4en1.tdf" "rdempty_eq_comp1_lsb" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/db/dcfifo_4en1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1484030568933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/db/mux_j28.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1484030568991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1484030568991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_4en1.tdf" "rdemp_eq_comp_lsb_mux" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/db/dcfifo_4en1.tdf" 88 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1484030568992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdfifo sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo " "Elaborating entity \"rdfifo\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\"" {  } { { "src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" "u_rdfifo" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1484030568998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\"" {  } { { "src/sdram_vga_ip/sdram_ip/rdfifo.v" "dcfifo_component" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_vga_ip/sdram_ip/rdfifo.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1484030569044 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\"" {  } { { "src/sdram_vga_ip/sdram_ip/rdfifo.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_vga_ip/sdram_ip/rdfifo.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1484030569046 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030569046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5,RAM_BLOCK_TYPE=M4K " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5,RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030569046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030569046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030569046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030569046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030569046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030569046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030569046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030569046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030569046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030569046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030569046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1484030569046 ""}  } { { "src/sdram_vga_ip/sdram_ip/rdfifo.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_vga_ip/sdram_ip/rdfifo.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1484030569046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_nen1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_nen1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_nen1 " "Found entity 1: dcfifo_nen1" {  } { { "db/dcfifo_nen1.tdf" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/db/dcfifo_nen1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1484030569096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1484030569096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_nen1 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated " "Elaborating entity \"dcfifo_nen1\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1484030569097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_d98.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_d98.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_d98 " "Found entity 1: alt_synch_pipe_d98" {  } { { "db/alt_synch_pipe_d98.tdf" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/db/alt_synch_pipe_d98.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1484030569110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1484030569110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_d98 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated\|alt_synch_pipe_d98:rs_dgwp " "Elaborating entity \"alt_synch_pipe_d98\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated\|alt_synch_pipe_d98:rs_dgwp\"" {  } { { "db/dcfifo_nen1.tdf" "rs_dgwp" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/db/dcfifo_nen1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1484030569110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_vd8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_vd8 " "Found entity 1: alt_synch_pipe_vd8" {  } { { "db/alt_synch_pipe_vd8.tdf" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/db/alt_synch_pipe_vd8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1484030569120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1484030569120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vd8 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_vd8\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\"" {  } { { "db/dcfifo_nen1.tdf" "ws_dgrp" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/db/dcfifo_nen1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1484030569121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1484030569127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1484030569127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe4 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe4\"" {  } { { "db/alt_synch_pipe_vd8.tdf" "dffpipe4" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/db/alt_synch_pipe_vd8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1484030569128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdbank_switch sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch " "Elaborating entity \"sdbank_switch\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\"" {  } { { "src/sdram_vga_ip/sdram_vga_top.v" "u_sdbank_switch" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_vga_ip/sdram_vga_top.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1484030569143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_top sdram_vga_top:u_sdram_vga_top\|lcd_top:u_lcd_top " "Elaborating entity \"lcd_top\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|lcd_top:u_lcd_top\"" {  } { { "src/sdram_vga_ip/sdram_vga_top.v" "u_lcd_top" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_vga_ip/sdram_vga_top.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1484030569145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_driver sdram_vga_top:u_sdram_vga_top\|lcd_top:u_lcd_top\|lcd_driver:u_lcd_driver " "Elaborating entity \"lcd_driver\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|lcd_top:u_lcd_top\|lcd_driver:u_lcd_driver\"" {  } { { "src/sdram_vga_ip/lcd_ip/lcd_top.v" "u_lcd_driver" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_vga_ip/lcd_ip/lcd_top.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1484030569146 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1484030570618 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/sdram_vga_ip/sdram_ip/sdram_cmd.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_vga_ip/sdram_ip/sdram_cmd.v" 65 -1 0 } } { "src/cmos_i2c_ov5640/i2c_com.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/cmos_i2c_ov5640/i2c_com.v" 20 -1 0 } } { "db/dcfifo_nen1.tdf" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/db/dcfifo_nen1.tdf" 60 2 0 } } { "db/dcfifo_nen1.tdf" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/db/dcfifo_nen1.tdf" 64 2 0 } } { "db/a_graycounter_577.tdf" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/db/a_graycounter_577.tdf" 32 2 0 } } { "src/sdram_vga_ip/sdram_ip/sdbank_switch.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_vga_ip/sdram_ip/sdbank_switch.v" 92 -1 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/db/a_graycounter_1lc.tdf" 32 2 0 } } { "db/a_graycounter_577.tdf" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/db/a_graycounter_577.tdf" 45 2 0 } } { "src/cmos_i2c_ov5640/i2c_com.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/cmos_i2c_ov5640/i2c_com.v" 19 -1 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/db/a_graycounter_1lc.tdf" 45 2 0 } } { "db/dcfifo_4en1.tdf" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/db/dcfifo_4en1.tdf" 58 2 0 } } { "db/dcfifo_4en1.tdf" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/db/dcfifo_4en1.tdf" 62 2 0 } } { "src/cmos_i2c_ov5640/CMOS_Capture.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/cmos_i2c_ov5640/CMOS_Capture.v" 60 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1484030570673 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1484030570674 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "S_DQM\[0\] GND " "Pin \"S_DQM\[0\]\" is stuck at GND" {  } { { "src/sdram_ov5640_lcd.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_ov5640_lcd.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1484030571157 "|sdram_ov5640_lcd|S_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S_DQM\[1\] GND " "Pin \"S_DQM\[1\]\" is stuck at GND" {  } { { "src/sdram_ov5640_lcd.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_ov5640_lcd.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1484030571157 "|sdram_ov5640_lcd|S_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S_A\[12\] GND " "Pin \"S_A\[12\]\" is stuck at GND" {  } { { "src/sdram_ov5640_lcd.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_ov5640_lcd.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1484030571157 "|sdram_ov5640_lcd|S_A[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "src/sdram_ov5640_lcd.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_ov5640_lcd.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1484030571157 "|sdram_ov5640_lcd|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "src/sdram_ov5640_lcd.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_ov5640_lcd.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1484030571157 "|sdram_ov5640_lcd|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "src/sdram_ov5640_lcd.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_ov5640_lcd.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1484030571157 "|sdram_ov5640_lcd|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "src/sdram_ov5640_lcd.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_ov5640_lcd.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1484030571157 "|sdram_ov5640_lcd|LED[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1484030571157 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1484030571328 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "18 " "18 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1484030575372 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1484030575628 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1484030575628 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1444 " "Implemented 1444 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1484030575761 ""} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Implemented 60 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1484030575761 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "17 " "Implemented 17 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1484030575761 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1321 " "Implemented 1321 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1484030575761 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1484030575761 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1484030575761 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1484030575761 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "462 " "Peak virtual memory: 462 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1484030575794 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 10 14:42:55 2017 " "Processing ended: Tue Jan 10 14:42:55 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1484030575794 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1484030575794 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1484030575794 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1484030575794 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1484030576653 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1484030576653 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 10 14:42:56 2017 " "Processing started: Tue Jan 10 14:42:56 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1484030576653 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1484030576653 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sdram_ov5640_lcd -c sdram_ov5640_lcd " "Command: quartus_fit --read_settings_files=off --write_settings_files=off sdram_ov5640_lcd -c sdram_ov5640_lcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1484030576653 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1484030576751 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "sdram_ov5640_lcd EP4CE6F17C8 " "Selected device EP4CE6F17C8 for design \"sdram_ov5640_lcd\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1484030576779 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1484030576838 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1484030576838 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 12 25 0 0 " "Implementing clock multiplication of 12, clock division of 25, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/sdram_pll_altpll.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/db/sdram_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/" { { 0 { 0 ""} 0 906 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1484030576878 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/sdram_pll_altpll.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/db/sdram_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/" { { 0 { 0 ""} 0 907 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1484030576878 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/sdram_pll_altpll.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/db/sdram_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/" { { 0 { 0 ""} 0 908 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1484030576878 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[3\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/sdram_pll_altpll.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/db/sdram_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/" { { 0 { 0 ""} 0 909 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1484030576878 ""}  } { { "db/sdram_pll_altpll.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/db/sdram_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/" { { 0 { 0 ""} 0 906 8288 9036 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1484030576878 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1484030576995 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1484030577207 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1484030577207 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1484030577207 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1484030577207 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "" 0 -1 1484030577211 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1484030577212 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1484030577215 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_4en1 " "Entity dcfifo_4en1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe11\|dffe12a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe11\|dffe12a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1484030578270 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1484030578270 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nen1 " "Entity dcfifo_nen1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe4\|dffe5a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe4\|dffe5a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1484030578270 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1484030578270 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1484030578270 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sdram_ov5640_lcd.sdc " "Synopsys Design Constraints File file not found: 'sdram_ov5640_lcd.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1484030578292 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1484030578293 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1484030578293 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1484030578307 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1484030578309 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1484030578310 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLOCK~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1484030578442 ""}  } { { "src/sdram_ov5640_lcd.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_ov5640_lcd.v" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/" { { 0 { 0 ""} 0 3315 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1484030578442 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1484030578443 ""}  } { { "db/sdram_pll_altpll.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/db/sdram_pll_altpll.v" 92 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/" { { 0 { 0 ""} 0 906 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1484030578443 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1484030578443 ""}  } { { "db/sdram_pll_altpll.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/db/sdram_pll_altpll.v" 92 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/" { { 0 { 0 ""} 0 906 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1484030578443 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1) " "Automatically promoted node system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1484030578443 ""}  } { { "db/sdram_pll_altpll.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/db/sdram_pll_altpll.v" 92 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/" { { 0 { 0 ""} 0 906 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1484030578443 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C3 of PLL_1) " "Automatically promoted node system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1484030578443 ""}  } { { "db/sdram_pll_altpll.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/db/sdram_pll_altpll.v" 92 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/" { { 0 { 0 ""} 0 906 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1484030578443 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reg_config:reg_config_inst\|clock_20k  " "Automatically promoted node reg_config:reg_config_inst\|clock_20k " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1484030578443 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_config:reg_config_inst\|i2c_com:u1\|i2c_sclk " "Destination node reg_config:reg_config_inst\|i2c_com:u1\|i2c_sclk" {  } { { "src/cmos_i2c_ov5640/i2c_com.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/cmos_i2c_ov5640/i2c_com.v" 16 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_config:reg_config_inst|i2c_com:u1|i2c_sclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/" { { 0 { 0 ""} 0 750 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1484030578443 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_config:reg_config_inst\|clock_20k~0 " "Destination node reg_config:reg_config_inst\|clock_20k~0" {  } { { "src/cmos_i2c_ov5640/reg_config.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/cmos_i2c_ov5640/reg_config.v" 10 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_config:reg_config_inst|clock_20k~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/" { { 0 { 0 ""} 0 1334 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1484030578443 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1484030578443 ""}  } { { "src/cmos_i2c_ov5640/reg_config.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/cmos_i2c_ov5640/reg_config.v" 10 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_config:reg_config_inst|clock_20k } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/" { { 0 { 0 ""} 0 841 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1484030578443 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl:u_system_ctrl\|sysrst_nr2  " "Automatically promoted node system_ctrl:u_system_ctrl\|sysrst_nr2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1484030578444 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|comb~0 " "Destination node sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|comb~0" {  } { { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/" { { 0 { 0 ""} 0 1318 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1484030578444 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_ctrl:module_001\|sys_r_wn~1 " "Destination node sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_ctrl:module_001\|sys_r_wn~1" {  } { { "src/sdram_vga_ip/sdram_ip/sdram_ctrl.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_vga_ip/sdram_ip/sdram_ctrl.v" 44 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/" { { 0 { 0 ""} 0 1492 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1484030578444 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read.100 " "Destination node sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read.100" {  } { { "src/sdram_vga_ip/sdram_ip/sdbank_switch.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_vga_ip/sdram_ip/sdbank_switch.v" 82 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/" { { 0 { 0 ""} 0 264 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1484030578444 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_write.100 " "Destination node sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_write.100" {  } { { "src/sdram_vga_ip/sdram_ip/sdbank_switch.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_vga_ip/sdram_ip/sdbank_switch.v" 43 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/" { { 0 { 0 ""} 0 267 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1484030578444 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read.001 " "Destination node sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read.001" {  } { { "src/sdram_vga_ip/sdram_ip/sdbank_switch.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_vga_ip/sdram_ip/sdbank_switch.v" 82 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/" { { 0 { 0 ""} 0 269 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1484030578444 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read.011 " "Destination node sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read.011" {  } { { "src/sdram_vga_ip/sdram_ip/sdbank_switch.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_vga_ip/sdram_ip/sdbank_switch.v" 82 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/" { { 0 { 0 ""} 0 255 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1484030578444 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_write.011 " "Destination node sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_write.011" {  } { { "src/sdram_vga_ip/sdram_ip/sdbank_switch.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_vga_ip/sdram_ip/sdbank_switch.v" 43 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/" { { 0 { 0 ""} 0 260 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1484030578444 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_write.001 " "Destination node sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_write.001" {  } { { "src/sdram_vga_ip/sdram_ip/sdbank_switch.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_vga_ip/sdram_ip/sdbank_switch.v" 43 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/" { { 0 { 0 ""} 0 258 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1484030578444 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read.000 " "Destination node sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read.000" {  } { { "src/sdram_vga_ip/sdram_ip/sdbank_switch.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_vga_ip/sdram_ip/sdbank_switch.v" 82 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/" { { 0 { 0 ""} 0 268 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1484030578444 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read.010 " "Destination node sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read.010" {  } { { "src/sdram_vga_ip/sdram_ip/sdbank_switch.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_vga_ip/sdram_ip/sdbank_switch.v" 82 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/" { { 0 { 0 ""} 0 249 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1484030578444 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1484030578444 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1484030578444 ""}  } { { "src/system_ctrl.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/system_ctrl.v" 81 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_ctrl:u_system_ctrl|sysrst_nr2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/" { { 0 { 0 ""} 0 951 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1484030578444 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1484030578956 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1484030578958 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1484030578958 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1484030578961 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1484030578963 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1484030578965 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1484030578965 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1484030578967 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1484030579478 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1484030579480 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1484030579480 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1 clk\[0\] CMOS_XCLK~output " "PLL \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"CMOS_XCLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/sdram_pll_altpll.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/db/sdram_pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "core/sdram_pll.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/core/sdram_pll.v" 115 0 0 } } { "src/system_ctrl.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/system_ctrl.v" 64 0 0 } } { "src/sdram_ov5640_lcd.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_ov5640_lcd.v" 79 0 0 } } { "src/sdram_ov5640_lcd.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_ov5640_lcd.v" 45 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1 1484030579531 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1 clk\[1\] lcd_out_clk~output " "PLL \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"lcd_out_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/sdram_pll_altpll.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/db/sdram_pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "core/sdram_pll.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/core/sdram_pll.v" 115 0 0 } } { "src/system_ctrl.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/system_ctrl.v" 64 0 0 } } { "src/sdram_ov5640_lcd.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_ov5640_lcd.v" 79 0 0 } } { "src/sdram_ov5640_lcd.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_ov5640_lcd.v" 30 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1 1484030579532 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1 clk\[3\] S_CLK~output " "PLL \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1\" output port clk\[3\] feeds output pin \"S_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/sdram_pll_altpll.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/db/sdram_pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "core/sdram_pll.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/core/sdram_pll.v" 115 0 0 } } { "src/system_ctrl.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/system_ctrl.v" 64 0 0 } } { "src/sdram_ov5640_lcd.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_ov5640_lcd.v" 79 0 0 } } { "src/sdram_ov5640_lcd.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_ov5640_lcd.v" 18 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1 1484030579533 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1484030579556 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1484030580281 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1484030580725 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1484030580735 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1484030583075 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1484030583075 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1484030583724 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1484030585436 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1484030585436 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1484030587389 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1484030587391 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1484030587391 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1484030587480 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1484030587736 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1484030587790 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1484030588137 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1484030588655 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "30 Cyclone IV E " "30 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[0\] 3.3-V LVTTL P14 " "Pin S_DB\[0\] uses I/O standard 3.3-V LVTTL at P14" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[0] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[0\]" } } } } { "src/sdram_ov5640_lcd.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_ov5640_lcd.v" 27 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/" { { 0 { 0 ""} 0 100 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1484030589206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[1\] 3.3-V LVTTL M12 " "Pin S_DB\[1\] uses I/O standard 3.3-V LVTTL at M12" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[1] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[1\]" } } } } { "src/sdram_ov5640_lcd.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_ov5640_lcd.v" 27 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/" { { 0 { 0 ""} 0 101 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1484030589206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[2\] 3.3-V LVTTL N14 " "Pin S_DB\[2\] uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[2] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[2\]" } } } } { "src/sdram_ov5640_lcd.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_ov5640_lcd.v" 27 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/" { { 0 { 0 ""} 0 102 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1484030589206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[3\] 3.3-V LVTTL L12 " "Pin S_DB\[3\] uses I/O standard 3.3-V LVTTL at L12" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[3] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[3\]" } } } } { "src/sdram_ov5640_lcd.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_ov5640_lcd.v" 27 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/" { { 0 { 0 ""} 0 103 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1484030589206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[4\] 3.3-V LVTTL L13 " "Pin S_DB\[4\] uses I/O standard 3.3-V LVTTL at L13" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[4] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[4\]" } } } } { "src/sdram_ov5640_lcd.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_ov5640_lcd.v" 27 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/" { { 0 { 0 ""} 0 104 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1484030589206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[5\] 3.3-V LVTTL L14 " "Pin S_DB\[5\] uses I/O standard 3.3-V LVTTL at L14" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[5] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[5\]" } } } } { "src/sdram_ov5640_lcd.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_ov5640_lcd.v" 27 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/" { { 0 { 0 ""} 0 105 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1484030589206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[6\] 3.3-V LVTTL L11 " "Pin S_DB\[6\] uses I/O standard 3.3-V LVTTL at L11" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[6] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[6\]" } } } } { "src/sdram_ov5640_lcd.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_ov5640_lcd.v" 27 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/" { { 0 { 0 ""} 0 106 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1484030589206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[7\] 3.3-V LVTTL K12 " "Pin S_DB\[7\] uses I/O standard 3.3-V LVTTL at K12" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[7] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[7\]" } } } } { "src/sdram_ov5640_lcd.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_ov5640_lcd.v" 27 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/" { { 0 { 0 ""} 0 107 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1484030589206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[8\] 3.3-V LVTTL G16 " "Pin S_DB\[8\] uses I/O standard 3.3-V LVTTL at G16" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[8] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[8\]" } } } } { "src/sdram_ov5640_lcd.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_ov5640_lcd.v" 27 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/" { { 0 { 0 ""} 0 108 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1484030589206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[9\] 3.3-V LVTTL J11 " "Pin S_DB\[9\] uses I/O standard 3.3-V LVTTL at J11" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[9] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[9\]" } } } } { "src/sdram_ov5640_lcd.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_ov5640_lcd.v" 27 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/" { { 0 { 0 ""} 0 109 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1484030589206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[10\] 3.3-V LVTTL J16 " "Pin S_DB\[10\] uses I/O standard 3.3-V LVTTL at J16" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[10] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[10\]" } } } } { "src/sdram_ov5640_lcd.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_ov5640_lcd.v" 27 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/" { { 0 { 0 ""} 0 110 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1484030589206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[11\] 3.3-V LVTTL J15 " "Pin S_DB\[11\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[11] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[11\]" } } } } { "src/sdram_ov5640_lcd.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_ov5640_lcd.v" 27 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/" { { 0 { 0 ""} 0 111 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1484030589206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[12\] 3.3-V LVTTL K16 " "Pin S_DB\[12\] uses I/O standard 3.3-V LVTTL at K16" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[12] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[12\]" } } } } { "src/sdram_ov5640_lcd.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_ov5640_lcd.v" 27 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/" { { 0 { 0 ""} 0 112 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1484030589206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[13\] 3.3-V LVTTL K15 " "Pin S_DB\[13\] uses I/O standard 3.3-V LVTTL at K15" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[13] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[13\]" } } } } { "src/sdram_ov5640_lcd.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_ov5640_lcd.v" 27 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/" { { 0 { 0 ""} 0 113 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1484030589206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[14\] 3.3-V LVTTL L16 " "Pin S_DB\[14\] uses I/O standard 3.3-V LVTTL at L16" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[14] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[14\]" } } } } { "src/sdram_ov5640_lcd.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_ov5640_lcd.v" 27 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/" { { 0 { 0 ""} 0 114 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1484030589206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[15\] 3.3-V LVTTL L15 " "Pin S_DB\[15\] uses I/O standard 3.3-V LVTTL at L15" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[15] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[15\]" } } } } { "src/sdram_ov5640_lcd.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_ov5640_lcd.v" 27 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/" { { 0 { 0 ""} 0 115 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1484030589206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_SDAT 3.3-V LVTTL F2 " "Pin CMOS_SDAT uses I/O standard 3.3-V LVTTL at F2" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { CMOS_SDAT } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_SDAT" } } } } { "src/sdram_ov5640_lcd.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_ov5640_lcd.v" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/" { { 0 { 0 ""} 0 165 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1484030589206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK 3.3-V LVTTL E1 " "Pin CLOCK uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { CLOCK } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } } { "src/sdram_ov5640_lcd.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_ov5640_lcd.v" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/" { { 0 { 0 ""} 0 152 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1484030589206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_PCLK 3.3-V LVTTL F1 " "Pin CMOS_PCLK uses I/O standard 3.3-V LVTTL at F1" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { CMOS_PCLK } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_PCLK" } } } } { "src/sdram_ov5640_lcd.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_ov5640_lcd.v" 44 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_PCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/" { { 0 { 0 ""} 0 168 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1484030589206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY1 3.3-V LVTTL M15 " "Pin KEY1 uses I/O standard 3.3-V LVTTL at M15" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { KEY1 } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY1" } } } } { "src/sdram_ov5640_lcd.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_ov5640_lcd.v" 50 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/" { { 0 { 0 ""} 0 172 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1484030589206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[0\] 3.3-V LVTTL K1 " "Pin CMOS_DB\[0\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { CMOS_DB[0] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[0\]" } } } } { "src/sdram_ov5640_lcd.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_ov5640_lcd.v" 46 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/" { { 0 { 0 ""} 0 140 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1484030589206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_HREF 3.3-V LVTTL G1 " "Pin CMOS_HREF uses I/O standard 3.3-V LVTTL at G1" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { CMOS_HREF } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_HREF" } } } } { "src/sdram_ov5640_lcd.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_ov5640_lcd.v" 43 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_HREF } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/" { { 0 { 0 ""} 0 167 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1484030589206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_VSYNC 3.3-V LVTTL K2 " "Pin CMOS_VSYNC uses I/O standard 3.3-V LVTTL at K2" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { CMOS_VSYNC } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_VSYNC" } } } } { "src/sdram_ov5640_lcd.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_ov5640_lcd.v" 42 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_VSYNC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/" { { 0 { 0 ""} 0 166 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1484030589206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[1\] 3.3-V LVTTL L2 " "Pin CMOS_DB\[1\] uses I/O standard 3.3-V LVTTL at L2" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { CMOS_DB[1] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[1\]" } } } } { "src/sdram_ov5640_lcd.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_ov5640_lcd.v" 46 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/" { { 0 { 0 ""} 0 141 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1484030589206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[2\] 3.3-V LVTTL M6 " "Pin CMOS_DB\[2\] uses I/O standard 3.3-V LVTTL at M6" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { CMOS_DB[2] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[2\]" } } } } { "src/sdram_ov5640_lcd.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_ov5640_lcd.v" 46 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/" { { 0 { 0 ""} 0 142 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1484030589206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[3\] 3.3-V LVTTL G2 " "Pin CMOS_DB\[3\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { CMOS_DB[3] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[3\]" } } } } { "src/sdram_ov5640_lcd.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_ov5640_lcd.v" 46 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/" { { 0 { 0 ""} 0 143 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1484030589206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[4\] 3.3-V LVTTL M1 " "Pin CMOS_DB\[4\] uses I/O standard 3.3-V LVTTL at M1" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { CMOS_DB[4] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[4\]" } } } } { "src/sdram_ov5640_lcd.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_ov5640_lcd.v" 46 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/" { { 0 { 0 ""} 0 144 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1484030589206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[5\] 3.3-V LVTTL L1 " "Pin CMOS_DB\[5\] uses I/O standard 3.3-V LVTTL at L1" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { CMOS_DB[5] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[5\]" } } } } { "src/sdram_ov5640_lcd.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_ov5640_lcd.v" 46 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/" { { 0 { 0 ""} 0 145 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1484030589206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[6\] 3.3-V LVTTL N5 " "Pin CMOS_DB\[6\] uses I/O standard 3.3-V LVTTL at N5" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { CMOS_DB[6] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[6\]" } } } } { "src/sdram_ov5640_lcd.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_ov5640_lcd.v" 46 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/" { { 0 { 0 ""} 0 146 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1484030589206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[7\] 3.3-V LVTTL J1 " "Pin CMOS_DB\[7\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { CMOS_DB[7] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[7\]" } } } } { "src/sdram_ov5640_lcd.v" "" { Text "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/src/sdram_ov5640_lcd.v" 46 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/" { { 0 { 0 ""} 0 147 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1484030589206 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "" 0 -1 1484030589206 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/sdram_ov5640_lcd.fit.smsg " "Generated suppressed messages file E:/AX301/verilog/sdram_ov5640_rgb_lcd_800480/sdram_ov5640_lcd.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1484030589377 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "728 " "Peak virtual memory: 728 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1484030590029 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 10 14:43:10 2017 " "Processing ended: Tue Jan 10 14:43:10 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1484030590029 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1484030590029 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1484030590029 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1484030590029 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1484030591009 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1484030591010 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 10 14:43:10 2017 " "Processing started: Tue Jan 10 14:43:10 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1484030591010 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1484030591010 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off sdram_ov5640_lcd -c sdram_ov5640_lcd " "Command: quartus_asm --read_settings_files=off --write_settings_files=off sdram_ov5640_lcd -c sdram_ov5640_lcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1484030591010 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1484030591621 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1484030591637 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "411 " "Peak virtual memory: 411 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1484030591891 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 10 14:43:11 2017 " "Processing ended: Tue Jan 10 14:43:11 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1484030591891 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1484030591891 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1484030591891 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1484030591891 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1484030592505 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1484030592864 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1484030592865 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 10 14:43:12 2017 " "Processing started: Tue Jan 10 14:43:12 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1484030592865 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1484030592865 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta sdram_ov5640_lcd -c sdram_ov5640_lcd " "Command: quartus_sta sdram_ov5640_lcd -c sdram_ov5640_lcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1484030592865 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1484030592921 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1484030593080 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1484030593138 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1484030593138 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_4en1 " "Entity dcfifo_4en1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe11\|dffe12a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe11\|dffe12a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1484030593478 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1484030593478 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nen1 " "Entity dcfifo_nen1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe4\|dffe5a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe4\|dffe5a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1484030593478 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1484030593478 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1484030593478 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sdram_ov5640_lcd.sdc " "Synopsys Design Constraints File file not found: 'sdram_ov5640_lcd.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1484030593486 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1484030593486 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK CLOCK " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK CLOCK" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1484030593487 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1484030593487 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1484030593487 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1484030593487 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1484030593487 ""}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1484030593487 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1484030593487 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CMOS_PCLK CMOS_PCLK " "create_clock -period 1.000 -name CMOS_PCLK CMOS_PCLK" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1484030593488 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reg_config:reg_config_inst\|clock_20k reg_config:reg_config_inst\|clock_20k " "create_clock -period 1.000 -name reg_config:reg_config_inst\|clock_20k reg_config:reg_config_inst\|clock_20k" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1484030593488 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1484030593488 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1484030593577 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1484030593580 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1484030593581 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1484030593589 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1484030593612 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1484030593612 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.246 " "Worst-case setup slack is -4.246" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030593614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030593614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.246      -257.798 reg_config:reg_config_inst\|clock_20k  " "   -4.246      -257.798 reg_config:reg_config_inst\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030593614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.071       -11.046 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -4.071       -11.046 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030593614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.180       -89.045 CMOS_PCLK  " "   -2.180       -89.045 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030593614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.748        -0.748 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.748        -0.748 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030593614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.682         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    5.682         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030593614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.864         0.000 CLOCK  " "   14.864         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030593614 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1484030593614 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.704 " "Worst-case hold slack is -0.704" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030593622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030593622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.704        -1.926 CMOS_PCLK  " "   -0.704        -1.926 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030593622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.246        -3.196 reg_config:reg_config_inst\|clock_20k  " "   -0.246        -3.196 reg_config:reg_config_inst\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030593622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.150        -0.150 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.150        -0.150 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030593622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.452         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030593622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.452         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030593622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453         0.000 CLOCK  " "    0.453         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030593622 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1484030593622 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.173 " "Worst-case recovery slack is -0.173" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030593626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030593626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.173        -2.999 CMOS_PCLK  " "   -0.173        -2.999 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030593626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.083        -2.667 reg_config:reg_config_inst\|clock_20k  " "   -0.083        -2.667 reg_config:reg_config_inst\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030593626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.235         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    5.235         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030593626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.221         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    6.221         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030593626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.497         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   37.497         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030593626 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1484030593626 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.108 " "Worst-case removal slack is -1.108" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030593630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030593630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.108       -59.406 reg_config:reg_config_inst\|clock_20k  " "   -1.108       -59.406 reg_config:reg_config_inst\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030593630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.427       -11.660 CMOS_PCLK  " "   -0.427       -11.660 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030593630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.250         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.250         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030593630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.499         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.499         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030593630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.664         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.664         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030593630 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1484030593630 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030593632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030593632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201      -115.206 CMOS_PCLK  " "   -3.201      -115.206 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030593632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -118.960 reg_config:reg_config_inst\|clock_20k  " "   -1.487      -118.960 reg_config:reg_config_inst\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030593632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.718         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    4.718         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030593632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.742         0.000 CLOCK  " "    9.742         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030593632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.718         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   19.718         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030593632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.551         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   20.551         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030593632 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1484030593632 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1484030593911 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1484030593934 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1484030594354 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1484030594562 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1484030594591 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1484030594591 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.861 " "Worst-case setup slack is -3.861" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030594598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030594598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.861      -232.755 reg_config:reg_config_inst\|clock_20k  " "   -3.861      -232.755 reg_config:reg_config_inst\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030594598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.660        -9.778 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -3.660        -9.778 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030594598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.962       -77.941 CMOS_PCLK  " "   -1.962       -77.941 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030594598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.536        -0.536 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.536        -0.536 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030594598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.916         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    5.916         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030594598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.199         0.000 CLOCK  " "   15.199         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030594598 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1484030594598 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.650 " "Worst-case hold slack is -0.650" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030594613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030594613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.650        -1.985 CMOS_PCLK  " "   -0.650        -1.985 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030594613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.281        -0.281 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.281        -0.281 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030594613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.131        -0.833 reg_config:reg_config_inst\|clock_20k  " "   -0.131        -0.833 reg_config:reg_config_inst\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030594613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 CLOCK  " "    0.401         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030594613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.401         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030594613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.401         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030594613 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1484030594613 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.239 " "Worst-case recovery slack is -0.239" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030594623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030594623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.239       -11.666 reg_config:reg_config_inst\|clock_20k  " "   -0.239       -11.666 reg_config:reg_config_inst\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030594623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.094        -1.136 CMOS_PCLK  " "   -0.094        -1.136 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030594623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.587         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    5.587         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030594623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.526         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    6.526         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030594623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.716         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   37.716         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030594623 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1484030594623 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.927 " "Worst-case removal slack is -0.927" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030594633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030594633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.927       -49.097 reg_config:reg_config_inst\|clock_20k  " "   -0.927       -49.097 reg_config:reg_config_inst\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030594633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.392       -10.659 CMOS_PCLK  " "   -0.392       -10.659 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030594633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.051         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.051         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030594633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.295         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.295         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030594633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.382         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.382         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030594633 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1484030594633 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030594642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030594642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201      -115.206 CMOS_PCLK  " "   -3.201      -115.206 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030594642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -118.960 reg_config:reg_config_inst\|clock_20k  " "   -1.487      -118.960 reg_config:reg_config_inst\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030594642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.716         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    4.716         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030594642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.751         0.000 CLOCK  " "    9.751         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030594642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.716         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   19.716         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030594642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.550         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   20.550         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030594642 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1484030594642 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1484030595103 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1484030595351 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1484030595362 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1484030595362 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.287 " "Worst-case setup slack is -1.287" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030595377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030595377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.287        -3.392 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -1.287        -3.392 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030595377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.242       -63.609 reg_config:reg_config_inst\|clock_20k  " "   -1.242       -63.609 reg_config:reg_config_inst\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030595377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.571        -0.571 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.571        -0.571 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030595377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.342        -4.010 CMOS_PCLK  " "   -0.342        -4.010 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030595377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.063         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    8.063         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030595377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.790         0.000 CLOCK  " "   17.790         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030595377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1484030595377 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.464 " "Worst-case hold slack is -0.464" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030595399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030595399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.464        -2.197 CMOS_PCLK  " "   -0.464        -2.197 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030595399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.421        -8.456 reg_config:reg_config_inst\|clock_20k  " "   -0.421        -8.456 reg_config:reg_config_inst\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030595399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.069         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.069         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030595399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.175         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030595399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 CLOCK  " "    0.186         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030595399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.186         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030595399 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1484030595399 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.068 " "Worst-case recovery slack is 0.068" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030595416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030595416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.068         0.000 reg_config:reg_config_inst\|clock_20k  " "    0.068         0.000 reg_config:reg_config_inst\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030595416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.399         0.000 CMOS_PCLK  " "    0.399         0.000 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030595416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.864         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    7.864         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030595416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.333         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    8.333         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030595416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.711         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   39.711         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030595416 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1484030595416 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.788 " "Worst-case removal slack is -0.788" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030595435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030595435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.788       -43.314 reg_config:reg_config_inst\|clock_20k  " "   -0.788       -43.314 reg_config:reg_config_inst\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030595435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.294       -10.467 CMOS_PCLK  " "   -0.294       -10.467 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030595435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.980         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.980         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030595435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.095         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.095         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030595435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.153         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.153         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030595435 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1484030595435 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030595450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030595450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -101.096 CMOS_PCLK  " "   -3.000      -101.096 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030595450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -80.000 reg_config:reg_config_inst\|clock_20k  " "   -1.000       -80.000 reg_config:reg_config_inst\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030595450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.735         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    4.735         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030595450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.262         0.000 CLOCK  " "    9.262         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030595450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.737         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   19.737         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030595450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.630         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   20.630         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1484030595450 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1484030595450 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1484030596568 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1484030596569 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "488 " "Peak virtual memory: 488 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1484030596843 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 10 14:43:16 2017 " "Processing ended: Tue Jan 10 14:43:16 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1484030596843 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1484030596843 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1484030596843 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1484030596843 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 32 s " "Quartus II Full Compilation was successful. 0 errors, 32 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1484030597684 ""}
