From 8dfbf3ae857ed16421181ebd27d83871b6de16c3 Mon Sep 17 00:00:00 2001
From: Zumeng Chen <zumeng.chen@windriver.com>
Date: Mon, 12 Jan 2015 13:09:20 +0800
Subject: [PATCH 179/182] arm: dts: add support for zynq zc702

This patch comes from:
https://github.com/Xilinx/linux-xlnx.git

Signed-off-by: Zumeng Chen <zumeng.chen@windriver.com>
---
 arch/arm/boot/dts/zynq-zc702-base-trd.dts |  280 ++++++++++++++++++
 arch/arm/boot/dts/zynq-zc702.dts          |  442 +++++++++++++++++++++++++++--
 2 files changed, 692 insertions(+), 30 deletions(-)
 create mode 100644 arch/arm/boot/dts/zynq-zc702-base-trd.dts

diff --git a/arch/arm/boot/dts/zynq-zc702-base-trd.dts b/arch/arm/boot/dts/zynq-zc702-base-trd.dts
new file mode 100644
index 0000000..294f183
--- /dev/null
+++ b/arch/arm/boot/dts/zynq-zc702-base-trd.dts
@@ -0,0 +1,280 @@
+/*
+ * Device Tree Generator version: 1.1
+ *
+ * (C) Copyright 2007-2013 Xilinx, Inc.
+ * (C) Copyright 2007-2013 Michal Simek
+ * (C) Copyright 2007-2012 PetaLogix Qld Pty Ltd
+ *
+ * Michal SIMEK <monstr@monstr.eu>
+ */
+
+/include/ "zynq-zc702.dts"
+
+/ {
+	chosen {
+		bootargs = "console=tty0 console=ttyPS0,115200 root=/dev/ram rw ip=192.168.1.10:::255.255.255.0:ZC702:eth0 earlyprintk mem=768M consoleblank=0";
+	} ;
+};
+
+&ps7_i2c_0 {
+	i2cswitch@74 {
+		i2c@1 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <1>;
+			hdmio@39 {
+				compatible = "adv7511";
+				reg = <0x39>;
+				interrupts = <0 54 4>;
+				interrupt-parent = <&ps7_scugic_0>;
+				dma-request = <&logicvc0>;
+				edid-addr = <0x50>;
+				video-input {
+					input-id = <1>;
+					input-style = <3>;
+					input-color-depth = <8>;
+					bit-justification = <1>;
+					hsync-polarity = <0>;
+					vsync-polarity = <0>;
+					clock-delay = <3>;
+				};
+				video-output {
+					hdmi-mode = <0>;
+					output-format = <0>;
+					output-color-space = <0>;
+					up-conversion = <0>;
+					csc-enable = <1>;
+					csc-scaling-factor = <2>;
+					csc-coefficients {
+						a1 = <0x0B37>;
+						a2 = <0x0800>;
+						a3 = <0x0000>;
+						a4 = <0x1A86>;
+						b1 = <0x1A49>;
+						b2 = <0x0800>;
+						b3 = <0x1D3F>;
+						b4 = <0x0422>;
+						c1 = <0x0000>;
+						c2 = <0x0800>;
+						c3 = <0x0E2D>;
+						c4 = <0x1914>;
+					};
+				};
+			};
+		};
+		i2c@5{
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <5>;
+			eeprom@50 {
+				compatible = "at,24c02";
+				reg = <0x50>;
+			};
+		};
+		i2c@6{
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <6>;
+			eeprom@50 {
+				compatible = "at,24c02";
+				reg = <0x50>;
+			};
+		};
+	};
+} ;
+
+&ps7_axi_interconnect_0 {
+	axi_sobel_0: axi-sobel@0x400D0000 {
+		compatible = "generic-uio";
+		reg = <0x400D0000 0x10000>;
+		interrupts = <0 55 4>;
+		interrupt-parent = <&ps7_scugic_0>;
+	};
+	yuv2rgb_0: v-ycrcb2rgb@0x40050000 {
+		compatible = "generic-uio";
+		reg = <0x40050000 0x10000>;
+	};
+	tpg_0: v-tpg@40080000 {
+		compatible = "generic-uio";
+		reg = <0x40080000 0x10000>;
+	};
+	cresample_0: v-cresample@40040000 {
+		compatible = "generic-uio";
+		reg = <0x40040000 0x10000>;
+	};
+	vtc_0: v-tc@40070000 {
+		compatible = "generic-uio";
+		reg = <0x40070000 0x10000>;
+	};
+	perf_mon_hp0_hp2: axi-perf-mon@400f0000 {
+		compatible = "generic-uio";
+		reg = <0x400f0000 0x10000>;
+	};
+	axi_vdma_0: axivdma@0x40090000 {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		compatible = "xlnx,axi-vdma";
+		ranges = <0x40090000 0x40090000 0x10000>;
+		reg = <0x40090000 0x10000>;
+		xlnx,flush-fsync = <0x1>;
+		xlnx,num-fstores = <0x3>;
+		xlnx,family = "zynq-770";
+		dma-channel@0x40090000 {
+			compatible = "xlnx,axi-vdma-s2mm-channel";
+			interrupt-parent = <&ps7_scugic_0>;
+			interrupts = <0 58 4>;
+			xlnx,datawidth = <0x08>;
+			xlnx,genlock-mode = <0x1>;
+			xlnx,include-dre = <0x1>;
+			xlnx,device-id = <0x0>;
+		};
+	};
+	axi_vdma_1: axivdma@0x400B0000 {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		compatible = "xlnx,axi-vdma";
+		ranges = <0x400B0000 0x400B0000 0x10000>;
+		reg = <0x400B0000 0x10000>;
+		xlnx,flush-fsync = <0x1>;
+		xlnx,num-fstores = <0x3>;
+		xlnx,family = "zynq-770";
+		dma-s2mmchannel@0x400B0000 {
+			compatible = "xlnx,axi-vdma-s2mm-channel";
+			interrupt-parent = <&ps7_scugic_0>;
+			interrupts = <0 57 4>;
+			xlnx,datawidth = <0x08>;
+			xlnx,genlock-mode = <0x1>;
+			xlnx,include-dre = <0x1>;
+			xlnx,device-id = <0x1>;
+		};
+		dma-mm2schannel@0x400B0000 {
+			compatible = "xlnx,axi-vdma-mm2s-channel";
+			interrupt-parent = <&ps7_scugic_0>;
+			interrupts = <0 56 4>;
+			xlnx,datawidth = <0x08>;
+			xlnx,genlock-mode = <0x1>;
+			xlnx,include-dre = <0x1>;
+			xlnx,device-id = <0x1>;
+		};
+	};
+	logicvc0: logicvc@40030000 {
+		compatible = "xylon,logicvc-3.00.a";
+		reg = <0x40030000 0x6000>;
+		interrupt-parent = <&ps7_scugic_0>;
+		interrupts = <0 59 4>;
+		xlnx,display-interface = <0>;
+		xlnx,display-color-space = <1>;
+		xlnx,ip-license-type = <0>;
+		xlnx,ip-major-revision = <3>;
+		xlnx,ip-minor-revision = <0>;
+		xlnx,ip-patch-level = <0>;
+		xlnx,num-of-layers = <3>;
+		xlnx,layer-0-type = <0>;
+		xlnx,layer-0-alpha-mode = <0>;
+		xlnx,layer-0-data-width = <16>;
+		xlnx,layer-0-offset = <0>;
+		xlnx,layer-1-type = <0>;
+		xlnx,layer-1-alpha-mode = <0>;
+		xlnx,layer-1-data-width = <24>;
+		xlnx,layer-1-offset = <1620>;
+		xlnx,layer-2-type = <0>;
+		xlnx,layer-2-alpha-mode = <0>;
+		xlnx,layer-2-data-width = <24>;
+		xlnx,layer-2-offset = <6480>;
+		xlnx,layer-3-type = <0>;
+		xlnx,layer-3-alpha-mode = <0>;
+		xlnx,layer-3-data-width = <24>;
+		xlnx,layer-3-offset = <9720>;
+		xlnx,layer-4-type = <0>;
+		xlnx,layer-4-alpha-mode = <0>;
+		xlnx,layer-4-data-width = <24>;
+		xlnx,layer-4-offset = <12960>;
+		xlnx,buffer-0-offset = <1080>;
+		xlnx,buffer-1-offset = <1080>;
+		xlnx,buffer-2-offset = <1080>;
+		xlnx,buffer-3-offset = <1080>;
+		xlnx,buffer-4-offset = <1080>;
+		xlnx,little-endian = <1>;
+		xlnx,readable-regs = <1>;
+		xlnx,row-stride = <2048>;
+		xlnx,use-background = <1>;
+		xlnx,use-size-position = <1>;
+		xlnx,vmem-baseaddr = <0x30000000>;
+		xlnx,vmem-highaddr = <0x3FFFFFFF>;
+
+		//0-EXT; 1-ZynqPS; 2-logiCLK; 3-SI570
+		pixel-clock-source = <3>;
+		pixel-data-invert = <0>;
+		pixel-clock-active-high = <1>;
+		pixel-component-format = "ARGB";
+		pixel-component-layer = <0>,<1>,<2>;
+		active-layer = <0>;
+		videomode = "1920x1080";
+		edid {
+			preffered-videomode = <1>;
+			display-data = <0>;
+		};
+	};
+	xylon-video-params {
+		800x480_TM050RBH01 {
+			name = "800x480_TM050RBH01";
+			refresh = <60>;
+			xres = <800>;
+			yres = <480>;
+			pixclock-khz = <30000>;
+			left-margin = <40>;
+			right-margin = <40>;
+			upper-margin = <29>;
+			lower-margin = <13>;
+			hsync-len = <48>;
+			vsync-len = <3>;
+			sync = <0>;
+			vmode = <0>;
+		};
+		1280x720 {
+			name = "1280x720";
+			refresh = <60>;
+			xres = <1280>;
+			yres = <720>;
+			pixclock-khz = <74250>;
+			left-margin = <220>;
+			right-margin = <110>;
+			upper-margin = <20>;
+			lower-margin = <5>;
+			hsync-len = <40>;
+			vsync-len = <5>;
+			sync = <0>;
+			vmode = <0>;
+		};
+		1680x1050 {
+			name = "1680x1050";
+			refresh = <60>;
+			xres = <1680>;
+			yres = <1050>;
+			pixclock-khz = <119000>;
+			left-margin = <80>;
+			right-margin = <48>;
+			upper-margin = <21>;
+			lower-margin = <3>;
+			hsync-len = <32>;
+			vsync-len = <6>;
+			sync = <0>;
+			vmode = <0>;
+		};
+		1920x1080 {
+			name = "1920x1080";
+			refresh = <60>;
+			xres = <1920>;
+			yres = <1080>;
+			pixclock-khz = <148500>;
+			left-margin = <148>;
+			right-margin = <88>;
+			upper-margin = <36>;
+			lower-margin = <4>;
+			hsync-len = <44>;
+			vsync-len = <5>;
+			sync = <0>;
+			vmode = <0>;
+		};
+	};
+} ;
diff --git a/arch/arm/boot/dts/zynq-zc702.dts b/arch/arm/boot/dts/zynq-zc702.dts
index c913f77..fc75636 100644
--- a/arch/arm/boot/dts/zynq-zc702.dts
+++ b/arch/arm/boot/dts/zynq-zc702.dts
@@ -1,43 +1,425 @@
 /*
- *  Copyright (C) 2011 Xilinx
- *  Copyright (C) 2012 National Instruments Corp.
+ * Device Tree Generator version: 1.1
  *
- * This software is licensed under the terms of the GNU General Public
- * License version 2, as published by the Free Software Foundation, and
- * may be copied, distributed, and modified under those terms.
+ * (C) Copyright 2007-2013 Xilinx, Inc.
+ * (C) Copyright 2007-2013 Michal Simek
+ * (C) Copyright 2007-2012 PetaLogix Qld Pty Ltd
+ *
+ * Michal SIMEK <monstr@monstr.eu>
+ *
+ * CAUTION: This file is automatically generated by libgen.
+ * Version: Xilinx EDK 14.5 EDK_P.58f
  *
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
- * GNU General Public License for more details.
  */
-/dts-v1/;
-/include/ "zynq-7000.dtsi"
 
+/dts-v1/;
 / {
-	model = "Zynq ZC702 Development Board";
-	compatible = "xlnx,zynq-zc702", "xlnx,zynq-7000";
-
-	memory {
+	#address-cells = <1>;
+	#size-cells = <1>;
+	compatible = "xlnx,zynq-7000";
+	model = "Xilinx Zynq";
+	aliases {
+		ethernet0 = &ps7_ethernet_0;
+		i2c0 = &ps7_i2c_0;
+		serial0 = &ps7_uart_1;
+		spi0 = &ps7_qspi_0;
+	} ;
+	chosen {
+		bootargs = "console=ttyPS0,115200 root=/dev/ram rw earlyprintk";
+		linux,stdout-path = "/amba@0/serial@e0001000";
+	} ;
+	cpus {
+		#address-cells = <1>;
+		#size-cells = <0>;
+		ps7_cortexa9_0: cpu@0 {
+			bus-handle = <&ps7_axi_interconnect_0>;
+			clocks = <&clkc 3>;
+			compatible = "arm,cortex-a9";
+			d-cache-line-size = <0x20>;
+			d-cache-size = <0x8000>;
+			device_type = "cpu";
+			i-cache-line-size = <0x20>;
+			i-cache-size = <0x8000>;
+			interrupt-handle = <&ps7_scugic_0>;
+			operating-points = <666667 1000000 333334 1000000 222223 1000000>;
+			reg = <0x0>;
+		} ;
+		ps7_cortexa9_1: cpu@1 {
+			bus-handle = <&ps7_axi_interconnect_0>;
+			clocks = <&clkc 3>;
+			compatible = "arm,cortex-a9";
+			d-cache-line-size = <0x20>;
+			d-cache-size = <0x8000>;
+			device_type = "cpu";
+			i-cache-line-size = <0x20>;
+			i-cache-size = <0x8000>;
+			interrupt-handle = <&ps7_scugic_0>;
+			reg = <0x1>;
+		} ;
+	} ;
+	pmu {
+		compatible = "arm,cortex-a9-pmu";
+		interrupt-parent = <&ps7_scugic_0>;
+		interrupts = <0 5 4>, <0 6 4>;
+		reg = <0xf8891000 0x1000>, <0xf8893000 0x1000>;
+		reg-names = "cpu0", "cpu1";
+	} ;
+	ps7_ddr_0: memory@0 {
 		device_type = "memory";
 		reg = <0x0 0x40000000>;
-	};
+	} ;
+	ps7_axi_interconnect_0: amba@0 {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		compatible = "xlnx,ps7-axi-interconnect-1.00.a", "simple-bus";
+		ranges ;
+		ps7_afi_0: ps7-afi@f8008000 {
+			compatible = "xlnx,ps7-afi-1.00.a";
+			reg = <0xf8008000 0x1000>;
+		} ;
+		ps7_afi_1: ps7-afi@f8009000 {
+			compatible = "xlnx,ps7-afi-1.00.a";
+			reg = <0xf8009000 0x1000>;
+		} ;
+		ps7_afi_2: ps7-afi@f800a000 {
+			compatible = "xlnx,ps7-afi-1.00.a";
+			reg = <0xf800a000 0x1000>;
+		} ;
+		ps7_afi_3: ps7-afi@f800b000 {
+			compatible = "xlnx,ps7-afi-1.00.a";
+			reg = <0xf800b000 0x1000>;
+		} ;
+		ps7_can_0: ps7-can@e0008000 {
+			clock-names = "ref_clk", "aper_clk";
+			clocks = <&clkc 19>, <&clkc 36>;
+			compatible = "xlnx,ps7-can-1.00.a", "xlnx,ps7-can";
+			interrupt-parent = <&ps7_scugic_0>;
+			interrupts = <0 28 4>;
+			reg = <0xe0008000 0x1000>;
+		} ;
+		ps7_ddrc_0: ps7-ddrc@f8006000 {
+			compatible = "xlnx,zynq-ddrc-1.0";
+			reg = <0xf8006000 0x1000>;
+			xlnx,has-ecc = <0x0>;
+		} ;
+		ps7_dev_cfg_0: ps7-dev-cfg@f8007000 {
+			clock-names = "ref_clk", "fclk0", "fclk1", "fclk2", "fclk3";
+			clocks = <&clkc 12>, <&clkc 15>, <&clkc 16>, <&clkc 17>, <&clkc 18>;
+			compatible = "xlnx,zynq-devcfg-1.0";
+			interrupt-parent = <&ps7_scugic_0>;
+			interrupts = <0 8 4>;
+			reg = <0xf8007000 0x100>;
+		} ;
+		ps7_dma_s: ps7-dma@f8003000 {
+			#dma-cells = <1>;
+			#dma-channels = <8>;
+			#dma-requests = <4>;
+			arm,primecell-periphid = <0x41330>;
+			clock-names = "apb_pclk";
+			clocks = <&clkc 27>;
+			compatible = "xlnx,ps7-dma-1.00.a", "arm,primecell", "arm,pl330";
+			interrupt-names = "abort", "dma0", "dma1", "dma2", "dma3",
+				"dma4", "dma5", "dma6", "dma7";
+			interrupt-parent = <&ps7_scugic_0>;
+			interrupts = <0 13 4>, <0 14 4>, <0 15 4>, <0 16 4>, <0 17 4>, <0 40 4>, <0 41 4>, <0 42 4>, <0 43 4>;
+			reg = <0xf8003000 0x1000>;
+		} ;
+		ps7_ethernet_0: ps7-ethernet@e000b000 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			clock-names = "ref_clk", "aper_clk";
+			clocks = <&clkc 13>, <&clkc 30>;
+			compatible = "xlnx,ps7-ethernet-1.00.a";
+			interrupt-parent = <&ps7_scugic_0>;
+			interrupts = <0 22 4>;
+			local-mac-address = [00 0a 35 00 00 00];
+			phy-handle = <&phy0>;
+			phy-mode = "rgmii-id";
+			reg = <0xe000b000 0x1000>;
+			xlnx,enet-reset = "MIO 11";
+			xlnx,eth-mode = <0x1>;
+			xlnx,has-mdio = <0x1>;
+			xlnx,ptp-enet-clock = <111111115>;
+			mdio {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				phy0: phy@7 {
+					compatible = "marvell,88e1116r";
+					device_type = "ethernet-phy";
+					reg = <7>;
+				} ;
+			} ;
+		} ;
+		ps7_gpio_0: ps7-gpio@e000a000 {
+			#gpio-cells = <2>;
+			clocks = <&clkc 42>;
+			compatible = "xlnx,zynq-gpio-1.0";
+			emio-gpio-width = <64>;
+			gpio-controller ;
+			gpio-mask-high = <0x0>;
+			gpio-mask-low = <0x5600>;
+			interrupt-parent = <&ps7_scugic_0>;
+			interrupts = <0 20 4>;
+			reg = <0xe000a000 0x1000>;
+		} ;
+		ps7_i2c_0: ps7-i2c@e0004000 {
+			clock-frequency = <400000>;
+			clocks = <&clkc 38>;
+			compatible = "xlnx,ps7-i2c-1.00.a", "cdns,i2c-r1p10";
+			i2c-clk = <400000>;
+			i2c-reset = <&ps7_gpio_0 13 0>;
+			interrupt-parent = <&ps7_scugic_0>;
+			interrupts = <0 25 4>;
+			reg = <0xe0004000 0x1000>;
+			xlnx,has-interrupt = <0x0>;
+			xlnx,i2c-reset = "MIO 13";
+			#address-cells = <1>;
+			#size-cells = <0>;
+			i2cswitch@74 {
+				compatible = "nxp,pca9548";
+				#address-cells = <1>;
+				#size-cells = <0>;
+				reg = <0x74>;
 
-	chosen {
-		bootargs = "console=ttyPS0,115200 earlyprintk";
-	};
+				i2c@0 {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					reg = <0>;
+					osc@5d {
+						compatible = "si570";
+						reg = <0x5d>;
+						factory-fout = <156250000>;
+						initial-fout = <148500000>;
+					};
+				};
+
+				i2c@2 {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					reg = <2>;
+					eeprom@54 {
+						compatible = "at,24c08";
+						reg = <0x54>;
+					};
+				};
+
+				i2c@3 {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					reg = <3>;
+					gpio@21 {
+						compatible = "ti,tca6416";
+						reg = <0x21>;
+						gpio-controller;
+						#gpio-cells = <2>;
+					};
+				};
 
-};
+				i2c@4 {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					reg = <4>;
+					rtc@54 {
+						compatible = "nxp,pcf8563";
+						reg = <0x51>;
+					};
+				};
 
-&gem0 {
-	status = "okay";
-	phy-mode = "rgmii";
-};
+				i2c@7 {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					reg = <7>;
+					hwmon@52 {
+						compatible = "pmbus,ucd9248";
+						reg = <52>;
+					};
+					hwmon@53 {
+						compatible = "pmbus,ucd9248";
+						reg = <53>;
+					};
+					hwmon@54 {
+						compatible = "pmbus,ucd9248";
+						reg = <54>;
+					};
+				};
+			};
 
-&sdhci0 {
-	status = "okay";
-};
+		} ;
+		ps7_iop_bus_config_0: ps7-iop-bus-config@e0200000 {
+			compatible = "xlnx,ps7-iop-bus-config-1.00.a";
+			reg = <0xe0200000 0x1000>;
+		} ;
+		ps7_ocmc_0: ps7-ocmc@f800c000 {
+			compatible = "xlnx,zynq-ocmc-1.0";
+			interrupt-parent = <&ps7_scugic_0>;
+			interrupts = <0 3 4>;
+			reg = <0xf800c000 0x1000>;
+		} ;
+		ps7_pl310_0: ps7-pl310@f8f02000 {
+			arm,data-latency = <3 2 2>;
+			arm,tag-latency = <2 2 2>;
+			cache-level = <2>;
+			cache-unified ;
+			compatible = "xlnx,ps7-pl310-1.00.a", "arm,pl310-cache";
+			interrupt-parent = <&ps7_scugic_0>;
+			interrupts = <0 2 4>;
+			reg = <0xf8f02000 0x1000>;
+		} ;
+		ps7_qspi_0: ps7-qspi@e000d000 {
+			clock-names = "ref_clk", "pclk";
+			clocks = <&clkc 10>, <&clkc 43>;
+			compatible = "xlnx,zynq-qspi-1.0";
+			interrupt-parent = <&ps7_scugic_0>;
+			interrupts = <0 19 4>;
+			is-dual = <0>;
+			num-cs = <1>;
+			reg = <0xe000d000 0x1000>;
+			xlnx,fb-clk = <0x1>;
+			xlnx,qspi-mode = <0x0>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+			flash@0 {
+				compatible = "n25q128";
+				reg = <0x0>;
+				spi-max-frequency = <50000000>;
+				#address-cells = <1>;
+				#size-cells = <1>;
+				partition@qspi-fsbl-uboot {
+					label = "qspi-fsbl-uboot";
+					reg = <0x0 0x100000>;
+				};
+				partition@qspi-linux {
+					label = "qspi-linux";
+					reg = <0x100000 0x500000>;
+				};
+				partition@qspi-device-tree {
+					label = "qspi-device-tree";
+					reg = <0x600000 0x20000>;
+				};
+				partition@qspi-rootfs {
+					label = "qspi-rootfs";
+					reg = <0x620000 0x5E0000>;
+				};
+				partition@qspi-bitstream {
+					label = "qspi-bitstream";
+					reg = <0xC00000 0x400000>;
+				};
+			};
 
-&uart1 {
-	status = "okay";
-};
+		} ;
+		ps7_qspi_linear_0: ps7-qspi-linear@fc000000 {
+			clock-names = "ref_clk", "aper_clk";
+			clocks = <&clkc 10>, <&clkc 43>;
+			compatible = "xlnx,ps7-qspi-linear-1.00.a";
+			reg = <0xfc000000 0x1000000>;
+		} ;
+		ps7_scugic_0: ps7-scugic@f8f01000 {
+			#address-cells = <2>;
+			#interrupt-cells = <3>;
+			#size-cells = <1>;
+			compatible = "xlnx,ps7-scugic-1.00.a", "arm,cortex-a9-gic", "arm,gic";
+			interrupt-controller ;
+			num_cpus = <2>;
+			num_interrupts = <96>;
+			reg = <0xf8f01000 0x1000>, <0xf8f00100 0x100>;
+		} ;
+		ps7_scutimer_0: ps7-scutimer@f8f00600 {
+			clocks = <&clkc 4>;
+			compatible = "xlnx,ps7-scutimer-1.00.a", "arm,cortex-a9-twd-timer";
+			interrupt-parent = <&ps7_scugic_0>;
+			interrupts = <1 13 0x301>;
+			reg = <0xf8f00600 0x20>;
+		} ;
+		ps7_scuwdt_0: ps7-scuwdt@f8f00620 {
+			clocks = <&clkc 4>;
+			compatible = "xlnx,ps7-scuwdt-1.00.a";
+			device_type = "watchdog";
+			interrupt-parent = <&ps7_scugic_0>;
+			interrupts = <1 14 0x301>;
+			reg = <0xf8f00620 0xe0>;
+		} ;
+		ps7_sd_0: ps7-sdio@e0100000 {
+			clock-frequency = <50000000>;
+			clock-names = "ref_clk", "aper_clk";
+			clocks = <&clkc 21>, <&clkc 32>;
+			compatible = "xlnx,ps7-sdio-1.00.a", "generic-sdhci", "arasan,sdhci";
+			interrupt-parent = <&ps7_scugic_0>;
+			interrupts = <0 24 4>;
+			reg = <0xe0100000 0x1000>;
+			xlnx,has-cd = <0x1>;
+			xlnx,has-power = <0x0>;
+			xlnx,has-wp = <0x1>;
+		} ;
+		ps7_slcr_0: ps7-slcr@f8000000 {
+			#address-cells = <1>;
+			#size-cells = <1>;
+			compatible = "xlnx,zynq-slcr", "syscon";
+			ranges ;
+			reg = <0xf8000000 0x1000>;
+			clkc: clkc@100 {
+				#clock-cells = <1>;
+				clock-output-names = "armpll", "ddrpll", "iopll", "cpu_6or4x", "cpu_3or2x",
+					"cpu_2x", "cpu_1x", "ddr2x", "ddr3x", "dci",
+					"lqspi", "smc", "pcap", "gem0", "gem1",
+					"fclk0", "fclk1", "fclk2", "fclk3", "can0",
+					"can1", "sdio0", "sdio1", "uart0", "uart1",
+					"spi0", "spi1", "dma", "usb0_aper", "usb1_aper",
+					"gem0_aper", "gem1_aper", "sdio0_aper", "sdio1_aper", "spi0_aper",
+					"spi1_aper", "can0_aper", "can1_aper", "i2c0_aper", "i2c1_aper",
+					"uart0_aper", "uart1_aper", "gpio_aper", "lqspi_aper", "smc_aper",
+					"swdt", "dbg_trc", "dbg_apb";
+				compatible = "xlnx,ps7-clkc";
+				fclk-enable = <0xf>;
+				ps-clk-frequency = <33333333>;
+				reg = <0x100 0x100>;
+			} ;
+		} ;
+		ps7_ttc_0: ps7-ttc@f8001000 {
+			clocks = <&clkc 6>;
+			compatible = "xlnx,ps7-ttc-1.00.a", "cdns,ttc";
+			interrupt-names = "ttc0", "ttc1", "ttc2";
+			interrupt-parent = <&ps7_scugic_0>;
+			interrupts = <0 10 4>, <0 11 4>, <0 12 4>;
+			reg = <0xf8001000 0x1000>;
+		} ;
+		ps7_uart_1: serial@e0001000 {
+			clock-names = "ref_clk", "aper_clk";
+			clocks = <&clkc 24>, <&clkc 41>;
+			compatible = "xlnx,ps7-uart-1.00.a", "xlnx,xuartps";
+			current-speed = <115200>;
+			device_type = "serial";
+			interrupt-parent = <&ps7_scugic_0>;
+			interrupts = <0 50 4>;
+			port-number = <0>;
+			reg = <0xe0001000 0x1000>;
+			xlnx,has-modem = <0x0>;
+		} ;
+		ps7_usb_0: ps7-usb@e0002000 {
+			clocks = <&clkc 28>;
+			compatible = "xlnx,ps7-usb-1.00.a", "xlnx,zynq-usb-1.00.a";
+			dr_mode = "host";
+			interrupt-parent = <&ps7_scugic_0>;
+			interrupts = <0 21 4>;
+			phy_type = "ulpi";
+			reg = <0xe0002000 0x1000>;
+			xlnx,phy-reset-gpio = <&ps7_gpio_0 7 0>;
+		} ;
+		ps7_wdt_0: ps7-wdt@f8005000 {
+			clocks = <&clkc 45>;
+			compatible = "xlnx,zynq-wdt-r1p2";
+			device_type = "watchdog";
+			interrupt-parent = <&ps7_scugic_0>;
+			interrupts = <0 9 1>;
+			reg = <0xf8005000 0x1000>;
+			reset = <0>;
+			timeout-sec = <10>;
+		} ;
+		ps7_xadc: ps7-xadc@f8007100 {
+			clocks = <&clkc 12>;
+			compatible = "xlnx,ps7-xadc-1.00.a";
+			interrupt-parent = <&ps7_scugic_0>;
+			interrupts = <0 7 4>;
+			reg = <0xf8007100 0x20>;
+		} ;
+	} ;
+} ;
-- 
1.7.5.4

