###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       235936   # Number of WRITE/WRITEP commands
num_reads_done                 =       951600   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       748712   # Number of read row buffer hits
num_read_cmds                  =       951600   # Number of READ/READP commands
num_writes_done                =       235945   # Number of read requests issued
num_write_row_hits             =       192495   # Number of write row buffer hits
num_act_cmds                   =       247760   # Number of ACT commands
num_pre_cmds                   =       247732   # Number of PRE commands
num_ondemand_pres              =       223111   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9470540   # Cyles of rank active rank.0
rank_active_cycles.1           =      9231924   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       529460   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       768076   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1130763   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        18045   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         7762   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1328   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1190   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1514   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1463   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2392   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1918   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          442   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20728   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           33   # Write cmd latency (cycles)
write_latency[20-39]           =          326   # Write cmd latency (cycles)
write_latency[40-59]           =          393   # Write cmd latency (cycles)
write_latency[60-79]           =          645   # Write cmd latency (cycles)
write_latency[80-99]           =         1242   # Write cmd latency (cycles)
write_latency[100-119]         =         2162   # Write cmd latency (cycles)
write_latency[120-139]         =         3741   # Write cmd latency (cycles)
write_latency[140-159]         =         5348   # Write cmd latency (cycles)
write_latency[160-179]         =         6575   # Write cmd latency (cycles)
write_latency[180-199]         =         7711   # Write cmd latency (cycles)
write_latency[200-]            =       207760   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       290086   # Read request latency (cycles)
read_latency[40-59]            =        99141   # Read request latency (cycles)
read_latency[60-79]            =       114438   # Read request latency (cycles)
read_latency[80-99]            =        61665   # Read request latency (cycles)
read_latency[100-119]          =        48030   # Read request latency (cycles)
read_latency[120-139]          =        39244   # Read request latency (cycles)
read_latency[140-159]          =        28789   # Read request latency (cycles)
read_latency[160-179]          =        23424   # Read request latency (cycles)
read_latency[180-199]          =        19682   # Read request latency (cycles)
read_latency[200-]             =       227101   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.17779e+09   # Write energy
read_energy                    =  3.83685e+09   # Read energy
act_energy                     =  6.77871e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.54141e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.68676e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.90962e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.76072e+09   # Active standby energy rank.1
average_read_latency           =      174.312   # Average read request latency (cycles)
average_interarrival           =      8.42065   # Average request interarrival latency (cycles)
total_energy                   =  1.86903e+10   # Total energy (pJ)
average_power                  =      1869.03   # Average power (mW)
average_bandwidth              =      10.1337   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       216500   # Number of WRITE/WRITEP commands
num_reads_done                 =       947786   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       715755   # Number of read row buffer hits
num_read_cmds                  =       947784   # Number of READ/READP commands
num_writes_done                =       216508   # Number of read requests issued
num_write_row_hits             =       173488   # Number of write row buffer hits
num_act_cmds                   =       276505   # Number of ACT commands
num_pre_cmds                   =       276474   # Number of PRE commands
num_ondemand_pres              =       253278   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9331294   # Cyles of rank active rank.0
rank_active_cycles.1           =      9292962   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       668706   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       707038   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1106775   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        18900   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         7726   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1327   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1177   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1508   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1540   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2365   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1853   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          438   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20685   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           45   # Write cmd latency (cycles)
write_latency[20-39]           =          246   # Write cmd latency (cycles)
write_latency[40-59]           =          307   # Write cmd latency (cycles)
write_latency[60-79]           =          467   # Write cmd latency (cycles)
write_latency[80-99]           =          767   # Write cmd latency (cycles)
write_latency[100-119]         =         1492   # Write cmd latency (cycles)
write_latency[120-139]         =         2623   # Write cmd latency (cycles)
write_latency[140-159]         =         3995   # Write cmd latency (cycles)
write_latency[160-179]         =         5520   # Write cmd latency (cycles)
write_latency[180-199]         =         6502   # Write cmd latency (cycles)
write_latency[200-]            =       194536   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       283725   # Read request latency (cycles)
read_latency[40-59]            =        95195   # Read request latency (cycles)
read_latency[60-79]            =       120315   # Read request latency (cycles)
read_latency[80-99]            =        63584   # Read request latency (cycles)
read_latency[100-119]          =        50086   # Read request latency (cycles)
read_latency[120-139]          =        41253   # Read request latency (cycles)
read_latency[140-159]          =        29974   # Read request latency (cycles)
read_latency[160-179]          =        24315   # Read request latency (cycles)
read_latency[180-199]          =        20388   # Read request latency (cycles)
read_latency[200-]             =       218949   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.08077e+09   # Write energy
read_energy                    =  3.82147e+09   # Read energy
act_energy                     =  7.56518e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.20979e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.39378e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.82273e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.79881e+09   # Active standby energy rank.1
average_read_latency           =      166.001   # Average read request latency (cycles)
average_interarrival           =       8.5888   # Average request interarrival latency (cycles)
total_energy                   =  1.86453e+10   # Total energy (pJ)
average_power                  =      1864.53   # Average power (mW)
average_bandwidth              =      9.93531   # Average bandwidth
