// Seed: 2444452586
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_11, id_12;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = 1;
  always_ff if (1) id_2 = 1'b0;
  reg id_5;
  assign id_5 = id_1;
  always if (id_5 === 1) id_5 <= #1 1'b0;
  module_0(
      id_4, id_2, id_2, id_2, id_3, id_2, id_2, id_2, id_2, id_3
  );
endmodule
