/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_29z;
  wire celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire celloutsig_0_5z;
  wire celloutsig_0_75z;
  wire celloutsig_0_76z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = celloutsig_0_1z ^ in_data[19];
  assign celloutsig_0_10z = celloutsig_0_0z[2] ^ celloutsig_0_0z[0];
  assign celloutsig_0_42z = celloutsig_0_21z ^ celloutsig_0_20z;
  assign celloutsig_0_5z = in_data[11] ^ celloutsig_0_1z;
  assign celloutsig_0_21z = celloutsig_0_19z ^ celloutsig_0_11z;
  assign celloutsig_0_75z = celloutsig_0_3z ^ celloutsig_0_23z;
  assign celloutsig_0_76z = celloutsig_0_29z ^ celloutsig_0_42z;
  assign celloutsig_1_0z = in_data[172] ^ in_data[163];
  assign celloutsig_1_1z = in_data[150] ^ in_data[178];
  assign celloutsig_1_2z = celloutsig_1_1z ^ in_data[117];
  assign celloutsig_1_15z = celloutsig_1_0z ^ celloutsig_1_2z;
  assign celloutsig_1_10z = celloutsig_1_15z ^ celloutsig_1_2z;
  assign celloutsig_1_12z = in_data[161] ^ celloutsig_1_1z;
  assign celloutsig_1_14z = celloutsig_1_10z ^ in_data[147];
  assign celloutsig_1_18z = celloutsig_1_15z ^ celloutsig_1_14z;
  assign celloutsig_0_13z = celloutsig_0_5z ^ celloutsig_0_0z[4];
  assign celloutsig_1_19z = celloutsig_1_12z ^ celloutsig_1_15z;
  assign celloutsig_0_11z = celloutsig_0_3z ^ celloutsig_0_10z;
  assign celloutsig_0_1z = celloutsig_0_0z[4] ^ in_data[21];
  assign celloutsig_0_19z = celloutsig_0_1z ^ celloutsig_0_3z;
  assign celloutsig_0_20z = celloutsig_0_19z ^ celloutsig_0_5z;
  assign celloutsig_0_23z = celloutsig_0_11z ^ celloutsig_0_10z;
  assign celloutsig_0_25z = celloutsig_0_19z ^ celloutsig_0_1z;
  assign celloutsig_0_29z = celloutsig_0_25z ^ celloutsig_0_13z;
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_0z = 6'h00;
    else if (clkin_data[32]) celloutsig_0_0z = in_data[86:81];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_75z, celloutsig_0_76z };
endmodule
