*******************************************************************

  Device    [DDR_PHY]

  Author    [xiexin]

  Abstract  []

  Revision History:

********************************************************************************/
symbol logsym of DDR_PHY // pragma PAP_ARC_COLOR="210:45:45"
{
    // The bounding box
    generate ( 10 # 104 );
    //
    // Poloygon declaration
    //
    shape
    [0, 0]  ->  [0, 104]
                        <
                                CLK_DQSI                        @[ ,  2],
                                CLK_DQSIB                       @[ ,  4],
                                DQS_EVEN_CODE[0]                @[ ,  6],
                                DQS_EVEN_CODE[1]                @[ ,  8],
                                DQS_EVEN_CODE[2]                @[ , 10],
                                DQS_EVEN_CODE[3]                @[ , 12],
                                DQS_EVEN_CODE[4]                @[ , 14],
                                DQS_EVEN_CODE[5]                @[ , 16],
                                DQS_EVEN_CODE[6]                @[ , 18],
                                DQS_EVEN_CODE[7]                @[ , 20],
                                DQS_ODD_CODE[0]                 @[ , 22],
                                DQS_ODD_CODE[1]                 @[ , 24],
                                DQS_ODD_CODE[2]                 @[ , 26],
                                DQS_ODD_CODE[3]                 @[ , 28],
                                DQS_ODD_CODE[4]                 @[ , 30],
                                DQS_ODD_CODE[5]                 @[ , 32],
                                DQS_ODD_CODE[6]                 @[ , 34],
                                DQS_ODD_CODE[7]                 @[ , 36],
                                DQS_GATE_CTRL[0]                @[ , 38],
                                DQS_GATE_CTRL[1]                @[ , 40],
                                DQS_GATE_CTRL[2]                @[ , 42],
                                DQS_GATE_CTRL[3]                @[ , 44],
                                READ_CLK_CTRL[0]                @[ , 46],
                                READ_CLK_CTRL[1]                @[ , 48],
                                READ_CLK_CTRL[2]                @[ , 50],
                                WL_P_DLLCODE[0]                 @[ , 52],
                                WL_P_DLLCODE[1]                 @[ , 54],
                                WL_P_DLLCODE[2]                 @[ , 56],
                                WL_P_DLLCODE[3]                 @[ , 58],
                                WL_P_DLLCODE[4]                 @[ , 60],
                                WL_P_DLLCODE[5]                 @[ , 62],
                                WL_P_DLLCODE[6]                 @[ , 64],
                                WL_P_DLLCODE[7]                 @[ , 66],
                                WL_STEP[0]                      @[ , 68],
                                WL_STEP[1]                      @[ , 70],
                                WL_STEP[2]                      @[ , 72],
                                WL_STEP[3]                      @[ , 74],
                                WL_STEP[4]                      @[ , 76],
                                WL_STEP[5]                      @[ , 78],
                                WL_STEP[6]                      @[ , 80],
                                WL_STEP[7]                      @[ , 82],
                                PHY_CLK_B_P                     @[ , 84],
                                PHY_CLK_B_N                     @[ , 86],
                                DLL_FREEZE                      @[ , 88],
                                DLL_RST                         @[ , 90],
                                GATEI                           @[ , 92],
                                LDO_EN                          @[ , 94],
                                RST_DQS                         @[ , 96],
                                RST_TRAINING_N                  @[ , 98],
                                SYSCLK                          @[ ,100],
                                UPDATE_N                        @[ ,102]
                        >
            ->  [10, 104]
            ->  [10, 0]
                        <
                                CLK_DQSI_DEL                    @[ , 2+25],
                                CLK_DQSIB_DEL                   @[ , 4+25],
                                CLK_W                           @[ , 6+25],
                                CLK_W_DEL                       @[ , 8+25],
                                DLL_90CODE_GRAY[0]              @[ ,10+25],
                                DLL_90CODE_GRAY[1]              @[ ,12+25],
                                DLL_90CODE_GRAY[2]              @[ ,14+25],
                                DLL_90CODE_GRAY[3]              @[ ,16+25],
                                DLL_90CODE_GRAY[4]              @[ ,18+25],
                                DLL_90CODE_GRAY[5]              @[ ,20+25],
                                DLL_90CODE_GRAY[6]              @[ ,22+25],
                                DLL_90CODE_GRAY[7]              @[ ,24+25],
                                DQS_DRIFT[0]                    @[ ,26+25],
                                DQS_DRIFT[1]                    @[ ,28+25],
                                DGTS                            @[ ,30+25],
                                DQS_DRIFT_STATUS                @[ ,32+25],
                                DRIFT_DETECT_ERR                @[ ,34+25],
                                DLL_LOCK                        @[ ,36+25],
                                READ_VALID                      @[ ,38+25],
                                DQS_SAMPLE                      @[ ,40+25],
                                IFIFO_RADDR[0]                  @[ ,42+25],
                                IFIFO_RADDR[1]                  @[ ,44+25],
                                IFIFO_RADDR[2]                  @[ ,46+25],
                                IFIFO_WADDR[0]                  @[ ,48+25],
                                IFIFO_WADDR[1]                  @[ ,50+25],
                                IFIFO_WADDR[2]                  @[ ,52+25]
                        >
            ->  [0, 0];

}; // symbol logsym of DDR_PHY
/*******************************************************************************

  Device    [PPLL]

  Author    [rjliu]

  Abstract  [The floorplan symbol]

  Revision History:

********************************************************************************/
symbol fpsym of DDR_PHY // pragma PAP_ARC_COLOR="106:64:128"
{
    // The bounding box
    generate ( 100 # 240 );

    shape
    [ 0, 0 ]  ->  [ , 240 ]
              ->  [ 100,240]
              ->  [ , 0 ]
              ->  [ 0, ];


    "DDR_PHY" @ [50,120];


}; // end of symbol fpsym of DDR_PHY

