verilog work "../example_design/example_ila.v"
verilog work "../example_design/ila_bb_lib.v"
