digraph example_fsm
{
    label = "Example Finite State Machine";
// STATE_START NAND_DU
stIDLE [label = "{stIDLE|asdada}" ]
stPIPE1 [label = "{stPIPE1|asdada}" ]
stPIPE2
// STATE_END
// STATE_START HTI_DU
stLOAD_NEXT
stLOAD_DOUT
// STATE_END
    stIDLE -> stIDLE;
    stIDLE -> stPIPE1 [label = "din_rdy"];
    stPIPE1 -> stPIPE2;
    stPIPE2 -> stLOAD_NEXT;
    stLOAD_NEXT -> stLOAD_DOUT [label = "123"];
    stLOAD_NEXT -> stPIPE1
    stLOAD_DOUT -> stIDLE;
}
