============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.13-s073_1
  Generated on:           Aug 07 2020  12:32:59 pm
  Module:                 bound_flasher
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-120 ps) Setup Check with Pin LED_reg[14]/clk->d
          Group: clk
     Startpoint: (R) LED_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) LED_reg[14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-      88                  
     Required Time:=    1112                  
      Launch Clock:-       0                  
         Data Path:-    1232                  
             Slack:=    -120                  

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  LED_reg[4]/clk -       -       R     (arrival)             20    -     0     -       0    (-,-) 
  LED_reg[4]/q   (u)     clk->q  R     unmapped_d_flop        8 19.3     0   431     431    (-,-) 
  g2624/z        (u)     in_1->z F     unmapped_nand2         1  2.2     0    59     490    (-,-) 
  g2599/z        (u)     in_1->z F     unmapped_complex2      1  2.2     0    59     549    (-,-) 
  g2572/z        (u)     in_1->z F     unmapped_or2           2  4.4     0    70     619    (-,-) 
  g2570/z        (u)     in_1->z F     unmapped_or2           1  2.2     0    59     678    (-,-) 
  g2563/z        (u)     in_0->z R     unmapped_nand2         1  2.2     0    59     737    (-,-) 
  g2559/z        (u)     in_0->z F     unmapped_complex2      5 11.0     0    93     831    (-,-) 
  g2555/z        (u)     in_1->z F     unmapped_or2           3  6.6     0    80     911    (-,-) 
  g2543/z        (u)     in_0->z R     unmapped_nand2        16 35.2     0   144    1054    (-,-) 
  g2503/z        (u)     in_1->z F     unmapped_nand2         1  2.2     0    59    1114    (-,-) 
  g2497/z        (u)     in_0->z R     unmapped_nand2         1  2.2     0    59    1173    (-,-) 
  g2448/z        (u)     in_1->z R     unmapped_complex2      1  2.2     0    59    1232    (-,-) 
  LED_reg[14]/d  -       -       R     unmapped_d_flop        1    -     -     0    1232    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 2: VIOLATED (-120 ps) Setup Check with Pin LED_reg[13]/clk->d
          Group: clk
     Startpoint: (R) LED_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) LED_reg[13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-      88                  
     Required Time:=    1112                  
      Launch Clock:-       0                  
         Data Path:-    1232                  
             Slack:=    -120                  

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  LED_reg[4]/clk -       -       R     (arrival)             20    -     0     -       0    (-,-) 
  LED_reg[4]/q   (u)     clk->q  R     unmapped_d_flop        8 19.3     0   431     431    (-,-) 
  g2624/z        (u)     in_1->z F     unmapped_nand2         1  2.2     0    59     490    (-,-) 
  g2599/z        (u)     in_1->z F     unmapped_complex2      1  2.2     0    59     549    (-,-) 
  g2572/z        (u)     in_1->z F     unmapped_or2           2  4.4     0    70     619    (-,-) 
  g2570/z        (u)     in_1->z F     unmapped_or2           1  2.2     0    59     678    (-,-) 
  g2563/z        (u)     in_0->z R     unmapped_nand2         1  2.2     0    59     737    (-,-) 
  g2559/z        (u)     in_0->z F     unmapped_complex2      5 11.0     0    93     831    (-,-) 
  g2555/z        (u)     in_1->z F     unmapped_or2           3  6.6     0    80     911    (-,-) 
  g2543/z        (u)     in_0->z R     unmapped_nand2        16 35.2     0   144    1054    (-,-) 
  g2505/z        (u)     in_1->z F     unmapped_nand2         1  2.2     0    59    1114    (-,-) 
  g2484/z        (u)     in_0->z R     unmapped_nand2         1  2.2     0    59    1173    (-,-) 
  g2450/z        (u)     in_0->z R     unmapped_complex2      1  2.2     0    59    1232    (-,-) 
  LED_reg[13]/d  -       -       R     unmapped_d_flop        1    -     -     0    1232    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 3: VIOLATED (-120 ps) Setup Check with Pin LED_reg[12]/clk->d
          Group: clk
     Startpoint: (R) LED_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) LED_reg[12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-      88                  
     Required Time:=    1112                  
      Launch Clock:-       0                  
         Data Path:-    1232                  
             Slack:=    -120                  

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  LED_reg[4]/clk -       -       R     (arrival)             20    -     0     -       0    (-,-) 
  LED_reg[4]/q   (u)     clk->q  R     unmapped_d_flop        8 19.3     0   431     431    (-,-) 
  g2624/z        (u)     in_1->z F     unmapped_nand2         1  2.2     0    59     490    (-,-) 
  g2599/z        (u)     in_1->z F     unmapped_complex2      1  2.2     0    59     549    (-,-) 
  g2572/z        (u)     in_1->z F     unmapped_or2           2  4.4     0    70     619    (-,-) 
  g2570/z        (u)     in_1->z F     unmapped_or2           1  2.2     0    59     678    (-,-) 
  g2563/z        (u)     in_0->z R     unmapped_nand2         1  2.2     0    59     737    (-,-) 
  g2559/z        (u)     in_0->z F     unmapped_complex2      5 11.0     0    93     831    (-,-) 
  g2555/z        (u)     in_1->z F     unmapped_or2           3  6.6     0    80     911    (-,-) 
  g2543/z        (u)     in_0->z R     unmapped_nand2        16 35.2     0   144    1054    (-,-) 
  g2508/z        (u)     in_1->z F     unmapped_nand2         1  2.2     0    59    1114    (-,-) 
  g2483/z        (u)     in_0->z R     unmapped_nand2         1  2.2     0    59    1173    (-,-) 
  g2452/z        (u)     in_0->z R     unmapped_complex2      1  2.2     0    59    1232    (-,-) 
  LED_reg[12]/d  -       -       R     unmapped_d_flop        1    -     -     0    1232    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 4: VIOLATED (-120 ps) Setup Check with Pin LED_reg[11]/clk->d
          Group: clk
     Startpoint: (R) LED_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) LED_reg[11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-      88                  
     Required Time:=    1112                  
      Launch Clock:-       0                  
         Data Path:-    1232                  
             Slack:=    -120                  

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  LED_reg[4]/clk -       -       R     (arrival)             20    -     0     -       0    (-,-) 
  LED_reg[4]/q   (u)     clk->q  R     unmapped_d_flop        8 19.3     0   431     431    (-,-) 
  g2624/z        (u)     in_1->z F     unmapped_nand2         1  2.2     0    59     490    (-,-) 
  g2599/z        (u)     in_1->z F     unmapped_complex2      1  2.2     0    59     549    (-,-) 
  g2572/z        (u)     in_1->z F     unmapped_or2           2  4.4     0    70     619    (-,-) 
  g2570/z        (u)     in_1->z F     unmapped_or2           1  2.2     0    59     678    (-,-) 
  g2563/z        (u)     in_0->z R     unmapped_nand2         1  2.2     0    59     737    (-,-) 
  g2559/z        (u)     in_0->z F     unmapped_complex2      5 11.0     0    93     831    (-,-) 
  g2555/z        (u)     in_1->z F     unmapped_or2           3  6.6     0    80     911    (-,-) 
  g2543/z        (u)     in_0->z R     unmapped_nand2        16 35.2     0   144    1054    (-,-) 
  g2511/z        (u)     in_1->z F     unmapped_nand2         1  2.2     0    59    1114    (-,-) 
  g2481/z        (u)     in_0->z R     unmapped_nand2         1  2.2     0    59    1173    (-,-) 
  g2455/z        (u)     in_0->z R     unmapped_complex2      1  2.2     0    59    1232    (-,-) 
  LED_reg[11]/d  -       -       R     unmapped_d_flop        1    -     -     0    1232    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 5: VIOLATED (-120 ps) Setup Check with Pin LED_reg[10]/clk->d
          Group: clk
     Startpoint: (R) LED_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) LED_reg[10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-      88                  
     Required Time:=    1112                  
      Launch Clock:-       0                  
         Data Path:-    1232                  
             Slack:=    -120                  

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  LED_reg[4]/clk -       -       R     (arrival)             20    -     0     -       0    (-,-) 
  LED_reg[4]/q   (u)     clk->q  R     unmapped_d_flop        8 19.3     0   431     431    (-,-) 
  g2624/z        (u)     in_1->z F     unmapped_nand2         1  2.2     0    59     490    (-,-) 
  g2599/z        (u)     in_1->z F     unmapped_complex2      1  2.2     0    59     549    (-,-) 
  g2572/z        (u)     in_1->z F     unmapped_or2           2  4.4     0    70     619    (-,-) 
  g2570/z        (u)     in_1->z F     unmapped_or2           1  2.2     0    59     678    (-,-) 
  g2563/z        (u)     in_0->z R     unmapped_nand2         1  2.2     0    59     737    (-,-) 
  g2559/z        (u)     in_0->z F     unmapped_complex2      5 11.0     0    93     831    (-,-) 
  g2555/z        (u)     in_1->z F     unmapped_or2           3  6.6     0    80     911    (-,-) 
  g2543/z        (u)     in_0->z R     unmapped_nand2        16 35.2     0   144    1054    (-,-) 
  g2514/z        (u)     in_1->z F     unmapped_nand2         1  2.2     0    59    1114    (-,-) 
  g2476/z        (u)     in_0->z R     unmapped_nand2         1  2.2     0    59    1173    (-,-) 
  g2457/z        (u)     in_0->z R     unmapped_complex2      1  2.2     0    59    1232    (-,-) 
  LED_reg[10]/d  -       -       R     unmapped_d_flop        1    -     -     0    1232    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 6: VIOLATED (-120 ps) Setup Check with Pin LED_reg[9]/clk->d
          Group: clk
     Startpoint: (R) LED_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) LED_reg[9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-      88                  
     Required Time:=    1112                  
      Launch Clock:-       0                  
         Data Path:-    1232                  
             Slack:=    -120                  

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  LED_reg[4]/clk -       -       R     (arrival)             20    -     0     -       0    (-,-) 
  LED_reg[4]/q   (u)     clk->q  R     unmapped_d_flop        8 19.3     0   431     431    (-,-) 
  g2624/z        (u)     in_1->z F     unmapped_nand2         1  2.2     0    59     490    (-,-) 
  g2599/z        (u)     in_1->z F     unmapped_complex2      1  2.2     0    59     549    (-,-) 
  g2572/z        (u)     in_1->z F     unmapped_or2           2  4.4     0    70     619    (-,-) 
  g2570/z        (u)     in_1->z F     unmapped_or2           1  2.2     0    59     678    (-,-) 
  g2563/z        (u)     in_0->z R     unmapped_nand2         1  2.2     0    59     737    (-,-) 
  g2559/z        (u)     in_0->z F     unmapped_complex2      5 11.0     0    93     831    (-,-) 
  g2555/z        (u)     in_1->z F     unmapped_or2           3  6.6     0    80     911    (-,-) 
  g2543/z        (u)     in_0->z R     unmapped_nand2        16 35.2     0   144    1054    (-,-) 
  g2517/z        (u)     in_1->z F     unmapped_nand2         1  2.2     0    59    1114    (-,-) 
  g2474/z        (u)     in_0->z R     unmapped_nand2         1  2.2     0    59    1173    (-,-) 
  g2459/z        (u)     in_0->z R     unmapped_complex2      1  2.2     0    59    1232    (-,-) 
  LED_reg[9]/d   -       -       R     unmapped_d_flop        1    -     -     0    1232    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 7: VIOLATED (-120 ps) Setup Check with Pin LED_reg[8]/clk->d
          Group: clk
     Startpoint: (R) LED_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) LED_reg[8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-      88                  
     Required Time:=    1112                  
      Launch Clock:-       0                  
         Data Path:-    1232                  
             Slack:=    -120                  

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  LED_reg[4]/clk -       -       R     (arrival)             20    -     0     -       0    (-,-) 
  LED_reg[4]/q   (u)     clk->q  R     unmapped_d_flop        8 19.3     0   431     431    (-,-) 
  g2624/z        (u)     in_1->z F     unmapped_nand2         1  2.2     0    59     490    (-,-) 
  g2599/z        (u)     in_1->z F     unmapped_complex2      1  2.2     0    59     549    (-,-) 
  g2572/z        (u)     in_1->z F     unmapped_or2           2  4.4     0    70     619    (-,-) 
  g2570/z        (u)     in_1->z F     unmapped_or2           1  2.2     0    59     678    (-,-) 
  g2563/z        (u)     in_0->z R     unmapped_nand2         1  2.2     0    59     737    (-,-) 
  g2559/z        (u)     in_0->z F     unmapped_complex2      5 11.0     0    93     831    (-,-) 
  g2555/z        (u)     in_1->z F     unmapped_or2           3  6.6     0    80     911    (-,-) 
  g2543/z        (u)     in_0->z R     unmapped_nand2        16 35.2     0   144    1054    (-,-) 
  g2520/z        (u)     in_1->z F     unmapped_nand2         1  2.2     0    59    1114    (-,-) 
  g2472/z        (u)     in_0->z R     unmapped_nand2         1  2.2     0    59    1173    (-,-) 
  g2461/z        (u)     in_0->z R     unmapped_complex2      1  2.2     0    59    1232    (-,-) 
  LED_reg[8]/d   -       -       R     unmapped_d_flop        1    -     -     0    1232    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 8: VIOLATED (-120 ps) Setup Check with Pin LED_reg[7]/clk->d
          Group: clk
     Startpoint: (R) LED_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) LED_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-      88                  
     Required Time:=    1112                  
      Launch Clock:-       0                  
         Data Path:-    1232                  
             Slack:=    -120                  

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  LED_reg[4]/clk -       -       R     (arrival)             20    -     0     -       0    (-,-) 
  LED_reg[4]/q   (u)     clk->q  R     unmapped_d_flop        8 19.3     0   431     431    (-,-) 
  g2624/z        (u)     in_1->z F     unmapped_nand2         1  2.2     0    59     490    (-,-) 
  g2599/z        (u)     in_1->z F     unmapped_complex2      1  2.2     0    59     549    (-,-) 
  g2572/z        (u)     in_1->z F     unmapped_or2           2  4.4     0    70     619    (-,-) 
  g2570/z        (u)     in_1->z F     unmapped_or2           1  2.2     0    59     678    (-,-) 
  g2563/z        (u)     in_0->z R     unmapped_nand2         1  2.2     0    59     737    (-,-) 
  g2559/z        (u)     in_0->z F     unmapped_complex2      5 11.0     0    93     831    (-,-) 
  g2555/z        (u)     in_1->z F     unmapped_or2           3  6.6     0    80     911    (-,-) 
  g2543/z        (u)     in_0->z R     unmapped_nand2        16 35.2     0   144    1054    (-,-) 
  g2523/z        (u)     in_1->z F     unmapped_nand2         1  2.2     0    59    1114    (-,-) 
  g2470/z        (u)     in_0->z R     unmapped_nand2         1  2.2     0    59    1173    (-,-) 
  g2463/z        (u)     in_0->z R     unmapped_complex2      1  2.2     0    59    1232    (-,-) 
  LED_reg[7]/d   -       -       R     unmapped_d_flop        1    -     -     0    1232    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 9: VIOLATED (-120 ps) Setup Check with Pin LED_reg[6]/clk->d
          Group: clk
     Startpoint: (R) LED_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) LED_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-      88                  
     Required Time:=    1112                  
      Launch Clock:-       0                  
         Data Path:-    1232                  
             Slack:=    -120                  

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  LED_reg[4]/clk -       -       R     (arrival)             20    -     0     -       0    (-,-) 
  LED_reg[4]/q   (u)     clk->q  R     unmapped_d_flop        8 19.3     0   431     431    (-,-) 
  g2624/z        (u)     in_1->z F     unmapped_nand2         1  2.2     0    59     490    (-,-) 
  g2599/z        (u)     in_1->z F     unmapped_complex2      1  2.2     0    59     549    (-,-) 
  g2572/z        (u)     in_1->z F     unmapped_or2           2  4.4     0    70     619    (-,-) 
  g2570/z        (u)     in_1->z F     unmapped_or2           1  2.2     0    59     678    (-,-) 
  g2563/z        (u)     in_0->z R     unmapped_nand2         1  2.2     0    59     737    (-,-) 
  g2559/z        (u)     in_0->z F     unmapped_complex2      5 11.0     0    93     831    (-,-) 
  g2555/z        (u)     in_1->z F     unmapped_or2           3  6.6     0    80     911    (-,-) 
  g2543/z        (u)     in_0->z R     unmapped_nand2        16 35.2     0   144    1054    (-,-) 
  g2526/z        (u)     in_1->z F     unmapped_nand2         1  2.2     0    59    1114    (-,-) 
  g2468/z        (u)     in_0->z R     unmapped_nand2         1  2.2     0    59    1173    (-,-) 
  g2465/z        (u)     in_0->z R     unmapped_complex2      1  2.2     0    59    1232    (-,-) 
  LED_reg[6]/d   -       -       R     unmapped_d_flop        1    -     -     0    1232    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 10: VIOLATED (-120 ps) Setup Check with Pin LED_reg[5]/clk->d
          Group: clk
     Startpoint: (R) LED_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) LED_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-      88                  
     Required Time:=    1112                  
      Launch Clock:-       0                  
         Data Path:-    1232                  
             Slack:=    -120                  

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  LED_reg[4]/clk -       -       R     (arrival)             20    -     0     -       0    (-,-) 
  LED_reg[4]/q   (u)     clk->q  R     unmapped_d_flop        8 19.3     0   431     431    (-,-) 
  g2624/z        (u)     in_1->z F     unmapped_nand2         1  2.2     0    59     490    (-,-) 
  g2599/z        (u)     in_1->z F     unmapped_complex2      1  2.2     0    59     549    (-,-) 
  g2572/z        (u)     in_1->z F     unmapped_or2           2  4.4     0    70     619    (-,-) 
  g2570/z        (u)     in_1->z F     unmapped_or2           1  2.2     0    59     678    (-,-) 
  g2563/z        (u)     in_0->z R     unmapped_nand2         1  2.2     0    59     737    (-,-) 
  g2559/z        (u)     in_0->z F     unmapped_complex2      5 11.0     0    93     831    (-,-) 
  g2555/z        (u)     in_1->z F     unmapped_or2           3  6.6     0    80     911    (-,-) 
  g2543/z        (u)     in_0->z R     unmapped_nand2        16 35.2     0   144    1054    (-,-) 
  g2529/z        (u)     in_1->z F     unmapped_nand2         1  2.2     0    59    1114    (-,-) 
  g2467/z        (u)     in_0->z R     unmapped_nand2         1  2.2     0    59    1173    (-,-) 
  g2466/z        (u)     in_0->z R     unmapped_complex2      1  2.2     0    59    1232    (-,-) 
  LED_reg[5]/d   -       -       R     unmapped_d_flop        1    -     -     0    1232    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 11: VIOLATED (-120 ps) Setup Check with Pin LED_reg[4]/clk->d
          Group: clk
     Startpoint: (R) LED_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) LED_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-      88                  
     Required Time:=    1112                  
      Launch Clock:-       0                  
         Data Path:-    1232                  
             Slack:=    -120                  

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  LED_reg[4]/clk -       -       R     (arrival)             20    -     0     -       0    (-,-) 
  LED_reg[4]/q   (u)     clk->q  R     unmapped_d_flop        8 19.3     0   431     431    (-,-) 
  g2624/z        (u)     in_1->z F     unmapped_nand2         1  2.2     0    59     490    (-,-) 
  g2599/z        (u)     in_1->z F     unmapped_complex2      1  2.2     0    59     549    (-,-) 
  g2572/z        (u)     in_1->z F     unmapped_or2           2  4.4     0    70     619    (-,-) 
  g2570/z        (u)     in_1->z F     unmapped_or2           1  2.2     0    59     678    (-,-) 
  g2563/z        (u)     in_0->z R     unmapped_nand2         1  2.2     0    59     737    (-,-) 
  g2559/z        (u)     in_0->z F     unmapped_complex2      5 11.0     0    93     831    (-,-) 
  g2555/z        (u)     in_1->z F     unmapped_or2           3  6.6     0    80     911    (-,-) 
  g2543/z        (u)     in_0->z R     unmapped_nand2        16 35.2     0   144    1054    (-,-) 
  g2533/z        (u)     in_1->z F     unmapped_nand2         1  2.2     0    59    1114    (-,-) 
  g2469/z        (u)     in_0->z R     unmapped_nand2         1  2.2     0    59    1173    (-,-) 
  g2464/z        (u)     in_0->z R     unmapped_complex2      1  2.2     0    59    1232    (-,-) 
  LED_reg[4]/d   -       -       R     unmapped_d_flop        1    -     -     0    1232    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 12: VIOLATED (-120 ps) Setup Check with Pin LED_reg[3]/clk->d
          Group: clk
     Startpoint: (R) LED_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) LED_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-      88                  
     Required Time:=    1112                  
      Launch Clock:-       0                  
         Data Path:-    1232                  
             Slack:=    -120                  

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  LED_reg[4]/clk -       -       R     (arrival)             20    -     0     -       0    (-,-) 
  LED_reg[4]/q   (u)     clk->q  R     unmapped_d_flop        8 19.3     0   431     431    (-,-) 
  g2624/z        (u)     in_1->z F     unmapped_nand2         1  2.2     0    59     490    (-,-) 
  g2599/z        (u)     in_1->z F     unmapped_complex2      1  2.2     0    59     549    (-,-) 
  g2572/z        (u)     in_1->z F     unmapped_or2           2  4.4     0    70     619    (-,-) 
  g2570/z        (u)     in_1->z F     unmapped_or2           1  2.2     0    59     678    (-,-) 
  g2563/z        (u)     in_0->z R     unmapped_nand2         1  2.2     0    59     737    (-,-) 
  g2559/z        (u)     in_0->z F     unmapped_complex2      5 11.0     0    93     831    (-,-) 
  g2555/z        (u)     in_1->z F     unmapped_or2           3  6.6     0    80     911    (-,-) 
  g2543/z        (u)     in_0->z R     unmapped_nand2        16 35.2     0   144    1054    (-,-) 
  g2536/z        (u)     in_1->z F     unmapped_nand2         1  2.2     0    59    1114    (-,-) 
  g2471/z        (u)     in_0->z R     unmapped_nand2         1  2.2     0    59    1173    (-,-) 
  g2462/z        (u)     in_0->z R     unmapped_complex2      1  2.2     0    59    1232    (-,-) 
  LED_reg[3]/d   -       -       R     unmapped_d_flop        1    -     -     0    1232    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 13: VIOLATED (-120 ps) Setup Check with Pin LED_reg[2]/clk->d
          Group: clk
     Startpoint: (R) LED_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) LED_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-      88                  
     Required Time:=    1112                  
      Launch Clock:-       0                  
         Data Path:-    1232                  
             Slack:=    -120                  

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  LED_reg[4]/clk -       -       R     (arrival)             20    -     0     -       0    (-,-) 
  LED_reg[4]/q   (u)     clk->q  R     unmapped_d_flop        8 19.3     0   431     431    (-,-) 
  g2624/z        (u)     in_1->z F     unmapped_nand2         1  2.2     0    59     490    (-,-) 
  g2599/z        (u)     in_1->z F     unmapped_complex2      1  2.2     0    59     549    (-,-) 
  g2572/z        (u)     in_1->z F     unmapped_or2           2  4.4     0    70     619    (-,-) 
  g2570/z        (u)     in_1->z F     unmapped_or2           1  2.2     0    59     678    (-,-) 
  g2563/z        (u)     in_0->z R     unmapped_nand2         1  2.2     0    59     737    (-,-) 
  g2559/z        (u)     in_0->z F     unmapped_complex2      5 11.0     0    93     831    (-,-) 
  g2555/z        (u)     in_1->z F     unmapped_or2           3  6.6     0    80     911    (-,-) 
  g2543/z        (u)     in_0->z R     unmapped_nand2        16 35.2     0   144    1054    (-,-) 
  g2539/z        (u)     in_1->z F     unmapped_nand2         1  2.2     0    59    1114    (-,-) 
  g2500/z        (u)     in_0->z R     unmapped_nand2         1  2.2     0    59    1173    (-,-) 
  g2460/z        (u)     in_1->z R     unmapped_complex2      1  2.2     0    59    1232    (-,-) 
  LED_reg[2]/d   -       -       R     unmapped_d_flop        1    -     -     0    1232    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 14: VIOLATED (-120 ps) Setup Check with Pin LED_reg[1]/clk->d
          Group: clk
     Startpoint: (R) LED_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) LED_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-      88                  
     Required Time:=    1112                  
      Launch Clock:-       0                  
         Data Path:-    1232                  
             Slack:=    -120                  

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  LED_reg[4]/clk -       -       R     (arrival)             20    -     0     -       0    (-,-) 
  LED_reg[4]/q   (u)     clk->q  R     unmapped_d_flop        8 19.3     0   431     431    (-,-) 
  g2624/z        (u)     in_1->z F     unmapped_nand2         1  2.2     0    59     490    (-,-) 
  g2599/z        (u)     in_1->z F     unmapped_complex2      1  2.2     0    59     549    (-,-) 
  g2572/z        (u)     in_1->z F     unmapped_or2           2  4.4     0    70     619    (-,-) 
  g2570/z        (u)     in_1->z F     unmapped_or2           1  2.2     0    59     678    (-,-) 
  g2563/z        (u)     in_0->z R     unmapped_nand2         1  2.2     0    59     737    (-,-) 
  g2559/z        (u)     in_0->z F     unmapped_complex2      5 11.0     0    93     831    (-,-) 
  g2555/z        (u)     in_1->z F     unmapped_or2           3  6.6     0    80     911    (-,-) 
  g2543/z        (u)     in_0->z R     unmapped_nand2        16 35.2     0   144    1054    (-,-) 
  g2513/z        (u)     in_1->z F     unmapped_nand2         1  2.2     0    59    1114    (-,-) 
  g2475/z        (u)     in_0->z R     unmapped_nand2         1  2.2     0    59    1173    (-,-) 
  g2458/z        (u)     in_0->z R     unmapped_complex2      1  2.2     0    59    1232    (-,-) 
  LED_reg[1]/d   -       -       R     unmapped_d_flop        1    -     -     0    1232    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 15: VIOLATED (-100 ps) Setup Check with Pin LED_reg[0]/clk->d
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) LED_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-      88                  
     Required Time:=    1112                  
      Launch Clock:-       0                  
         Data Path:-    1212                  
             Slack:=    -100                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  min_max_key_reg[1]/clk -       -       R     (arrival)             20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/q   (u)     clk->q  R     unmapped_d_flop       11 24.2     0   448     448    (-,-) 
  g2623/z                (u)     in_1->z R     unmapped_or2           1  2.2     0    59     508    (-,-) 
  g2598/z                (u)     in_1->z F     unmapped_nand2         1  2.2     0    59     567    (-,-) 
  g2577/z                (u)     in_1->z F     unmapped_or2           1  2.2     0    59     626    (-,-) 
  g2569/z                (u)     in_1->z F     unmapped_or2           1  2.2     0    59     685    (-,-) 
  g2562/z                (u)     in_1->z F     unmapped_or2           1  2.2     0    59     744    (-,-) 
  g2143/z                (u)     in_1->z F     unmapped_or2           2  4.4     0    70     814    (-,-) 
  g2144/z                (u)     in_0->z F     unmapped_or2           3  6.6     0    80     894    (-,-) 
  g2542/z                (u)     in_1->z R     unmapped_nand2        15 33.0     0   140    1035    (-,-) 
  g2502/z                (u)     in_1->z F     unmapped_nand2         1  2.2     0    59    1094    (-,-) 
  g2498/z                (u)     in_0->z R     unmapped_complex2      1  2.2     0    59    1153    (-,-) 
  g2447/z                (u)     in_1->z R     unmapped_complex2      1  2.2     0    59    1212    (-,-) 
  LED_reg[0]/d           -       -       R     unmapped_d_flop        1    -     -     0    1212    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 16: VIOLATED (-85 ps) Setup Check with Pin LED_reg[15]/clk->d
          Group: clk
     Startpoint: (R) LED_reg[13]/clk
          Clock: (R) clk
       Endpoint: (R) LED_reg[15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-      88                  
     Required Time:=    1112                  
      Launch Clock:-       0                  
         Data Path:-    1198                  
             Slack:=     -85                  

#--------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  LED_reg[13]/clk -       -       R     (arrival)             20    -     0     -       0    (-,-) 
  LED_reg[13]/q   (u)     clk->q  F     unmapped_d_flop        7 17.1     0   423     423    (-,-) 
  g2613/z         (u)     in_1->z F     unmapped_or2           1  2.2     0    59     482    (-,-) 
  g2589/z         (u)     in_1->z F     unmapped_or2           1  2.2     0    59     541    (-,-) 
  g2575/z         (u)     in_1->z F     unmapped_or2           1  2.2     0    59     600    (-,-) 
  g2566/z         (u)     in_1->z F     unmapped_or2           2  4.4     0    70     670    (-,-) 
  g2565/z         (u)     in_1->z F     unmapped_or2           1  2.2     0    59     729    (-,-) 
  g2560/z         (u)     in_0->z F     unmapped_complex2      1  2.2     0    59     789    (-,-) 
  g2557/z         (u)     in_0->z F     unmapped_complex2      4  8.8     0    88     876    (-,-) 
  g2547/z         (u)     in_0->z R     unmapped_complex2      1  2.2     0    59     936    (-,-) 
  g2522/z         (u)     in_1->z F     unmapped_nand2        16 35.2     0   144    1079    (-,-) 
  g2496/z         (u)     in_1->z F     unmapped_complex2      1  2.2     0    59    1138    (-,-) 
  g2451/z         (u)     in_0->z R     unmapped_nand2         1  2.2     0    59    1198    (-,-) 
  LED_reg[15]/d   -       -       R     unmapped_d_flop        1    -     -     0    1198    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 17: MET (83 ps) Setup Check with Pin min_max_key_reg[1]/clk->d
          Group: clk
     Startpoint: (R) LED_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) min_max_key_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-      88                  
     Required Time:=    1112                  
      Launch Clock:-       0                  
         Data Path:-    1029                  
             Slack:=      83                  

#-------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  LED_reg[4]/clk       -       -       R     (arrival)             20    -     0     -       0    (-,-) 
  LED_reg[4]/q         (u)     clk->q  R     unmapped_d_flop        8 19.3     0   431     431    (-,-) 
  g2624/z              (u)     in_1->z F     unmapped_nand2         1  2.2     0    59     490    (-,-) 
  g2599/z              (u)     in_1->z F     unmapped_complex2      1  2.2     0    59     549    (-,-) 
  g2572/z              (u)     in_1->z F     unmapped_or2           2  4.4     0    70     619    (-,-) 
  g2570/z              (u)     in_1->z F     unmapped_or2           1  2.2     0    59     678    (-,-) 
  g2563/z              (u)     in_0->z R     unmapped_nand2         1  2.2     0    59     737    (-,-) 
  g2559/z              (u)     in_0->z F     unmapped_complex2      5 11.0     0    93     831    (-,-) 
  g2555/z              (u)     in_1->z F     unmapped_or2           3  6.6     0    80     911    (-,-) 
  g2544/z              (u)     in_1->z F     unmapped_complex2      1  2.2     0    59     970    (-,-) 
  g2510/z              (u)     in_0->z R     unmapped_nand2         1  2.2     0    59    1029    (-,-) 
  min_max_key_reg[1]/d -       -       R     unmapped_d_flop        1    -     -     0    1029    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 18: MET (100 ps) Setup Check with Pin state_reg[1]/clk->d
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) state_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-      88                  
     Required Time:=    1112                  
      Launch Clock:-       0                  
         Data Path:-    1013                  
             Slack:=     100                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  min_max_key_reg[1]/clk -       -       R     (arrival)             20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/q   (u)     clk->q  R     unmapped_d_flop       11 24.2     0   448     448    (-,-) 
  g2623/z                (u)     in_1->z R     unmapped_or2           1  2.2     0    59     508    (-,-) 
  g2598/z                (u)     in_1->z F     unmapped_nand2         1  2.2     0    59     567    (-,-) 
  g2577/z                (u)     in_1->z F     unmapped_or2           1  2.2     0    59     626    (-,-) 
  g2569/z                (u)     in_1->z F     unmapped_or2           1  2.2     0    59     685    (-,-) 
  g2562/z                (u)     in_1->z F     unmapped_or2           1  2.2     0    59     744    (-,-) 
  g2143/z                (u)     in_1->z F     unmapped_or2           2  4.4     0    70     814    (-,-) 
  g2144/z                (u)     in_0->z F     unmapped_or2           3  6.6     0    80     894    (-,-) 
  g2540/z                (u)     in_1->z F     unmapped_complex2      1  2.2     0    59     954    (-,-) 
  g2535/z                (u)     in_0->z R     unmapped_nand2         1  2.2     0    59    1013    (-,-) 
  state_reg[1]/d         -       -       R     unmapped_d_flop        1    -     -     0    1013    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 19: MET (100 ps) Setup Check with Pin state_reg[0]/clk->d
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) state_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-      88                  
     Required Time:=    1112                  
      Launch Clock:-       0                  
         Data Path:-    1013                  
             Slack:=     100                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  min_max_key_reg[1]/clk -       -       R     (arrival)           20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/q   (u)     clk->q  F     unmapped_d_flop     11 24.2     0   448     448    (-,-) 
  g2623/z                (u)     in_1->z F     unmapped_or2         1  2.2     0    59     508    (-,-) 
  g2598/z                (u)     in_1->z R     unmapped_nand2       1  2.2     0    59     567    (-,-) 
  g2577/z                (u)     in_1->z R     unmapped_or2         1  2.2     0    59     626    (-,-) 
  g2569/z                (u)     in_1->z R     unmapped_or2         1  2.2     0    59     685    (-,-) 
  g2562/z                (u)     in_1->z R     unmapped_or2         1  2.2     0    59     744    (-,-) 
  g2143/z                (u)     in_1->z R     unmapped_or2         2  4.4     0    70     814    (-,-) 
  g2144/z                (u)     in_0->z R     unmapped_or2         3  6.6     0    80     894    (-,-) 
  g2549/z                (u)     in_1->z F     unmapped_nand2       1  2.2     0    59     954    (-,-) 
  g2525/z                (u)     in_1->z R     unmapped_nand2       1  2.2     0    59    1013    (-,-) 
  state_reg[0]/d         -       -       R     unmapped_d_flop      1    -     -     0    1013    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 20: MET (163 ps) Setup Check with Pin min_max_key_reg[0]/clk->d
          Group: clk
     Startpoint: (R) LED_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) min_max_key_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-      88                  
     Required Time:=    1112                  
      Launch Clock:-       0                  
         Data Path:-     949                  
             Slack:=     163                  

#-------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  LED_reg[4]/clk       -       -       R     (arrival)             20    -     0     -       0    (-,-) 
  LED_reg[4]/q         (u)     clk->q  R     unmapped_d_flop        8 19.3     0   431     431    (-,-) 
  g2624/z              (u)     in_1->z F     unmapped_nand2         1  2.2     0    59     490    (-,-) 
  g2599/z              (u)     in_1->z F     unmapped_complex2      1  2.2     0    59     549    (-,-) 
  g2572/z              (u)     in_1->z F     unmapped_or2           2  4.4     0    70     619    (-,-) 
  g2570/z              (u)     in_1->z F     unmapped_or2           1  2.2     0    59     678    (-,-) 
  g2563/z              (u)     in_0->z R     unmapped_nand2         1  2.2     0    59     737    (-,-) 
  g2559/z              (u)     in_0->z F     unmapped_complex2      5 11.0     0    93     831    (-,-) 
  g2554/z              (u)     in_1->z F     unmapped_or2           1  2.2     0    59     890    (-,-) 
  g2548/z              (u)     in_1->z R     unmapped_nand2         1  2.2     0    59     949    (-,-) 
  min_max_key_reg[0]/d -       -       R     unmapped_d_flop        1    -     -     0     949    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 21: MET (169 ps) Late External Delay Assertion at pin LED[1]
          Group: clk
     Startpoint: (R) LED_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) LED[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     431                  
             Slack:=     169                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_14_1 

#----------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  LED_reg[1]/clk -       -      R     (arrival)           20    -     0     -       0    (-,-) 
  LED_reg[1]/q   (u)     clk->q R     unmapped_d_flop      8 19.3     0   431     431    (-,-) 
  LED[1]         -       -      R     (port)               -    -     -     0     431    (-,-) 
#----------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 22: MET (169 ps) Late External Delay Assertion at pin LED[2]
          Group: clk
     Startpoint: (R) LED_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) LED[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     431                  
             Slack:=     169                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_13_1 

#----------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  LED_reg[2]/clk -       -      R     (arrival)           20    -     0     -       0    (-,-) 
  LED_reg[2]/q   (u)     clk->q R     unmapped_d_flop      8 19.3     0   431     431    (-,-) 
  LED[2]         -       -      R     (port)               -    -     -     0     431    (-,-) 
#----------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 23: MET (169 ps) Late External Delay Assertion at pin LED[3]
          Group: clk
     Startpoint: (R) LED_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) LED[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     431                  
             Slack:=     169                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_12_1 

#----------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  LED_reg[3]/clk -       -      R     (arrival)           20    -     0     -       0    (-,-) 
  LED_reg[3]/q   (u)     clk->q R     unmapped_d_flop      8 19.3     0   431     431    (-,-) 
  LED[3]         -       -      R     (port)               -    -     -     0     431    (-,-) 
#----------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 24: MET (169 ps) Late External Delay Assertion at pin LED[4]
          Group: clk
     Startpoint: (R) LED_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) LED[4]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     431                  
             Slack:=     169                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_11_1 

#----------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  LED_reg[4]/clk -       -      R     (arrival)           20    -     0     -       0    (-,-) 
  LED_reg[4]/q   (u)     clk->q R     unmapped_d_flop      8 19.3     0   431     431    (-,-) 
  LED[4]         -       -      R     (port)               -    -     -     0     431    (-,-) 
#----------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 25: MET (177 ps) Late External Delay Assertion at pin LED[0]
          Group: clk
     Startpoint: (R) LED_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) LED[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     423                  
             Slack:=     177                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_15_1 

#----------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  LED_reg[0]/clk -       -      R     (arrival)           20    -     0     -       0    (-,-) 
  LED_reg[0]/q   (u)     clk->q R     unmapped_d_flop      7 17.1     0   423     423    (-,-) 
  LED[0]         -       -      R     (port)               -    -     -     0     423    (-,-) 
#----------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 26: MET (177 ps) Late External Delay Assertion at pin LED[5]
          Group: clk
     Startpoint: (R) LED_reg[5]/clk
          Clock: (R) clk
       Endpoint: (R) LED[5]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     423                  
             Slack:=     177                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_10_1 

#----------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  LED_reg[5]/clk -       -      R     (arrival)           20    -     0     -       0    (-,-) 
  LED_reg[5]/q   (u)     clk->q R     unmapped_d_flop      7 17.1     0   423     423    (-,-) 
  LED[5]         -       -      R     (port)               -    -     -     0     423    (-,-) 
#----------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 27: MET (177 ps) Late External Delay Assertion at pin LED[6]
          Group: clk
     Startpoint: (R) LED_reg[6]/clk
          Clock: (R) clk
       Endpoint: (R) LED[6]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     423                  
             Slack:=     177                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_9_1 

#----------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  LED_reg[6]/clk -       -      R     (arrival)           20    -     0     -       0    (-,-) 
  LED_reg[6]/q   (u)     clk->q R     unmapped_d_flop      7 17.1     0   423     423    (-,-) 
  LED[6]         -       -      R     (port)               -    -     -     0     423    (-,-) 
#----------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 28: MET (177 ps) Late External Delay Assertion at pin LED[7]
          Group: clk
     Startpoint: (R) LED_reg[7]/clk
          Clock: (R) clk
       Endpoint: (R) LED[7]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     423                  
             Slack:=     177                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_8_1 

#----------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  LED_reg[7]/clk -       -      R     (arrival)           20    -     0     -       0    (-,-) 
  LED_reg[7]/q   (u)     clk->q R     unmapped_d_flop      7 17.1     0   423     423    (-,-) 
  LED[7]         -       -      R     (port)               -    -     -     0     423    (-,-) 
#----------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 29: MET (177 ps) Late External Delay Assertion at pin LED[8]
          Group: clk
     Startpoint: (R) LED_reg[8]/clk
          Clock: (R) clk
       Endpoint: (R) LED[8]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     423                  
             Slack:=     177                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_7_1 

#----------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  LED_reg[8]/clk -       -      R     (arrival)           20    -     0     -       0    (-,-) 
  LED_reg[8]/q   (u)     clk->q R     unmapped_d_flop      7 17.1     0   423     423    (-,-) 
  LED[8]         -       -      R     (port)               -    -     -     0     423    (-,-) 
#----------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 30: MET (177 ps) Late External Delay Assertion at pin LED[9]
          Group: clk
     Startpoint: (R) LED_reg[9]/clk
          Clock: (R) clk
       Endpoint: (R) LED[9]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     423                  
             Slack:=     177                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_6_1 

#----------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  LED_reg[9]/clk -       -      R     (arrival)           20    -     0     -       0    (-,-) 
  LED_reg[9]/q   (u)     clk->q R     unmapped_d_flop      7 17.1     0   423     423    (-,-) 
  LED[9]         -       -      R     (port)               -    -     -     0     423    (-,-) 
#----------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 31: MET (177 ps) Late External Delay Assertion at pin LED[10]
          Group: clk
     Startpoint: (R) LED_reg[10]/clk
          Clock: (R) clk
       Endpoint: (R) LED[10]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     423                  
             Slack:=     177                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_5_1 

#-----------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  LED_reg[10]/clk -       -      R     (arrival)           20    -     0     -       0    (-,-) 
  LED_reg[10]/q   (u)     clk->q R     unmapped_d_flop      7 17.1     0   423     423    (-,-) 
  LED[10]         -       -      R     (port)               -    -     -     0     423    (-,-) 
#-----------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 32: MET (177 ps) Late External Delay Assertion at pin LED[11]
          Group: clk
     Startpoint: (R) LED_reg[11]/clk
          Clock: (R) clk
       Endpoint: (R) LED[11]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     423                  
             Slack:=     177                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_4_1 

#-----------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  LED_reg[11]/clk -       -      R     (arrival)           20    -     0     -       0    (-,-) 
  LED_reg[11]/q   (u)     clk->q R     unmapped_d_flop      7 17.1     0   423     423    (-,-) 
  LED[11]         -       -      R     (port)               -    -     -     0     423    (-,-) 
#-----------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 33: MET (177 ps) Late External Delay Assertion at pin LED[12]
          Group: clk
     Startpoint: (R) LED_reg[12]/clk
          Clock: (R) clk
       Endpoint: (R) LED[12]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     423                  
             Slack:=     177                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_3_1 

#-----------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  LED_reg[12]/clk -       -      R     (arrival)           20    -     0     -       0    (-,-) 
  LED_reg[12]/q   (u)     clk->q R     unmapped_d_flop      7 17.1     0   423     423    (-,-) 
  LED[12]         -       -      R     (port)               -    -     -     0     423    (-,-) 
#-----------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 34: MET (177 ps) Late External Delay Assertion at pin LED[13]
          Group: clk
     Startpoint: (R) LED_reg[13]/clk
          Clock: (R) clk
       Endpoint: (R) LED[13]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     423                  
             Slack:=     177                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_2_1 

#-----------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  LED_reg[13]/clk -       -      R     (arrival)           20    -     0     -       0    (-,-) 
  LED_reg[13]/q   (u)     clk->q R     unmapped_d_flop      7 17.1     0   423     423    (-,-) 
  LED[13]         -       -      R     (port)               -    -     -     0     423    (-,-) 
#-----------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 35: MET (177 ps) Late External Delay Assertion at pin LED[14]
          Group: clk
     Startpoint: (R) LED_reg[14]/clk
          Clock: (R) clk
       Endpoint: (R) LED[14]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     423                  
             Slack:=     177                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_1_1 

#-----------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  LED_reg[14]/clk -       -      R     (arrival)           20    -     0     -       0    (-,-) 
  LED_reg[14]/q   (u)     clk->q R     unmapped_d_flop      7 17.1     0   423     423    (-,-) 
  LED[14]         -       -      R     (port)               -    -     -     0     423    (-,-) 
#-----------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 36: MET (186 ps) Late External Delay Assertion at pin LED[15]
          Group: clk
     Startpoint: (R) LED_reg[15]/clk
          Clock: (R) clk
       Endpoint: (R) LED[15]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     414                  
             Slack:=     186                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8 

#-----------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  LED_reg[15]/clk -       -      R     (arrival)           20    -     0     -       0    (-,-) 
  LED_reg[15]/q   (u)     clk->q R     unmapped_d_flop      6 14.9     0   414     414    (-,-) 
  LED[15]         -       -      R     (port)               -    -     -     0     414    (-,-) 
#-----------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

