#[doc = "Register `PI_IEN` reader"]
pub type R = crate::R<PiIenSpec>;
#[doc = "Register `PI_IEN` writer"]
pub type W = crate::W<PiIenSpec>;
#[doc = "Field `PAIEN0` reader - Port A bit 0 interrupt enable: 1: Enabled 2: Disabled"]
pub type Paien0R = crate::BitReader;
#[doc = "Field `PAIEN0` writer - Port A bit 0 interrupt enable: 1: Enabled 2: Disabled"]
pub type Paien0W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PAIEN1` reader - Port A bit 1 interrupt enable: 1: Enabled 2: Disabled"]
pub type Paien1R = crate::BitReader;
#[doc = "Field `PAIEN1` writer - Port A bit 1 interrupt enable: 1: Enabled 2: Disabled"]
pub type Paien1W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PAIEN2` reader - Port A bit 2 interrupt enable: 1: Enabled 2: Disabled"]
pub type Paien2R = crate::BitReader;
#[doc = "Field `PAIEN2` writer - Port A bit 2 interrupt enable: 1: Enabled 2: Disabled"]
pub type Paien2W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PAIEN3` reader - Port A bit 3 interrupt enable: 1: Enabled 2: Disabled"]
pub type Paien3R = crate::BitReader;
#[doc = "Field `PAIEN3` writer - Port A bit 3 interrupt enable: 1: Enabled 2: Disabled"]
pub type Paien3W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PAIEN4` reader - Port A bit 4 interrupt enable: 1: Enabled 2: Disabled"]
pub type Paien4R = crate::BitReader;
#[doc = "Field `PAIEN4` writer - Port A bit 4 interrupt enable: 1: Enabled 2: Disabled"]
pub type Paien4W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PAIEN5` reader - Port A bit 5 interrupt enable: 1: Enabled 2: Disabled"]
pub type Paien5R = crate::BitReader;
#[doc = "Field `PAIEN5` writer - Port A bit 5 interrupt enable: 1: Enabled 2: Disabled"]
pub type Paien5W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PAIEN6` reader - Port A bit 6 interrupt enable: 1: Enabled 2: Disabled"]
pub type Paien6R = crate::BitReader;
#[doc = "Field `PAIEN6` writer - Port A bit 6 interrupt enable: 1: Enabled 2: Disabled"]
pub type Paien6W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PAIEN7` reader - Port A bit 7 interrupt enable: 1: Enabled 2: Disabled"]
pub type Paien7R = crate::BitReader;
#[doc = "Field `PAIEN7` writer - Port A bit 7 interrupt enable: 1: Enabled 2: Disabled"]
pub type Paien7W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PBIEN0` reader - Port B bit 0 interrupt enable: 1: Enabled 2: Disabled"]
pub type Pbien0R = crate::BitReader;
#[doc = "Field `PBIEN0` writer - Port B bit 0 interrupt enable: 1: Enabled 2: Disabled"]
pub type Pbien0W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PBIEN1` reader - Port B bit 1 interrupt enable: 1: Enabled 2: Disabled"]
pub type Pbien1R = crate::BitReader;
#[doc = "Field `PBIEN1` writer - Port B bit 1 interrupt enable: 1: Enabled 2: Disabled"]
pub type Pbien1W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PBIEN2` reader - Port B bit 2 interrupt enable: 1: Enabled 2: Disabled"]
pub type Pbien2R = crate::BitReader;
#[doc = "Field `PBIEN2` writer - Port B bit 2 interrupt enable: 1: Enabled 2: Disabled"]
pub type Pbien2W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PBIEN3` reader - Port B bit 3 interrupt enable: 1: Enabled 2: Disabled"]
pub type Pbien3R = crate::BitReader;
#[doc = "Field `PBIEN3` writer - Port B bit 3 interrupt enable: 1: Enabled 2: Disabled"]
pub type Pbien3W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PBIEN4` reader - Port B bit 4 interrupt enable: 1: Enabled 2: Disabled"]
pub type Pbien4R = crate::BitReader;
#[doc = "Field `PBIEN4` writer - Port B bit 4 interrupt enable: 1: Enabled 2: Disabled"]
pub type Pbien4W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PBIEN5` reader - Port B bit 5 interrupt enable: 1: Enabled 2: Disabled"]
pub type Pbien5R = crate::BitReader;
#[doc = "Field `PBIEN5` writer - Port B bit 5 interrupt enable: 1: Enabled 2: Disabled"]
pub type Pbien5W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PBIEN6` reader - Port B bit 6 interrupt enable: 1: Enabled 2: Disabled"]
pub type Pbien6R = crate::BitReader;
#[doc = "Field `PBIEN6` writer - Port B bit 6 interrupt enable: 1: Enabled 2: Disabled"]
pub type Pbien6W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PBIEN7` reader - Port B bit 7 interrupt enable: 1: Enabled 2: Disabled"]
pub type Pbien7R = crate::BitReader;
#[doc = "Field `PBIEN7` writer - Port B bit 7 interrupt enable: 1: Enabled 2: Disabled"]
pub type Pbien7W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PCIEN0` reader - Port C bit 0 interrupt enable: 1: Enabled 2: Disabled"]
pub type Pcien0R = crate::BitReader;
#[doc = "Field `PCIEN0` writer - Port C bit 0 interrupt enable: 1: Enabled 2: Disabled"]
pub type Pcien0W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PCIEN1` reader - Port C bit 1 interrupt enable: 1: Enabled 2: Disabled"]
pub type Pcien1R = crate::BitReader;
#[doc = "Field `PCIEN1` writer - Port C bit 1 interrupt enable: 1: Enabled 2: Disabled"]
pub type Pcien1W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PCIEN2` reader - Port C bit 2 interrupt enable: 1: Enabled 2: Disabled"]
pub type Pcien2R = crate::BitReader;
#[doc = "Field `PCIEN2` writer - Port C bit 2 interrupt enable: 1: Enabled 2: Disabled"]
pub type Pcien2W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PCIEN3` reader - Port C bit 3 interrupt enable: 1: Enabled 2: Disabled"]
pub type Pcien3R = crate::BitReader;
#[doc = "Field `PCIEN3` writer - Port C bit 3 interrupt enable: 1: Enabled 2: Disabled"]
pub type Pcien3W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PCIEN4` reader - Port C bit 4 interrupt enable: 1: Enabled 2: Disabled"]
pub type Pcien4R = crate::BitReader;
#[doc = "Field `PCIEN4` writer - Port C bit 4 interrupt enable: 1: Enabled 2: Disabled"]
pub type Pcien4W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PCIEN5` reader - Port C bit 5 interrupt enable: 1: Enabled 2: Disabled"]
pub type Pcien5R = crate::BitReader;
#[doc = "Field `PCIEN5` writer - Port C bit 5 interrupt enable: 1: Enabled 2: Disabled"]
pub type Pcien5W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PCIEN6` reader - Port C bit 6 interrupt enable: 1: Enabled 2: Disabled"]
pub type Pcien6R = crate::BitReader;
#[doc = "Field `PCIEN6` writer - Port C bit 6 interrupt enable: 1: Enabled 2: Disabled"]
pub type Pcien6W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PCIEN7` reader - Port C bit 7 interrupt enable: 1: Enabled 2: Disabled"]
pub type Pcien7R = crate::BitReader;
#[doc = "Field `PCIEN7` writer - Port C bit 7 interrupt enable: 1: Enabled 2: Disabled"]
pub type Pcien7W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PDIEN0` reader - Port D bit 0 interrupt enable: 1: Enabled 2: Disabled"]
pub type Pdien0R = crate::BitReader;
#[doc = "Field `PDIEN0` writer - Port D bit 0 interrupt enable: 1: Enabled 2: Disabled"]
pub type Pdien0W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PDIEN1` reader - Port D bit 1 interrupt enable: 1: Enabled 2: Disabled"]
pub type Pdien1R = crate::BitReader;
#[doc = "Field `PDIEN1` writer - Port D bit 1 interrupt enable: 1: Enabled 2: Disabled"]
pub type Pdien1W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PDIEN2` reader - Port D bit 2 interrupt enable: 1: Enabled 2: Disabled"]
pub type Pdien2R = crate::BitReader;
#[doc = "Field `PDIEN2` writer - Port D bit 2 interrupt enable: 1: Enabled 2: Disabled"]
pub type Pdien2W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PDIEN3` reader - Port D bit 3 interrupt enable: 1: Enabled 2: Disabled"]
pub type Pdien3R = crate::BitReader;
#[doc = "Field `PDIEN3` writer - Port D bit 3 interrupt enable: 1: Enabled 2: Disabled"]
pub type Pdien3W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PDIEN4` reader - Port D bit 4 interrupt enable: 1: Enabled 2: Disabled"]
pub type Pdien4R = crate::BitReader;
#[doc = "Field `PDIEN4` writer - Port D bit 4 interrupt enable: 1: Enabled 2: Disabled"]
pub type Pdien4W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PDIEN5` reader - Port D bit 5 interrupt enable: 1: Enabled 2: Disabled"]
pub type Pdien5R = crate::BitReader;
#[doc = "Field `PDIEN5` writer - Port D bit 5 interrupt enable: 1: Enabled 2: Disabled"]
pub type Pdien5W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PDIEN6` reader - Port D bit 6 interrupt enable: 1: Enabled 2: Disabled"]
pub type Pdien6R = crate::BitReader;
#[doc = "Field `PDIEN6` writer - Port D bit 6 interrupt enable: 1: Enabled 2: Disabled"]
pub type Pdien6W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PDIEN7` reader - Port D bit 7 interrupt enable: 1: Enabled 2: Disabled"]
pub type Pdien7R = crate::BitReader;
#[doc = "Field `PDIEN7` writer - Port D bit 7 interrupt enable: 1: Enabled 2: Disabled"]
pub type Pdien7W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - Port A bit 0 interrupt enable: 1: Enabled 2: Disabled"]
    #[inline(always)]
    pub fn paien0(&self) -> Paien0R {
        Paien0R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - Port A bit 1 interrupt enable: 1: Enabled 2: Disabled"]
    #[inline(always)]
    pub fn paien1(&self) -> Paien1R {
        Paien1R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - Port A bit 2 interrupt enable: 1: Enabled 2: Disabled"]
    #[inline(always)]
    pub fn paien2(&self) -> Paien2R {
        Paien2R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - Port A bit 3 interrupt enable: 1: Enabled 2: Disabled"]
    #[inline(always)]
    pub fn paien3(&self) -> Paien3R {
        Paien3R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - Port A bit 4 interrupt enable: 1: Enabled 2: Disabled"]
    #[inline(always)]
    pub fn paien4(&self) -> Paien4R {
        Paien4R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - Port A bit 5 interrupt enable: 1: Enabled 2: Disabled"]
    #[inline(always)]
    pub fn paien5(&self) -> Paien5R {
        Paien5R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - Port A bit 6 interrupt enable: 1: Enabled 2: Disabled"]
    #[inline(always)]
    pub fn paien6(&self) -> Paien6R {
        Paien6R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - Port A bit 7 interrupt enable: 1: Enabled 2: Disabled"]
    #[inline(always)]
    pub fn paien7(&self) -> Paien7R {
        Paien7R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - Port B bit 0 interrupt enable: 1: Enabled 2: Disabled"]
    #[inline(always)]
    pub fn pbien0(&self) -> Pbien0R {
        Pbien0R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - Port B bit 1 interrupt enable: 1: Enabled 2: Disabled"]
    #[inline(always)]
    pub fn pbien1(&self) -> Pbien1R {
        Pbien1R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - Port B bit 2 interrupt enable: 1: Enabled 2: Disabled"]
    #[inline(always)]
    pub fn pbien2(&self) -> Pbien2R {
        Pbien2R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - Port B bit 3 interrupt enable: 1: Enabled 2: Disabled"]
    #[inline(always)]
    pub fn pbien3(&self) -> Pbien3R {
        Pbien3R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - Port B bit 4 interrupt enable: 1: Enabled 2: Disabled"]
    #[inline(always)]
    pub fn pbien4(&self) -> Pbien4R {
        Pbien4R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - Port B bit 5 interrupt enable: 1: Enabled 2: Disabled"]
    #[inline(always)]
    pub fn pbien5(&self) -> Pbien5R {
        Pbien5R::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - Port B bit 6 interrupt enable: 1: Enabled 2: Disabled"]
    #[inline(always)]
    pub fn pbien6(&self) -> Pbien6R {
        Pbien6R::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - Port B bit 7 interrupt enable: 1: Enabled 2: Disabled"]
    #[inline(always)]
    pub fn pbien7(&self) -> Pbien7R {
        Pbien7R::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - Port C bit 0 interrupt enable: 1: Enabled 2: Disabled"]
    #[inline(always)]
    pub fn pcien0(&self) -> Pcien0R {
        Pcien0R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - Port C bit 1 interrupt enable: 1: Enabled 2: Disabled"]
    #[inline(always)]
    pub fn pcien1(&self) -> Pcien1R {
        Pcien1R::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - Port C bit 2 interrupt enable: 1: Enabled 2: Disabled"]
    #[inline(always)]
    pub fn pcien2(&self) -> Pcien2R {
        Pcien2R::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - Port C bit 3 interrupt enable: 1: Enabled 2: Disabled"]
    #[inline(always)]
    pub fn pcien3(&self) -> Pcien3R {
        Pcien3R::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20 - Port C bit 4 interrupt enable: 1: Enabled 2: Disabled"]
    #[inline(always)]
    pub fn pcien4(&self) -> Pcien4R {
        Pcien4R::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21 - Port C bit 5 interrupt enable: 1: Enabled 2: Disabled"]
    #[inline(always)]
    pub fn pcien5(&self) -> Pcien5R {
        Pcien5R::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22 - Port C bit 6 interrupt enable: 1: Enabled 2: Disabled"]
    #[inline(always)]
    pub fn pcien6(&self) -> Pcien6R {
        Pcien6R::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 23 - Port C bit 7 interrupt enable: 1: Enabled 2: Disabled"]
    #[inline(always)]
    pub fn pcien7(&self) -> Pcien7R {
        Pcien7R::new(((self.bits >> 23) & 1) != 0)
    }
    #[doc = "Bit 24 - Port D bit 0 interrupt enable: 1: Enabled 2: Disabled"]
    #[inline(always)]
    pub fn pdien0(&self) -> Pdien0R {
        Pdien0R::new(((self.bits >> 24) & 1) != 0)
    }
    #[doc = "Bit 25 - Port D bit 1 interrupt enable: 1: Enabled 2: Disabled"]
    #[inline(always)]
    pub fn pdien1(&self) -> Pdien1R {
        Pdien1R::new(((self.bits >> 25) & 1) != 0)
    }
    #[doc = "Bit 26 - Port D bit 2 interrupt enable: 1: Enabled 2: Disabled"]
    #[inline(always)]
    pub fn pdien2(&self) -> Pdien2R {
        Pdien2R::new(((self.bits >> 26) & 1) != 0)
    }
    #[doc = "Bit 27 - Port D bit 3 interrupt enable: 1: Enabled 2: Disabled"]
    #[inline(always)]
    pub fn pdien3(&self) -> Pdien3R {
        Pdien3R::new(((self.bits >> 27) & 1) != 0)
    }
    #[doc = "Bit 28 - Port D bit 4 interrupt enable: 1: Enabled 2: Disabled"]
    #[inline(always)]
    pub fn pdien4(&self) -> Pdien4R {
        Pdien4R::new(((self.bits >> 28) & 1) != 0)
    }
    #[doc = "Bit 29 - Port D bit 5 interrupt enable: 1: Enabled 2: Disabled"]
    #[inline(always)]
    pub fn pdien5(&self) -> Pdien5R {
        Pdien5R::new(((self.bits >> 29) & 1) != 0)
    }
    #[doc = "Bit 30 - Port D bit 6 interrupt enable: 1: Enabled 2: Disabled"]
    #[inline(always)]
    pub fn pdien6(&self) -> Pdien6R {
        Pdien6R::new(((self.bits >> 30) & 1) != 0)
    }
    #[doc = "Bit 31 - Port D bit 7 interrupt enable: 1: Enabled 2: Disabled"]
    #[inline(always)]
    pub fn pdien7(&self) -> Pdien7R {
        Pdien7R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - Port A bit 0 interrupt enable: 1: Enabled 2: Disabled"]
    #[inline(always)]
    #[must_use]
    pub fn paien0(&mut self) -> Paien0W<PiIenSpec> {
        Paien0W::new(self, 0)
    }
    #[doc = "Bit 1 - Port A bit 1 interrupt enable: 1: Enabled 2: Disabled"]
    #[inline(always)]
    #[must_use]
    pub fn paien1(&mut self) -> Paien1W<PiIenSpec> {
        Paien1W::new(self, 1)
    }
    #[doc = "Bit 2 - Port A bit 2 interrupt enable: 1: Enabled 2: Disabled"]
    #[inline(always)]
    #[must_use]
    pub fn paien2(&mut self) -> Paien2W<PiIenSpec> {
        Paien2W::new(self, 2)
    }
    #[doc = "Bit 3 - Port A bit 3 interrupt enable: 1: Enabled 2: Disabled"]
    #[inline(always)]
    #[must_use]
    pub fn paien3(&mut self) -> Paien3W<PiIenSpec> {
        Paien3W::new(self, 3)
    }
    #[doc = "Bit 4 - Port A bit 4 interrupt enable: 1: Enabled 2: Disabled"]
    #[inline(always)]
    #[must_use]
    pub fn paien4(&mut self) -> Paien4W<PiIenSpec> {
        Paien4W::new(self, 4)
    }
    #[doc = "Bit 5 - Port A bit 5 interrupt enable: 1: Enabled 2: Disabled"]
    #[inline(always)]
    #[must_use]
    pub fn paien5(&mut self) -> Paien5W<PiIenSpec> {
        Paien5W::new(self, 5)
    }
    #[doc = "Bit 6 - Port A bit 6 interrupt enable: 1: Enabled 2: Disabled"]
    #[inline(always)]
    #[must_use]
    pub fn paien6(&mut self) -> Paien6W<PiIenSpec> {
        Paien6W::new(self, 6)
    }
    #[doc = "Bit 7 - Port A bit 7 interrupt enable: 1: Enabled 2: Disabled"]
    #[inline(always)]
    #[must_use]
    pub fn paien7(&mut self) -> Paien7W<PiIenSpec> {
        Paien7W::new(self, 7)
    }
    #[doc = "Bit 8 - Port B bit 0 interrupt enable: 1: Enabled 2: Disabled"]
    #[inline(always)]
    #[must_use]
    pub fn pbien0(&mut self) -> Pbien0W<PiIenSpec> {
        Pbien0W::new(self, 8)
    }
    #[doc = "Bit 9 - Port B bit 1 interrupt enable: 1: Enabled 2: Disabled"]
    #[inline(always)]
    #[must_use]
    pub fn pbien1(&mut self) -> Pbien1W<PiIenSpec> {
        Pbien1W::new(self, 9)
    }
    #[doc = "Bit 10 - Port B bit 2 interrupt enable: 1: Enabled 2: Disabled"]
    #[inline(always)]
    #[must_use]
    pub fn pbien2(&mut self) -> Pbien2W<PiIenSpec> {
        Pbien2W::new(self, 10)
    }
    #[doc = "Bit 11 - Port B bit 3 interrupt enable: 1: Enabled 2: Disabled"]
    #[inline(always)]
    #[must_use]
    pub fn pbien3(&mut self) -> Pbien3W<PiIenSpec> {
        Pbien3W::new(self, 11)
    }
    #[doc = "Bit 12 - Port B bit 4 interrupt enable: 1: Enabled 2: Disabled"]
    #[inline(always)]
    #[must_use]
    pub fn pbien4(&mut self) -> Pbien4W<PiIenSpec> {
        Pbien4W::new(self, 12)
    }
    #[doc = "Bit 13 - Port B bit 5 interrupt enable: 1: Enabled 2: Disabled"]
    #[inline(always)]
    #[must_use]
    pub fn pbien5(&mut self) -> Pbien5W<PiIenSpec> {
        Pbien5W::new(self, 13)
    }
    #[doc = "Bit 14 - Port B bit 6 interrupt enable: 1: Enabled 2: Disabled"]
    #[inline(always)]
    #[must_use]
    pub fn pbien6(&mut self) -> Pbien6W<PiIenSpec> {
        Pbien6W::new(self, 14)
    }
    #[doc = "Bit 15 - Port B bit 7 interrupt enable: 1: Enabled 2: Disabled"]
    #[inline(always)]
    #[must_use]
    pub fn pbien7(&mut self) -> Pbien7W<PiIenSpec> {
        Pbien7W::new(self, 15)
    }
    #[doc = "Bit 16 - Port C bit 0 interrupt enable: 1: Enabled 2: Disabled"]
    #[inline(always)]
    #[must_use]
    pub fn pcien0(&mut self) -> Pcien0W<PiIenSpec> {
        Pcien0W::new(self, 16)
    }
    #[doc = "Bit 17 - Port C bit 1 interrupt enable: 1: Enabled 2: Disabled"]
    #[inline(always)]
    #[must_use]
    pub fn pcien1(&mut self) -> Pcien1W<PiIenSpec> {
        Pcien1W::new(self, 17)
    }
    #[doc = "Bit 18 - Port C bit 2 interrupt enable: 1: Enabled 2: Disabled"]
    #[inline(always)]
    #[must_use]
    pub fn pcien2(&mut self) -> Pcien2W<PiIenSpec> {
        Pcien2W::new(self, 18)
    }
    #[doc = "Bit 19 - Port C bit 3 interrupt enable: 1: Enabled 2: Disabled"]
    #[inline(always)]
    #[must_use]
    pub fn pcien3(&mut self) -> Pcien3W<PiIenSpec> {
        Pcien3W::new(self, 19)
    }
    #[doc = "Bit 20 - Port C bit 4 interrupt enable: 1: Enabled 2: Disabled"]
    #[inline(always)]
    #[must_use]
    pub fn pcien4(&mut self) -> Pcien4W<PiIenSpec> {
        Pcien4W::new(self, 20)
    }
    #[doc = "Bit 21 - Port C bit 5 interrupt enable: 1: Enabled 2: Disabled"]
    #[inline(always)]
    #[must_use]
    pub fn pcien5(&mut self) -> Pcien5W<PiIenSpec> {
        Pcien5W::new(self, 21)
    }
    #[doc = "Bit 22 - Port C bit 6 interrupt enable: 1: Enabled 2: Disabled"]
    #[inline(always)]
    #[must_use]
    pub fn pcien6(&mut self) -> Pcien6W<PiIenSpec> {
        Pcien6W::new(self, 22)
    }
    #[doc = "Bit 23 - Port C bit 7 interrupt enable: 1: Enabled 2: Disabled"]
    #[inline(always)]
    #[must_use]
    pub fn pcien7(&mut self) -> Pcien7W<PiIenSpec> {
        Pcien7W::new(self, 23)
    }
    #[doc = "Bit 24 - Port D bit 0 interrupt enable: 1: Enabled 2: Disabled"]
    #[inline(always)]
    #[must_use]
    pub fn pdien0(&mut self) -> Pdien0W<PiIenSpec> {
        Pdien0W::new(self, 24)
    }
    #[doc = "Bit 25 - Port D bit 1 interrupt enable: 1: Enabled 2: Disabled"]
    #[inline(always)]
    #[must_use]
    pub fn pdien1(&mut self) -> Pdien1W<PiIenSpec> {
        Pdien1W::new(self, 25)
    }
    #[doc = "Bit 26 - Port D bit 2 interrupt enable: 1: Enabled 2: Disabled"]
    #[inline(always)]
    #[must_use]
    pub fn pdien2(&mut self) -> Pdien2W<PiIenSpec> {
        Pdien2W::new(self, 26)
    }
    #[doc = "Bit 27 - Port D bit 3 interrupt enable: 1: Enabled 2: Disabled"]
    #[inline(always)]
    #[must_use]
    pub fn pdien3(&mut self) -> Pdien3W<PiIenSpec> {
        Pdien3W::new(self, 27)
    }
    #[doc = "Bit 28 - Port D bit 4 interrupt enable: 1: Enabled 2: Disabled"]
    #[inline(always)]
    #[must_use]
    pub fn pdien4(&mut self) -> Pdien4W<PiIenSpec> {
        Pdien4W::new(self, 28)
    }
    #[doc = "Bit 29 - Port D bit 5 interrupt enable: 1: Enabled 2: Disabled"]
    #[inline(always)]
    #[must_use]
    pub fn pdien5(&mut self) -> Pdien5W<PiIenSpec> {
        Pdien5W::new(self, 29)
    }
    #[doc = "Bit 30 - Port D bit 6 interrupt enable: 1: Enabled 2: Disabled"]
    #[inline(always)]
    #[must_use]
    pub fn pdien6(&mut self) -> Pdien6W<PiIenSpec> {
        Pdien6W::new(self, 30)
    }
    #[doc = "Bit 31 - Port D bit 7 interrupt enable: 1: Enabled 2: Disabled"]
    #[inline(always)]
    #[must_use]
    pub fn pdien7(&mut self) -> Pdien7W<PiIenSpec> {
        Pdien7W::new(self, 31)
    }
}
#[doc = "The power-up interrupt enable register selects, for its corresponding port A-D pin, whether interrupts are enabled or disabled.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`pi_ien::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`pi_ien::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct PiIenSpec;
impl crate::RegisterSpec for PiIenSpec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`pi_ien::R`](R) reader structure"]
impl crate::Readable for PiIenSpec {}
#[doc = "`write(|w| ..)` method takes [`pi_ien::W`](W) writer structure"]
impl crate::Writable for PiIenSpec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets PI_IEN to value 0"]
impl crate::Resettable for PiIenSpec {
    const RESET_VALUE: u32 = 0;
}
