

================================================================
== Vivado HLS Report for 'Loop_sliding_win_del'
================================================================
* Date:           Sun Oct 17 00:24:34 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        fe_vhls_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 2.617 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                   Pipeline                  |
    |   min   |   max   |    min   |    max   | min | max |                     Type                    |
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+
    |      512|      513| 2.048 us | 2.052 us |  512|  512| loop rewind(delay=0 initiation interval(s)) |
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- sliding_win_delay  |      512|      512|         2|          1|          1|   512|    yes   |
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     38|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        0|      -|      64|    128|    -|
|Multiplexer      |        -|      -|       -|    111|    -|
|Register         |        -|      -|      41|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     105|    277|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +----------------------+----------------------+---------+----+-----+-----+------+-----+------+-------------+
    |        Memory        |        Module        | BRAM_18K| FF | LUT | URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+----------------------+---------+----+-----+-----+------+-----+------+-------------+
    |delay_line_Array_V_U  |Loop_sliding_win_bkb  |        0|  64|  128|    0|   512|   16|     1|         8192|
    +----------------------+----------------------+---------+----+-----+-----+------+-----+------+-------------+
    |Total                 |                      |        0|  64|  128|    0|   512|   16|     1|         8192|
    +----------------------+----------------------+---------+----+-----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_180_p2                       |     +    |      0|  0|  15|           1|           9|
    |ap_condition_113                  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln76_fu_186_p2               |   icmp   |      0|  0|  13|           9|           2|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  38|          15|          17|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  15|          3|    1|          3|
    |ap_done                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_phi_mux_i_0_i5_phi_fu_166_p6  |  15|          3|    9|         27|
    |delayed_i_0_blk_n                |   9|          2|    1|          2|
    |delayed_i_1_blk_n                |   9|          2|    1|          2|
    |din_V_V_TDATA_blk_n              |   9|          2|    1|          2|
    |i_0_i5_reg_162                   |   9|          2|    9|         18|
    |nodelay_i_0_blk_n                |   9|          2|    1|          2|
    |nodelay_i_1_blk_n                |   9|          2|    1|          2|
    |real_start                       |   9|          2|    1|          2|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 111|         24|   27|         64|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   2|   0|    2|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |din_val_V_reg_205        |  16|   0|   16|          0|
    |i_0_i5_reg_162           |   9|   0|    9|          0|
    |i_reg_216                |   9|   0|    9|          0|
    |icmp_ln76_reg_221        |   1|   0|    1|          0|
    |start_once_reg           |   1|   0|    1|          0|
    |trunc_ln203_reg_212      |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  41|   0|   41|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+--------------------+-----+-----+------------+----------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | Loop_sliding_win_del | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | Loop_sliding_win_del | return value |
|ap_start            |  in |    1| ap_ctrl_hs | Loop_sliding_win_del | return value |
|start_full_n        |  in |    1| ap_ctrl_hs | Loop_sliding_win_del | return value |
|ap_done             | out |    1| ap_ctrl_hs | Loop_sliding_win_del | return value |
|ap_continue         |  in |    1| ap_ctrl_hs | Loop_sliding_win_del | return value |
|ap_idle             | out |    1| ap_ctrl_hs | Loop_sliding_win_del | return value |
|ap_ready            | out |    1| ap_ctrl_hs | Loop_sliding_win_del | return value |
|start_out           | out |    1| ap_ctrl_hs | Loop_sliding_win_del | return value |
|start_write         | out |    1| ap_ctrl_hs | Loop_sliding_win_del | return value |
|din_V_V_TVALID      |  in |    1|    axis    |        din_V_V       |    pointer   |
|din_V_V_TDATA       |  in |   16|    axis    |        din_V_V       |    pointer   |
|din_V_V_TREADY      | out |    1|    axis    |        din_V_V       |    pointer   |
|nodelay_i_0_din     | out |   16|   ap_fifo  |      nodelay_i_0     |    pointer   |
|nodelay_i_0_full_n  |  in |    1|   ap_fifo  |      nodelay_i_0     |    pointer   |
|nodelay_i_0_write   | out |    1|   ap_fifo  |      nodelay_i_0     |    pointer   |
|nodelay_i_1_din     | out |   16|   ap_fifo  |      nodelay_i_1     |    pointer   |
|nodelay_i_1_full_n  |  in |    1|   ap_fifo  |      nodelay_i_1     |    pointer   |
|nodelay_i_1_write   | out |    1|   ap_fifo  |      nodelay_i_1     |    pointer   |
|delayed_i_0_din     | out |   16|   ap_fifo  |      delayed_i_0     |    pointer   |
|delayed_i_0_full_n  |  in |    1|   ap_fifo  |      delayed_i_0     |    pointer   |
|delayed_i_0_write   | out |    1|   ap_fifo  |      delayed_i_0     |    pointer   |
|delayed_i_1_din     | out |   16|   ap_fifo  |      delayed_i_1     |    pointer   |
|delayed_i_1_full_n  |  in |    1|   ap_fifo  |      delayed_i_1     |    pointer   |
|delayed_i_1_write   | out |    1|   ap_fifo  |      delayed_i_1     |    pointer   |
+--------------------+-----+-----+------------+----------------------+--------------+

