
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns max -13.59

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns max -0.92

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack max -0.92

==========================================================================
detailed place report_clock_min_period
--------------------------------------------------------------------------
core_clock period_min = 10.92 fmax = 91.55

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (positive level-sensitive latch clocked by core_clock)
Endpoint: _22160_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ core_clock_gate_i.en_latch$_DLATCH_N_/E (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
     1    0.01    0.08    0.30    0.30 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                                         core_clock_gate_i.en_latch (net)
                  0.08    0.00    0.30 ^ _22160_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                  0.30   data arrival time

                  0.00    5.00    5.00   clock core_clock (fall edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 v _22160_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                          0.00    5.00   clock gating hold time
                                  5.00   data required time
-----------------------------------------------------------------------------
                                  5.00   data required time
                                 -0.30   data arrival time
-----------------------------------------------------------------------------
                                 -4.70   slack (VIOLATED)


Startpoint: if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[8]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[8]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.02    0.07    0.38    0.38 v if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[8]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[8] (net)
                  0.07    0.00    0.38 v _21418_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.02    0.10    0.08    0.46 ^ _21418_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _06885_ (net)
                  0.10    0.00    0.46 ^ _21422_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.00    0.07    0.06    0.52 v _21422_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _03099_ (net)
                  0.07    0.00    0.52 v if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[8]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.52   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[8]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.52   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (positive level-sensitive latch clocked by core_clock)
Endpoint: _22160_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.12    4.12   time given to startpoint
                  0.12    0.00    4.12 v core_clock_gate_i.en_latch$_DLATCH_N_/D (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
     1    0.01    0.06    0.40    4.52 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                                         core_clock_gate_i.en_latch (net)
                  0.06    0.00    4.52 v _22160_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                  4.52   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _22160_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                          0.00   10.00   clock gating setup time
                                 10.00   data required time
-----------------------------------------------------------------------------
                                 10.00   data required time
                                 -4.52   data arrival time
-----------------------------------------------------------------------------
                                  5.48   slack (MET)


Startpoint: if_stage_i.instr_rdata_id_o[13]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: instr_addr_o[31] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_id_o[13]$_DFFE_PN_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     6    0.07    0.29    0.47    0.47 ^ if_stage_i.instr_rdata_id_o[13]$_DFFE_PN_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         id_stage_i.controller_i.instr_i[13] (net)
                  0.29    0.00    0.47 ^ place2021/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    16    0.25    0.48    0.37    0.85 ^ place2021/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net2020 (net)
                  0.48    0.00    0.85 ^ _12157_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
    11    0.14    0.52    0.42    1.27 v _12157_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _08000_ (net)
                  0.52    0.00    1.27 v _12326_/A1 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     2    0.02    0.11    0.31    1.58 v _12326_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _08160_ (net)
                  0.11    0.00    1.58 v _12339_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.01    0.11    0.28    1.86 v _12339_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _08173_ (net)
                  0.11    0.00    1.86 v _12344_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     5    0.06    0.74    0.42    2.28 ^ _12344_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _08178_ (net)
                  0.74    0.00    2.28 ^ _12384_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     6    0.08    0.31    0.43    2.71 ^ _12384_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _08217_ (net)
                  0.31    0.00    2.71 ^ _12385_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
    11    0.10    0.48    0.29    3.01 v _12385_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _08218_ (net)
                  0.48    0.00    3.01 v place1694/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    23    0.23    0.26    0.38    3.39 v place1694/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net1693 (net)
                  0.26    0.00    3.39 v _12810_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.03    0.12    0.29    3.68 v _12810_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _08609_ (net)
                  0.12    0.00    3.68 v _12811_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.26    0.12    3.80 ^ _12811_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _00867_ (net)
                  0.26    0.00    3.80 ^ _22669_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     6    0.06    0.29    0.50    4.30 v _22669_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _00869_ (net)
                  0.29    0.00    4.30 v _12937_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     3    0.04    0.13    0.31    4.61 v _12937_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _08723_ (net)
                  0.13    0.00    4.61 v _12938_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     3    0.04    0.29    0.21    4.82 ^ _12938_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _08724_ (net)
                  0.29    0.00    4.82 ^ _13050_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.18    0.13    4.95 v _13050_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _08826_ (net)
                  0.18    0.00    4.95 v _13051_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.16    0.12    5.08 ^ _13051_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _08827_ (net)
                  0.16    0.00    5.08 ^ _13052_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     3    0.04    0.19    0.27    5.35 ^ _13052_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _08828_ (net)
                  0.19    0.00    5.35 ^ _13254_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     5    0.07    0.33    0.19    5.53 v _13254_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _09010_ (net)
                  0.33    0.00    5.53 v _13563_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     8    0.09    0.89    0.59    6.12 ^ _13563_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _09289_ (net)
                  0.89    0.00    6.12 ^ _13776_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.03    0.13    0.16    6.28 ^ _13776_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _09482_ (net)
                  0.13    0.00    6.28 ^ _13779_/B2 (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
     4    0.07    0.42    0.17    6.45 v _13779_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
                                         _09485_ (net)
                  0.42    0.00    6.45 v _13784_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     8    0.25    0.54    0.63    7.08 v _13784_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         net178 (net)
                  0.54    0.00    7.08 v _20824_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.05    0.72    0.51    7.59 ^ _20824_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _06421_ (net)
                  0.72    0.00    7.59 ^ _20825_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     3    0.06    0.22    0.26    7.85 ^ _20825_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _06422_ (net)
                  0.22    0.00    7.85 ^ _20827_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.04    0.17    0.13    7.98 v _20827_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _06424_ (net)
                  0.17    0.00    7.98 v _21484_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     2    0.01    0.09    0.24    8.22 v _21484_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         net246 (net)
                  0.09    0.00    8.22 v output247/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.15    0.70    8.92 v output247/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         instr_addr_o[31] (net)
                  0.15    0.00    8.92 v instr_addr_o[31] (out)
                                  8.92   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -2.00    8.00   output external delay
                                  8.00   data required time
-----------------------------------------------------------------------------
                                  8.00   data required time
                                 -8.92   data arrival time
-----------------------------------------------------------------------------
                                 -0.92   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (positive level-sensitive latch clocked by core_clock)
Endpoint: _22160_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.12    4.12   time given to startpoint
                  0.12    0.00    4.12 v core_clock_gate_i.en_latch$_DLATCH_N_/D (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
     1    0.01    0.06    0.40    4.52 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                                         core_clock_gate_i.en_latch (net)
                  0.06    0.00    4.52 v _22160_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                  4.52   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _22160_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                          0.00   10.00   clock gating setup time
                                 10.00   data required time
-----------------------------------------------------------------------------
                                 10.00   data required time
                                 -4.52   data arrival time
-----------------------------------------------------------------------------
                                  5.48   slack (MET)


Startpoint: if_stage_i.instr_rdata_id_o[13]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: instr_addr_o[31] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_id_o[13]$_DFFE_PN_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     6    0.07    0.29    0.47    0.47 ^ if_stage_i.instr_rdata_id_o[13]$_DFFE_PN_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         id_stage_i.controller_i.instr_i[13] (net)
                  0.29    0.00    0.47 ^ place2021/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    16    0.25    0.48    0.37    0.85 ^ place2021/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net2020 (net)
                  0.48    0.00    0.85 ^ _12157_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
    11    0.14    0.52    0.42    1.27 v _12157_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _08000_ (net)
                  0.52    0.00    1.27 v _12326_/A1 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     2    0.02    0.11    0.31    1.58 v _12326_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _08160_ (net)
                  0.11    0.00    1.58 v _12339_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.01    0.11    0.28    1.86 v _12339_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _08173_ (net)
                  0.11    0.00    1.86 v _12344_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     5    0.06    0.74    0.42    2.28 ^ _12344_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _08178_ (net)
                  0.74    0.00    2.28 ^ _12384_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     6    0.08    0.31    0.43    2.71 ^ _12384_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _08217_ (net)
                  0.31    0.00    2.71 ^ _12385_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
    11    0.10    0.48    0.29    3.01 v _12385_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _08218_ (net)
                  0.48    0.00    3.01 v place1694/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    23    0.23    0.26    0.38    3.39 v place1694/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net1693 (net)
                  0.26    0.00    3.39 v _12810_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.03    0.12    0.29    3.68 v _12810_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _08609_ (net)
                  0.12    0.00    3.68 v _12811_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.26    0.12    3.80 ^ _12811_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _00867_ (net)
                  0.26    0.00    3.80 ^ _22669_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     6    0.06    0.29    0.50    4.30 v _22669_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _00869_ (net)
                  0.29    0.00    4.30 v _12937_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     3    0.04    0.13    0.31    4.61 v _12937_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _08723_ (net)
                  0.13    0.00    4.61 v _12938_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     3    0.04    0.29    0.21    4.82 ^ _12938_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _08724_ (net)
                  0.29    0.00    4.82 ^ _13050_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.18    0.13    4.95 v _13050_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _08826_ (net)
                  0.18    0.00    4.95 v _13051_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.16    0.12    5.08 ^ _13051_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _08827_ (net)
                  0.16    0.00    5.08 ^ _13052_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     3    0.04    0.19    0.27    5.35 ^ _13052_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _08828_ (net)
                  0.19    0.00    5.35 ^ _13254_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     5    0.07    0.33    0.19    5.53 v _13254_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _09010_ (net)
                  0.33    0.00    5.53 v _13563_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     8    0.09    0.89    0.59    6.12 ^ _13563_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _09289_ (net)
                  0.89    0.00    6.12 ^ _13776_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.03    0.13    0.16    6.28 ^ _13776_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _09482_ (net)
                  0.13    0.00    6.28 ^ _13779_/B2 (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
     4    0.07    0.42    0.17    6.45 v _13779_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
                                         _09485_ (net)
                  0.42    0.00    6.45 v _13784_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     8    0.25    0.54    0.63    7.08 v _13784_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         net178 (net)
                  0.54    0.00    7.08 v _20824_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.05    0.72    0.51    7.59 ^ _20824_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _06421_ (net)
                  0.72    0.00    7.59 ^ _20825_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     3    0.06    0.22    0.26    7.85 ^ _20825_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _06422_ (net)
                  0.22    0.00    7.85 ^ _20827_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.04    0.17    0.13    7.98 v _20827_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _06424_ (net)
                  0.17    0.00    7.98 v _21484_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     2    0.01    0.09    0.24    8.22 v _21484_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         net246 (net)
                  0.09    0.00    8.22 v output247/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.15    0.70    8.92 v output247/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         instr_addr_o[31] (net)
                  0.15    0.00    8.92 v instr_addr_o[31] (out)
                                  8.92   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -2.00    8.00   output external delay
                                  8.00   data required time
-----------------------------------------------------------------------------
                                  8.00   data required time
                                 -8.92   data arrival time
-----------------------------------------------------------------------------
                                 -0.92   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
1.1095728874206543

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3963

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
0.11362309008836746

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.5093

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 134

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_id_o[15]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg[502]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_id_o[15]$_DFFE_PN_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
   0.58    0.58 ^ if_stage_i.instr_rdata_id_o[15]$_DFFE_PN_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
   0.29    0.87 ^ place2006/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
   0.25    1.12 v _12510_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.21    1.32 v _12512_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.41    1.73 v _12514_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
   0.56    2.29 ^ _12519_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
   0.53    2.82 ^ _14115_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.15    2.97 ^ place1655/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
   0.17    3.14 ^ place1656/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
   0.07    3.22 v _14261_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
   0.53    3.75 ^ _22449_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
   0.08    3.83 v _14699_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.53    4.36 ^ _22450_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
   0.47    4.83 v _22451_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
   0.52    5.35 ^ _22452_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
   0.44    5.79 v _22456_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
   0.51    6.30 ^ _22457_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
   0.08    6.39 v _14913_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.26    6.64 v _22750_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.31    6.96 v _18380_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
   0.26    7.22 ^ _18381_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
   0.14    7.36 v _18430_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
   0.17    7.53 v place1391/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
   0.20    7.73 v _18475_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
   0.12    7.85 ^ _18476_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.26    8.11 v _18477_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.29    8.41 v _18478_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.29    8.69 v _18479_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.24    8.93 v _18480_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.39    9.32 ^ _18481_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
   0.15    9.47 ^ place1366/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
   0.12    9.59 v _18484_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.26    9.85 v place1360/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
   0.22   10.07 v _19387_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00   10.07 v gen_regfile_ff.register_file_i.rf_reg[502]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
          10.07   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ gen_regfile_ff.register_file_i.rf_reg[502]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
  -0.12    9.88   library setup time
           9.88   data required time
---------------------------------------------------------
           9.88   data required time
         -10.07   data arrival time
---------------------------------------------------------
          -0.19   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[8]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[8]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.38    0.38 v if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[8]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.08    0.46 ^ _21418_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.06    0.52 v _21422_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
   0.00    0.52 v if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[8]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           0.52   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[8]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.07    0.07   library hold time
           0.07   data required time
---------------------------------------------------------
           0.07   data required time
          -0.52   data arrival time
---------------------------------------------------------
           0.45   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
8.9229

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.9229

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-10.343050

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.90e-01   5.83e-02   1.13e-06   3.48e-01   8.9%
Combinational          2.16e+00   1.41e+00   2.86e-06   3.57e+00  91.0%
Clock                  3.13e-05   5.20e-03   1.07e-07   5.23e-03   0.1%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.45e+00   1.47e+00   4.10e-06   3.92e+00 100.0%
                          62.6%      37.4%       0.0%
