INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pipeline-cpu/Project_Src/pipeline_cpu/pipeline_cpu.srcs/sources_1/ip/Data_Memory/sim/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pipeline-cpu/Project_Src/pipeline_cpu/pipeline_cpu.srcs/sources_1/ip/Instrution_Memory/sim/Instrution_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instrution_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pipeline-cpu/Project_Src/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/pipeline-cpu/Project_Src/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
ERROR: [VRFC 10-2989] 'I_FromEX_aluop_i' is not declared [D:/pipeline-cpu/Project_Src/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/EX.v:135]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'mux_sum' [D:/pipeline-cpu/Project_Src/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/EX.v:137]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'mux_sum' [D:/pipeline-cpu/Project_Src/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/EX.v:138]
ERROR: [VRFC 10-2989] 'mux_slt' is not declared [D:/pipeline-cpu/Project_Src/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/EX.v:164]
ERROR: [VRFC 10-2989] 'I_FROMIDEX_reg1' is not declared [D:/pipeline-cpu/Project_Src/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/EX.v:184]
ERROR: [VRFC 10-2989] 'I_FROMIDEX_reg2' is not declared [D:/pipeline-cpu/Project_Src/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/EX.v:189]
ERROR: [VRFC 10-2989] 'mul_res' is not declared [D:/pipeline-cpu/Project_Src/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/EX.v:194]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'O_ToEXMEM_reg2' is not permitted [D:/pipeline-cpu/Project_Src/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/EX.v:243]
ERROR: [VRFC 10-2989] 'I_TOEXMEM_isindelayslot' is not declared [D:/pipeline-cpu/Project_Src/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/EX.v:246]
ERROR: [VRFC 10-2865] module 'EX' ignored due to previous errors [D:/pipeline-cpu/Project_Src/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/EX.v:23]
