WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500130 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 23 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5000130 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 46 sec)
Warmup finished CPU 0 instructions: 25000003 cycles: 6250131 cumulative IPC: 4 (Simulation time: 00 hr 00 min 58 sec)
Warmup complete CPU 0 instructions: 25000003 cycles: 6250131 cumulative IPC: 4 (Simulation time: 00 hr 00 min 58 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 14706084 heartbeat IPC: 1.03 cumulative IPC: 0.5913 (Simulation time: 00 hr 01 min 31 sec)
Heartbeat CPU 0 instructions: 40000000 cycles: 31465379 heartbeat IPC: 0.5967 cumulative IPC: 0.5949 (Simulation time: 00 hr 02 min 37 sec)
Heartbeat CPU 0 instructions: 50000002 cycles: 48202711 heartbeat IPC: 0.5975 cumulative IPC: 0.5959 (Simulation time: 00 hr 03 min 44 sec)
Heartbeat CPU 0 instructions: 60000003 cycles: 65092839 heartbeat IPC: 0.5921 cumulative IPC: 0.5948 (Simulation time: 00 hr 04 min 50 sec)
Heartbeat CPU 0 instructions: 70000000 cycles: 81823477 heartbeat IPC: 0.5977 cumulative IPC: 0.5954 (Simulation time: 00 hr 05 min 56 sec)
Heartbeat CPU 0 instructions: 80000002 cycles: 98519655 heartbeat IPC: 0.5989 cumulative IPC: 0.5961 (Simulation time: 00 hr 07 min 02 sec)
*** Reached end of trace: (0, "../traces/secret_traces/srv/srv186.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000000 cycles: 115000055 heartbeat IPC: 0.6068 cumulative IPC: 0.5977 (Simulation time: 00 hr 08 min 08 sec)
Heartbeat CPU 0 instructions: 100000000 cycles: 131465954 heartbeat IPC: 0.6073 cumulative IPC: 0.599 (Simulation time: 00 hr 09 min 13 sec)
Heartbeat CPU 0 instructions: 110000002 cycles: 147880545 heartbeat IPC: 0.6092 cumulative IPC: 0.6002 (Simulation time: 00 hr 10 min 18 sec)
Heartbeat CPU 0 instructions: 120000002 cycles: 164415999 heartbeat IPC: 0.6048 cumulative IPC: 0.6006 (Simulation time: 00 hr 11 min 24 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 166424635 cumulative IPC: 0.6009 (Simulation time: 00 hr 11 min 57 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 166424635 cumulative IPC: 0.6009 (Simulation time: 00 hr 11 min 57 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/srv/srv186.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.6009 instructions: 100000003 cycles: 166424635
CPU 0 Branch Prediction Accuracy: 72.34% MPKI: 49.93 Average ROB Occupancy at Mispredict: 3.996
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.449
BRANCH_INDIRECT: 34.8
BRANCH_CONDITIONAL: 9.85
BRANCH_DIRECT_CALL: 1.56
BRANCH_INDIRECT_CALL: 2.11
BRANCH_RETURN: 1.2

L1D TOTAL        ACCESS:   33726807 HIT:   29528515 MISS:    4198292
L1D LOAD         ACCESS:   20444533 HIT:   17903208 MISS:    2541325
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   13229212 HIT:   11624038 MISS:    1605174
L1D TRANSLATION  ACCESS:      53062 HIT:       1269 MISS:      51793
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 10.14 cycles
L1I TOTAL        ACCESS:   12739179 HIT:    5034698 MISS:    7704481
L1I LOAD         ACCESS:   12739179 HIT:    5034698 MISS:    7704481
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 8.674 cycles
L2C TOTAL        ACCESS:    9886207 HIT:    9257966 MISS:     628241
L2C LOAD         ACCESS:    8201624 HIT:    7639037 MISS:     562587
L2C RFO          ACCESS:     571710 HIT:     549217 MISS:      22493
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:    1061117 HIT:    1046828 MISS:      14289
L2C TRANSLATION  ACCESS:      51756 HIT:      22884 MISS:      28872
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 38.43 cycles
LLC TOTAL        ACCESS:     647233 HIT:     575524 MISS:      71709
LLC LOAD         ACCESS:     562587 HIT:     506525 MISS:      56062
LLC RFO          ACCESS:      22493 HIT:      19427 MISS:       3066
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      33281 HIT:      32211 MISS:       1070
LLC TRANSLATION  ACCESS:      28872 HIT:      17361 MISS:      11511
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 164.5 cycles
cpu0_DTLB TOTAL        ACCESS:   26896169 HIT:   25629573 MISS:    1266596
cpu0_DTLB LOAD         ACCESS:   26896169 HIT:   25629573 MISS:    1266596
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.123 cycles
cpu0_ITLB TOTAL        ACCESS:   11285298 HIT:    9118003 MISS:    2167295
cpu0_ITLB LOAD         ACCESS:   11285298 HIT:    9118003 MISS:    2167295
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 3.062 cycles
cpu0_STLB TOTAL        ACCESS:    2093899 HIT:    2058126 MISS:      35773
cpu0_STLB LOAD         ACCESS:    2093899 HIT:    2058126 MISS:      35773
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 112.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      25808
  ROW_BUFFER_MISS:      44831
 AVG DBUS CONGESTED CYCLE: 3.902
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        175
  FULL:        600
