/*
 *
 * Copyright Niels Post 2019.
 * Distributed under the Boost Software License, Version 1.0.
 * (See accompanying file LICENSE_1_0.txt or copy at
 * https://www.boost.org/LICENSE_1_0.txt)
 *
*/

#include <spi/hardware/bus_stm32f10xxx.hpp>
#include <cout_debug.hpp>

namespace spi {
    void bus_stm32f10xxx::write_read(size_t n, const uint8_t *data_out, uint8_t *data_in) {

        if (data_in != nullptr) {
            SPI1->DR;
            DMA1_Channel2->CMAR = (uint32_t) data_in;
            DMA1_Channel2->CNDTR = n;
            DMA1_Channel2->CCR |= 1u;
        }
        if (data_out != nullptr) {
            DMA1_Channel3->CMAR = (uint32_t) data_out;
        } else {
            DMA1_Channel3->CMAR = (uint32_t) data_out_empty;
        }

        DMA1_Channel3->CNDTR = n;
        DMA1_Channel3->CCR |= 1u;

        while ((DMA1->ISR & DMA_ISR_TCIF2) == 0) {}
        while ((SPI1->SR & SPI_SR_TXE) == 0) {}
        while ((SPI1->SR & SPI_SR_BSY) > 0) {}
        DMA1_Channel2->CCR &= ~1u;
        DMA1_Channel3->CCR &= ~1u;

    }


    bus_stm32f10xxx::bus_stm32f10xxx(const spi::spi_mode mode) : spi_base_bus(mode) {

        RCC->APB2ENR |= RCC_APB2ENR_SPI1EN |
                        RCC_APB2ENR_IOPAEN | RCC_APB2ENR_IOPBEN |
                        RCC_APB2ENR_IOPCEN | RCC_APB2ENR_IOPDEN;

        RCC->AHBENR |= RCC_AHBENR_DMA1EN;

        GPIOA->CRL &= 0x0000FFFFu;
        // NSSPin
        GPIOA->CRL |= (0x3u << 16u);
        //Clock pin
        GPIOA->CRL |= (0xAu << 20u);
        //MISO pin
        GPIOA->CRL |= (0x8u << 24u);
        GPIOA->ODR |= 1 << 6;
        // MOSI pin
        GPIOA->CRL |= (0xAu << 28u);


        TIM1->CR1 |= TIM_CR1_CEN;
        TIM2->CR1 |= TIM_CR1_CEN;

        SPI1->I2SCFGR = 0;

        SPI1->CR1 = SPI_CR1_MSTR | SPI_CR1_SPE | SPI_CR1_BR_1 | SPI_CR1_SSM | SPI_CR1_SSI;
        SPI1->CR2 = SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN;


        //Configure DMA channel 1 rx
        DMA1_Channel2->CCR = 0x0080;
        DMA1_Channel2->CPAR = (uint32_t) &(SPI1->DR);

        //Configure DMA channel 2 tx
        DMA1_Channel3->CCR = 0x0090;
        DMA1_Channel3->CPAR = (uint32_t) &(SPI1->DR);
        SPI1->CR1 |= SPI_CR1_SPE;


    }

    void bus_stm32f10xxx::onStart(spi::spi_base_bus::spi_transaction &transaction) {
        GPIOA->BSRR |= 1u << 20u;
    }

    void bus_stm32f10xxx::onEnd(spi::spi_base_bus::spi_transaction &transaction) {
        GPIOA->BSRR |= 1u << 4u;
    }
}

