sv xilinx_vip -i "../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef" --include "C:/Xilinx/2025.1/Vivado/data/xilinx_vip/include" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/ec67/hdl" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/6cfa/hdl" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/f0b6/hdl/verilog" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/a8e4/hdl/verilog" \
"C:/Xilinx/2025.1/Vivado/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv" \
"C:/Xilinx/2025.1/Vivado/data/xilinx_vip/hdl/axi_vip_axi4pc.sv" \
"C:/Xilinx/2025.1/Vivado/data/xilinx_vip/hdl/xil_common_vip_pkg.sv" \
"C:/Xilinx/2025.1/Vivado/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv" \
"C:/Xilinx/2025.1/Vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv" \
"C:/Xilinx/2025.1/Vivado/data/xilinx_vip/hdl/axi4stream_vip_if.sv" \
"C:/Xilinx/2025.1/Vivado/data/xilinx_vip/hdl/axi_vip_if.sv" \
"C:/Xilinx/2025.1/Vivado/data/xilinx_vip/hdl/clk_vip_if.sv" \
"C:/Xilinx/2025.1/Vivado/data/xilinx_vip/hdl/rst_vip_if.sv" \

sv xpm -i "../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef" --include "C:/Xilinx/2025.1/Vivado/data/xilinx_vip/include" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/ec67/hdl" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/6cfa/hdl" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/f0b6/hdl/verilog" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/a8e4/hdl/verilog" \
"C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
"C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" \
"C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \

verilog axi_infrastructure_v1_1_0 -i "../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef" --include "C:/Xilinx/2025.1/Vivado/data/xilinx_vip/include" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/ec67/hdl" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/6cfa/hdl" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/f0b6/hdl/verilog" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/a8e4/hdl/verilog" \
"../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \

sv axi_vip_v1_1_21 -i "../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef" --include "C:/Xilinx/2025.1/Vivado/data/xilinx_vip/include" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/ec67/hdl" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/6cfa/hdl" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/f0b6/hdl/verilog" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/a8e4/hdl/verilog" \
"../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/f16f/hdl/axi_vip_v1_1_vl_rfs.sv" \

sv processing_system7_vip_v1_0_23 -i "../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef" --include "C:/Xilinx/2025.1/Vivado/data/xilinx_vip/include" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/ec67/hdl" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/6cfa/hdl" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/f0b6/hdl/verilog" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/a8e4/hdl/verilog" \
"../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/6cfa/hdl/processing_system7_vip_v1_0_vl_rfs.sv" \

verilog xil_defaultlib -i "../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef" --include "C:/Xilinx/2025.1/Vivado/data/xilinx_vip/include" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/ec67/hdl" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/6cfa/hdl" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/f0b6/hdl/verilog" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/a8e4/hdl/verilog" \
"../../../Block_Design.gen/sources_1/bd/zynq_design_1/ip/zynq_design_1_processing_system7_0_1/sim/zynq_design_1_processing_system7_0_1.v" \
"../../../Block_Design.gen/sources_1/bd/zynq_design_1/ip/zynq_design_1_axi_smc_1/bd_0/sim/bd_a4c7.v" \

verilog xlconstant_v1_1_10 -i "../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef" --include "C:/Xilinx/2025.1/Vivado/data/xilinx_vip/include" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/ec67/hdl" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/6cfa/hdl" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/f0b6/hdl/verilog" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/a8e4/hdl/verilog" \
"../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/a165/hdl/xlconstant_v1_1_vl_rfs.v" \

verilog xil_defaultlib -i "../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef" --include "C:/Xilinx/2025.1/Vivado/data/xilinx_vip/include" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/ec67/hdl" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/6cfa/hdl" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/f0b6/hdl/verilog" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/a8e4/hdl/verilog" \
"../../../Block_Design.gen/sources_1/bd/zynq_design_1/ip/zynq_design_1_axi_smc_1/bd_0/ip/ip_0/sim/bd_a4c7_one_0.v" \

sv smartconnect_v1_0 -i "../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef" --include "C:/Xilinx/2025.1/Vivado/data/xilinx_vip/include" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/ec67/hdl" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/6cfa/hdl" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/f0b6/hdl/verilog" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/a8e4/hdl/verilog" \
"../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv" \
"../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/d800/hdl/sc_mmu_v1_0_vl_rfs.sv" \

sv xil_defaultlib -i "../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef" --include "C:/Xilinx/2025.1/Vivado/data/xilinx_vip/include" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/ec67/hdl" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/6cfa/hdl" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/f0b6/hdl/verilog" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/a8e4/hdl/verilog" \
"../../../Block_Design.gen/sources_1/bd/zynq_design_1/ip/zynq_design_1_axi_smc_1/bd_0/ip/ip_2/sim/bd_a4c7_s00mmu_0.sv" \

sv smartconnect_v1_0 -i "../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef" --include "C:/Xilinx/2025.1/Vivado/data/xilinx_vip/include" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/ec67/hdl" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/6cfa/hdl" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/f0b6/hdl/verilog" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/a8e4/hdl/verilog" \
"../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/2da8/hdl/sc_transaction_regulator_v1_0_vl_rfs.sv" \

sv xil_defaultlib -i "../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef" --include "C:/Xilinx/2025.1/Vivado/data/xilinx_vip/include" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/ec67/hdl" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/6cfa/hdl" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/f0b6/hdl/verilog" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/a8e4/hdl/verilog" \
"../../../Block_Design.gen/sources_1/bd/zynq_design_1/ip/zynq_design_1_axi_smc_1/bd_0/ip/ip_3/sim/bd_a4c7_s00tr_0.sv" \

sv smartconnect_v1_0 -i "../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef" --include "C:/Xilinx/2025.1/Vivado/data/xilinx_vip/include" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/ec67/hdl" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/6cfa/hdl" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/f0b6/hdl/verilog" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/a8e4/hdl/verilog" \
"../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/dce3/hdl/sc_si_converter_v1_0_vl_rfs.sv" \

sv xil_defaultlib -i "../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef" --include "C:/Xilinx/2025.1/Vivado/data/xilinx_vip/include" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/ec67/hdl" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/6cfa/hdl" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/f0b6/hdl/verilog" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/a8e4/hdl/verilog" \
"../../../Block_Design.gen/sources_1/bd/zynq_design_1/ip/zynq_design_1_axi_smc_1/bd_0/ip/ip_4/sim/bd_a4c7_s00sic_0.sv" \

sv smartconnect_v1_0 -i "../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef" --include "C:/Xilinx/2025.1/Vivado/data/xilinx_vip/include" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/ec67/hdl" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/6cfa/hdl" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/f0b6/hdl/verilog" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/a8e4/hdl/verilog" \
"../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/cef3/hdl/sc_axi2sc_v1_0_vl_rfs.sv" \

sv xil_defaultlib -i "../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef" --include "C:/Xilinx/2025.1/Vivado/data/xilinx_vip/include" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/ec67/hdl" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/6cfa/hdl" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/f0b6/hdl/verilog" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/a8e4/hdl/verilog" \
"../../../Block_Design.gen/sources_1/bd/zynq_design_1/ip/zynq_design_1_axi_smc_1/bd_0/ip/ip_5/sim/bd_a4c7_s00a2s_0.sv" \

sv smartconnect_v1_0 -i "../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef" --include "C:/Xilinx/2025.1/Vivado/data/xilinx_vip/include" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/ec67/hdl" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/6cfa/hdl" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/f0b6/hdl/verilog" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/a8e4/hdl/verilog" \
"../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/a8e4/hdl/sc_node_v1_0_vl_rfs.sv" \

sv xil_defaultlib -i "../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef" --include "C:/Xilinx/2025.1/Vivado/data/xilinx_vip/include" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/ec67/hdl" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/6cfa/hdl" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/f0b6/hdl/verilog" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/a8e4/hdl/verilog" \
"../../../Block_Design.gen/sources_1/bd/zynq_design_1/ip/zynq_design_1_axi_smc_1/bd_0/ip/ip_6/sim/bd_a4c7_sarn_0.sv" \
"../../../Block_Design.gen/sources_1/bd/zynq_design_1/ip/zynq_design_1_axi_smc_1/bd_0/ip/ip_7/sim/bd_a4c7_srn_0.sv" \
"../../../Block_Design.gen/sources_1/bd/zynq_design_1/ip/zynq_design_1_axi_smc_1/bd_0/ip/ip_8/sim/bd_a4c7_sawn_0.sv" \
"../../../Block_Design.gen/sources_1/bd/zynq_design_1/ip/zynq_design_1_axi_smc_1/bd_0/ip/ip_9/sim/bd_a4c7_swn_0.sv" \
"../../../Block_Design.gen/sources_1/bd/zynq_design_1/ip/zynq_design_1_axi_smc_1/bd_0/ip/ip_10/sim/bd_a4c7_sbn_0.sv" \

sv smartconnect_v1_0 -i "../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef" --include "C:/Xilinx/2025.1/Vivado/data/xilinx_vip/include" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/ec67/hdl" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/6cfa/hdl" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/f0b6/hdl/verilog" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/a8e4/hdl/verilog" \
"../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/7f4f/hdl/sc_sc2axi_v1_0_vl_rfs.sv" \

sv xil_defaultlib -i "../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef" --include "C:/Xilinx/2025.1/Vivado/data/xilinx_vip/include" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/ec67/hdl" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/6cfa/hdl" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/f0b6/hdl/verilog" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/a8e4/hdl/verilog" \
"../../../Block_Design.gen/sources_1/bd/zynq_design_1/ip/zynq_design_1_axi_smc_1/bd_0/ip/ip_11/sim/bd_a4c7_m00s2a_0.sv" \

sv smartconnect_v1_0 -i "../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef" --include "C:/Xilinx/2025.1/Vivado/data/xilinx_vip/include" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/ec67/hdl" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/6cfa/hdl" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/f0b6/hdl/verilog" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/a8e4/hdl/verilog" \
"../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/0133/hdl/sc_exit_v1_0_vl_rfs.sv" \

sv xil_defaultlib -i "../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef" --include "C:/Xilinx/2025.1/Vivado/data/xilinx_vip/include" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/ec67/hdl" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/6cfa/hdl" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/f0b6/hdl/verilog" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/a8e4/hdl/verilog" \
"../../../Block_Design.gen/sources_1/bd/zynq_design_1/ip/zynq_design_1_axi_smc_1/bd_0/ip/ip_12/sim/bd_a4c7_m00e_0.sv" \

sv smartconnect_v1_0 -i "../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef" --include "C:/Xilinx/2025.1/Vivado/data/xilinx_vip/include" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/ec67/hdl" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/6cfa/hdl" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/f0b6/hdl/verilog" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/a8e4/hdl/verilog" \
"../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/3718/hdl/sc_switchboard_v1_0_vl_rfs.sv" \

verilog axi_register_slice_v2_1_35 -i "../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef" --include "C:/Xilinx/2025.1/Vivado/data/xilinx_vip/include" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/ec67/hdl" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/6cfa/hdl" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/f0b6/hdl/verilog" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/a8e4/hdl/verilog" \
"../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/c5b7/hdl/axi_register_slice_v2_1_vl_rfs.v" \

sv xil_defaultlib -i "../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef" --include "C:/Xilinx/2025.1/Vivado/data/xilinx_vip/include" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/ec67/hdl" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/6cfa/hdl" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/f0b6/hdl/verilog" --include "../../../Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/a8e4/hdl/verilog" \
"../../../Block_Design.gen/sources_1/bd/zynq_design_1/ip/zynq_design_1_axi_smc_1/sim/zynq_design_1_axi_smc_1.sv" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
