[Inputs]
clk
rst
flush
stall
flash_complete
RegWrite_i
RegData_i
WriteSpReg_i
IntModule_i
=ALUOut_i[15:0]=
=MEMData_i[15:0]=
=RegDst_i[2:0]=
=SpRegWrite_i[1:0]=
[Outputs]
RegWrite_o
RegData_o
WriteSpReg_o
IntModule_o
=ALUOut_o[15:0]=
=MEMData_o[15:0]=
=RegDst_o[2:0]=
=SpRegWrite_o[1:0]=
=WB_Data[15:0]=
[BiDir]
