## This is a most popular repository list for SystemVerilog sorted by number of stars
|STARS|FORKS|ISSUES|LAST COMMIT|NAME/PLACE|DESCRIPTION|
| --- | --- | --- | --- | --- | --- |
| 6275 | 448 | 18 | 30 days ago | [tiny-gpu](https://github.com/adam-maj/tiny-gpu)/1 | A minimal GPU design in Verilog to learn how GPUs work from the ground up |
| 2394 | 711 | 1498 | 14 hours ago | [opentitan](https://github.com/lowRISC/opentitan)/2 | OpenTitan: Open source silicon root of trust |
| 1272 | 485 | 195 | a day ago | [ibex](https://github.com/lowRISC/ibex)/3 | Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy. |
| 1084 | 24 | 10 | 3 years ago | [MinecraftHDL](https://github.com/itsfrank/MinecraftHDL)/4 | A Verilog synthesis flow for Minecraft redstone circuits |
| 1029 | 107 | 13 | 3 months ago | [hdmi](https://github.com/hdl-util/hdmi)/5 | Send video/audio over HDMI on an FPGA |
| 951 | 242 | 55 | 23 days ago | [axi](https://github.com/pulp-platform/axi)/6 | AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication |
| 926 | 91 | 16 | 2 months ago | [rsd](https://github.com/rsd-devel/rsd)/7 | RSD: RISC-V Out-of-Order Superscalar Processor |
| 888 | 388 | 46 | 3 months ago | [cv32e40p](https://github.com/openhwgroup/cv32e40p)/8 | CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform |
| 849 | 130 | 11 | 4 years ago | [swerv_eh1](https://github.com/westerndigitalcorporation/swerv_eh1)/9 | A directory of Western Digital’s RISC-V SweRV Cores |
| 789 | 267 | 4 | 25 days ago | [scr1](https://github.com/syntacore/scr1)/10 | SCR1 is a high-quality open-source RISC-V MCU core in Verilog |
| 780 | 207 | 17 | 1 year, 5 months ago | [Cores-VeeR-EH1](https://github.com/chipsalliance/Cores-VeeR-EH1)/11 | VeeR EH1 core |
| 646 | 75 | 11 | 7 days ago | [VeriGPU](https://github.com/hughperkins/VeriGPU)/12 | OpenSource GPU, in Verilog, loosely based on RISC-V ISA |
| 617 | 58 | 3 | 3 months ago | [lets-prove-leftpad](https://github.com/hwayne/lets-prove-leftpad)/13 | Proving leftpad correct in a dozen different ways |
| 589 | 149 | 49 | 9 months ago | [lowrisc-chip](https://github.com/lowRISC/lowrisc-chip)/14 | The root repo for lowRISC project and FPGA demos. |
| 553 | 95 | 0 | 3 years ago | [nontrivial-mips](https://github.com/trivialmips/nontrivial-mips)/15 | NonTrivial-MIPS is a synthesizable superscalar MIPS processor with branch prediction and FPU support, and it is capable of booting linux. |
| 547 | 178 | 71 | 3 months ago | [black-parrot](https://github.com/black-parrot/black-parrot)/16 | A Linux-capable RISC-V multicore for and by the world |
| 533 | 49 | 9 | a month ago | [projf-explore](https://github.com/projf/projf-explore)/17 | Project F brings FPGAs to life with exciting open-source designs you can build on. |
| 456 | 134 | 30 | 16 days ago | [common_cells](https://github.com/pulp-platform/common_cells)/18 | Common SystemVerilog components |
| 455 | 96 | 167 | 2 months ago | [basejump_stl](https://github.com/bespoke-silicon-group/basejump_stl)/19 | BaseJump STL: A Standard Template Library for SystemVerilog |
| 447 | 196 | 0 | 2 years ago | [uvmprimer](https://github.com/raysalemi/uvmprimer)/20 | Contains the code examples from The UVM Primer Book sorted by chapters. |
| 422 | 114 | 34 | 1 year, 7 months ago | [pulp](https://github.com/pulp-platform/pulp)/21 | This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain accelerated by a PULP cluster with 8 cores. |
| 385 | 37 | 6 | 5 years ago | [deepfloat](https://github.com/facebookresearch/deepfloat)/22 | An exploration of log domain "alternative floating point" for hardware ML/AI accelerators. |
| 378 | 172 | 5 | 6 years ago | [SystemVerilogReference](https://github.com/VerificationExcellence/SystemVerilogReference)/23 | training labs and examples |
| 377 | 103 | 41 | 8 days ago | [cvfpu](https://github.com/openhwgroup/cvfpu)/24 | Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats. |
| 354 | 156 | 117 | a day ago | [pulpissimo](https://github.com/pulp-platform/pulpissimo)/25 | This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no cluster. |
| 352 | 43 | 4 | 10 days ago | [opl3_fpga](https://github.com/gtaylormb/opl3_fpga)/26 | Reverse engineered SystemVerilog RTL version of the Yamaha OPL3 (YMF262) FM Synthesizer |
| 324 | 68 | 6 | 8 months ago | [USTC-RVSoC](https://github.com/WangXuan95/USTC-RVSoC)/27 | An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. 基于FPGA的RISC-V CPU+SoC，包含一个简单且可扩展的外设总线。 |
| 322 | 98 | 8 | 16 days ago | [tvip-axi](https://github.com/taichi-ishitani/tvip-axi)/28 | AMBA AXI VIP |
| 315 | 35 | 26 | 6 days ago | [nestang](https://github.com/nand2mario/nestang)/29 | NESTang is an FPGA Nintendo Entertainment System implemented with Sipeed Tang Primer 25K, Nano 20K and Primer 20K boards |
| 297 | 90 | 0 | 1 year, 4 months ago | [100DaysOfRTL](https://github.com/raulbehl/100DaysOfRTL)/30 | 100 Days of RTL |
| 272 | 50 | 4 | 21 days ago | [RV12](https://github.com/RoaLogic/RV12)/31 | RISC-V CPU Core |
| 260 | 69 | 70 | 11 days ago | [sv-tests](https://github.com/chipsalliance/sv-tests)/32 | Test suite designed to check compliance with the SystemVerilog standard. |
| 255 | 53 | 0 | 6 years ago | [logic](https://github.com/tymonx/logic)/33 | CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs. |
| 254 | 65 | 13 | 10 months ago | [NiteFury-and-LiteFury](https://github.com/RHSResearchLLC/NiteFury-and-LiteFury)/34 | Public repository for Litefury & Nitefury |
| 243 | 148 | 2 | 5 years ago | [UVMReference](https://github.com/VerificationExcellence/UVMReference)/35 | Reference examples and short projects using UVM Methodology |
| 240 | 89 | 51 | 2 months ago | [verilog-mode](https://github.com/veripool/verilog-mode)/36 | Verilog-Mode for Emacs with Indentation, Hightlighting and AUTOs. Master repository for pushing to GNU, verilog.com and veripool.org. |
| 224 | 67 | 36 | 18 hours ago | [Cores-VeeR-EL2](https://github.com/chipsalliance/Cores-VeeR-EL2)/37 | VeeR EL2 Core |
| 212 | 50 | 0 | 6 months ago | [snitch](https://github.com/pulp-platform/snitch)/38 | ⛔ DEPRECATED ⛔ Lean but mean RISC-V system! |
| 212 | 56 | 94 | 2 months ago | [bsg_manycore](https://github.com/bespoke-silicon-group/bsg_manycore)/39 | Tile based architecture designed for computing efficiency, scalability and generality |
| 204 | 56 | 12 | 1 year, 5 months ago | [Cores-VeeR-EH2](https://github.com/chipsalliance/Cores-VeeR-EH2)/40 | None |
| 194 | 47 | 31 | 5 months ago | [cv32e40x](https://github.com/openhwgroup/cv32e40x)/41 | 4 stage, in-order, compute RISC-V core based on the CV32E40P |
| 189 | 40 | 2 | 3 years ago | [SuperScalar-RISCV-CPU](https://github.com/risclite/SuperScalar-RISCV-CPU)/42 | SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz. |
| 188 | 69 | 29 | 6 months ago | [riscv-dbg](https://github.com/pulp-platform/riscv-dbg)/43 | RISC-V Debug Support for our PULP RISC-V Cores |
| 186 | 7 | 9 | 8 months ago | [openfpga-NES](https://github.com/agg23/openfpga-NES)/44 | NES for the Analogue Pocket |
| 186 | 54 | 8 | 28 days ago | [Coyote](https://github.com/fpgasystems/Coyote)/45 | Framework providing operating system abstractions and a range of shared networking (RDMA, TCP/IP) and memory services to common modern heterogeneous platforms. |
| 175 | 57 | 92 | 3 days ago | [svunit](https://github.com/svunit/svunit)/46 | None |
| 166 | 94 | 2 | 7 years ago | [uvm-tutorial-for-candy-lovers](https://github.com/cluelogic/uvm-tutorial-for-candy-lovers)/47 | Source code repo for UVM Tutorial for Candy Lovers |
| 165 | 70 | 43 | 11 days ago | [NES_MiSTer](https://github.com/MiSTer-devel/NES_MiSTer)/48 | None |
| 164 | 8 | 3 | 2 months ago | [eurorack-pmod](https://github.com/apfelaudio/eurorack-pmod)/49 | A eurorack-friendly audio frontend compatible with many FPGA boards. |
| 162 | 41 | 8 | 3 months ago | [coolgirl-famicom-multicart](https://github.com/ClusterM/coolgirl-famicom-multicart)/50 | Ultimate multigame cartridge for Nintendo Famicom |
| 159 | 51 | 78 | 4 months ago | [core-v-mcu](https://github.com/openhwgroup/core-v-mcu)/51 | This is the CORE-V MCU project, hosting CORE-V's embedded-class cores. |
| 157 | 28 | 0 | 6 years ago | [systemverilog.io](https://github.com/subbdue/systemverilog.io)/52 | Code used in |
| 155 | 15 | 13 | 7 months ago | [Saturn_MiSTer](https://github.com/srg320/Saturn_MiSTer)/53 | None |
| 155 | 17 | 0 | 2 years ago | [riscv-simple-sv](https://github.com/tilk/riscv-simple-sv)/54 | A simple RISC V core for teaching |
| 141 | 22 | 4 | 2 months ago | [starshipraider](https://github.com/azonenberg/starshipraider)/55 | Open hardware test equipment |
| 140 | 42 | 5 | 1 year, 9 months ago | [tnoc](https://github.com/taichi-ishitani/tnoc)/56 | Network on Chip Implementation written in SytemVerilog |
| 136 | 55 | 0 | 5 years ago | [AMBA_APB_SRAM](https://github.com/courageheart/AMBA_APB_SRAM)/57 | AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM and can be used as standalone Verification IP (VIP).  |
| 136 | 62 | 1 | 8 years ago | [AHB2](https://github.com/GodelMachine/AHB2)/58 | AMBA AHB 2.0 VIP in SystemVerilog UVM |
| 135 | 30 | 4 | 3 years ago | [fx68k](https://github.com/ijor/fx68k)/59 | FX68K 68000 cycle accurate SystemVerilog core |
| 134 | 31 | 25 | a month ago | [cheshire](https://github.com/pulp-platform/cheshire)/60 | A minimal Linux-capable 64-bit RISC-V SoC built around CVA6 |
| 127 | 27 | 1 | 11 months ago | [ravenoc](https://github.com/aignacio/ravenoc)/61 | RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications |
| 123 | 22 | 2 | 6 months ago | [cv32e40s](https://github.com/openhwgroup/cv32e40s)/62 | 4 stage, in-order, secure RISC-V core based on the CV32E40P |
| 117 | 45 | 3 | 3 years ago | [zcash-fpga](https://github.com/ZcashFoundation/zcash-fpga)/63 | Zcash FPGA acceleration engine |
| 117 | 27 | 0 | 8 days ago | [FPGA-Application-Development-and-Simulation](https://github.com/loykylewong/FPGA-Application-Development-and-Simulation)/64 | 《FPGA应用开发和仿真》（机械工业出版社2018年第1版 ISBN:9787111582786）的源码。Source Code of the book FPGA Application Development and Simulation(CHS). |
| 114 | 65 | 1 | 5 years ago | [UVM-Examples](https://github.com/mayurkubavat/UVM-Examples)/65 | UVM examples and projects |
| 108 | 23 | 0 | 4 years ago | [CSE240D-Hierarchical_Mesh_NoC-Eyeriss_v2](https://github.com/karthisugumar/CSE240D-Hierarchical_Mesh_NoC-Eyeriss_v2)/66 | A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Accelerator |
| 108 | 4 | 0 | 9 months ago | [analogue-pocket-utils](https://github.com/agg23/analogue-pocket-utils)/67 | Collection of IP and information on how to develop for openFPGA and Analogue Pocket |
| 103 | 27 | 1 | 6 months ago | [sv-tutorial](https://github.com/ARC-Lab-UF/sv-tutorial)/68 | SystemVerilog Tutorial |
| 103 | 7 | 0 | 5 months ago | [SoomRV](https://github.com/mathis-s/SoomRV)/69 | A simple superscalar out of order RISC-V (micro)processor |
| 102 | 1 | 1 | 12 days ago | [fpga-tamagotchi](https://github.com/agg23/fpga-tamagotchi)/70 | Tamagotchi P1 for Analogue Pocket and MiSTer |
| 102 | 32 | 4 | 9 months ago | [intel-fpga-bbb](https://github.com/OPAE/intel-fpga-bbb)/71 | Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs |
| 99 | 31 | 0 | 5 years ago | [TrivialMIPS](https://github.com/trivialmips/TrivialMIPS)/72 | MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support |
| 97 | 17 | 2 | 1 year, 9 months ago | [AXI-SDCard-High-Speed-Controller](https://github.com/lizhirui/AXI-SDCard-High-Speed-Controller)/73 | A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s) |
| 95 | 29 | 2 | 5 years ago | [parallella-riscv](https://github.com/eliaskousk/parallella-riscv)/74 | RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards |
| 94 | 35 | 0 | 6 years ago | [NoCRouter](https://github.com/agalimberti/NoCRouter)/75 | RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni |
| 94 | 9 | 3 | 5 years ago | [tiny-synth](https://github.com/gundy/tiny-synth)/76 | Verilog code for a simple synth module; developed on TinyFPGA BX |
| 94 | 62 | 11 | 11 months ago | [open-nic-shell](https://github.com/Xilinx/open-nic-shell)/77 | AMD OpenNIC Shell includes the HDL source files |
| 94 | 45 | 1 | 5 years ago | [Deep-Neural-Network-Hardware-Accelerator](https://github.com/StefanSredojevic/Deep-Neural-Network-Hardware-Accelerator)/78 | SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK Software |
| 93 | 14 | 9 | 2 days ago | [MiSTeryNano](https://github.com/harbaum/MiSTeryNano)/79 | Atari STE MiSTery core for the Tang Nano 20k FPGA |
| 93 | 34 | 4 | 8 days ago | [APS](https://github.com/MPSU/APS)/80 | Методические материалы по разработке процессора архитектуры RISC-V |
| 91 | 21 | 0 | 3 years ago | [RISC-V-Vector](https://github.com/ic-lab-duth/RISC-V-Vector)/81 | Vector processor for RISC-V vector ISA |
| 91 | 48 | 0 | 6 years ago | [axi-uvm](https://github.com/marcoz001/axi-uvm)/82 | yet another AXI testbench repo. ;)  This is for my UVM practice.  https://marcoz001.github.io/axi-uvm/ |
| 91 | 23 | 7 | 12 days ago | [axi-crossbar](https://github.com/dpretet/axi-crossbar)/83 | An AXI4 crossbar implementation in SystemVerilog |
| 89 | 36 | 2 | 2 years ago | [wav-lpddr-hw](https://github.com/waviousllc/wav-lpddr-hw)/84 | Wavious DDR (WDDR) Physical interface (PHY) Hardware |
| 88 | 24 | 3 | 1 year, 2 months ago | [hero](https://github.com/pulp-platform/hero)/85 | Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and an application-class host CPU, including full-stack software and hardware. |
| 86 | 20 | 1 | 2 months ago | [register_interface](https://github.com/pulp-platform/register_interface)/86 | Generic Register Interface (contains various adapters) |
| 86 | 27 | 5 | 3 years ago | [AXI](https://github.com/kumarrishav14/AXI)/87 | VIP for AXI Protocol |
| 84 | 20 | 2 | 8 months ago | [Shuhai](https://github.com/RC4ML/Shuhai)/88 | Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4, on a Xilinx FPGA |
| 83 | 10 | 9 | a month ago | [FlooNoC](https://github.com/pulp-platform/FlooNoC)/89 | A Fast, Low-Overhead On-chip Network |
| 83 | 36 | 0 | 6 years ago | [ISP_UVM](https://github.com/nelsoncsc/ISP_UVM)/90 | A Framework for Design and Verification of Image Processing Applications using UVM |
| 83 | 16 | 3 | 7 months ago | [EDN8-PRO](https://github.com/krikzz/EDN8-PRO)/91 | EverDrive N8 PRO dev sources |
| 83 | 40 | 1 | 10 days ago | [fpga-partial-reconfig](https://github.com/intel/fpga-partial-reconfig)/92 | Tutorials, scripts and reference designs for the Intel FPGA partial reconfiguration (PR) design flow |
| 82 | 16 | 4 | 1 year, 3 months ago | [pspin](https://github.com/spcl/pspin)/93 | PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing |
| 82 | 19 | 2 | 4 years ago | [AXI4_Interconnect](https://github.com/Verdvana/AXI4_Interconnect)/94 | AXI总线连接器 |
| 81 | 49 | 0 | 7 years ago | [SystemVerilogAssertions](https://github.com/VerificationExcellence/SystemVerilogAssertions)/95 | Examples and reference for System Verilog Assertions |
| 80 | 38 | 8 | 8 months ago | [kria-vitis-platforms](https://github.com/Xilinx/kria-vitis-platforms)/96 | Kria KV260 Vitis platforms and overlays |
| 80 | 11 | 1 | 7 months ago | [reDIP-SID](https://github.com/daglem/reDIP-SID)/97 | MOS 6581 / 8580 SID FPGA emulation platform |
| 78 | 13 | 0 | 8 months ago | [UH-JLS](https://github.com/WangXuan95/UH-JLS)/98 | FPGA-based Ultra-High Throughput JPEG-LS encoder, which provides lossless image compression. 一个超高性能的FPGA JPEG-LS编码器，用来进行无损图像压缩。 |
| 78 | 23 | 1 | a month ago | [fpga-npu](https://github.com/intel/fpga-npu)/99 | None |
| 76 | 26 | 1 | 21 days ago | [ahb3lite_interconnect](https://github.com/RoaLogic/ahb3lite_interconnect)/100 | AHB3-Lite Interconnect |
| 75 | 24 | 0 | 3 months ago | [FEC](https://github.com/dshekhalev/FEC)/101 | FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo) |
| 73 | 18 | 0 | 1 year, 9 months ago | [yuu_ahb](https://github.com/seabeam/yuu_ahb)/102 | UVM AHB VIP |
| 72 | 21 | 0 | 8 months ago | [FPGA-SATA-HBA](https://github.com/WangXuan95/FPGA-SATA-HBA)/103 | A SATA host (HBA) core based on Xilinx FPGA with GTH to read/write hard disk. 一个基于Xilinx FPGA中的GTH的SATA host控制器，用来读写硬盘。 |
| 72 | 25 | 0 | 6 years ago | [SystemVerilogSHA256](https://github.com/unixb0y/SystemVerilogSHA256)/104 | SHA256 in (System-) Verilog / Open Source FPGA Miner |
| 72 | 18 | 2 | 6 years ago | [svaunit](https://github.com/amiq-consulting/svaunit)/105 | SVAUnit is an UVM compliant package that simplify the creation of stimuli/checkers for validating SystemVerilog Assertions (SVA) |
| 71 | 35 | 3 | 7 years ago | [uvm_agents](https://github.com/dovstamler/uvm_agents)/106 | UVM agents |
| 71 | 26 | 16 | 3 years ago | [LM-RISCV-DV](https://github.com/Lampro-Mellon/LM-RISCV-DV)/107 | An Open-Source Design and Verification Environment for RISC-V |
| 70 | 10 | 0 | 8 days ago | [RecoNIC](https://github.com/Xilinx/RecoNIC)/108 | RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing. |
| 68 | 13 | 18 | 2 years ago | [prjuray](https://github.com/f4pga/prjuray)/109 | Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format. |
| 67 | 29 | 0 | a month ago | [BrianHG-DDR3-Controller](https://github.com/BrianHGinc/BrianHG-DDR3-Controller)/110 | DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port.  VGA/HDMI multiwindow video controller with alpha-blended layers.  Docs & TBs included. |
| 67 | 12 | 2 | 1 year, 1 month ago | [nerv](https://github.com/YosysHQ/nerv)/111 | Naive Educational RISC V processor |
| 67 | 28 | 0 | 3 years ago | [axi4-interface](https://github.com/mmxsrup/axi4-interface)/112 | AXI4 and AXI4-Lite interface definitions |
| 67 | 18 | 3 | 4 years ago | [chipfail-glitcher](https://github.com/chipfail/chipfail-glitcher)/113 | None |
| 65 | 20 | 4 | 21 days ago | [iDMA](https://github.com/pulp-platform/iDMA)/114 | A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA) |
| 64 | 4 | 0 | 5 months ago | [sargantana](https://github.com/bsc-loca/sargantana)/115 | None |
| 63 | 23 | 2 | 5 years ago | [System-Verilog-Packet-Library](https://github.com/sach/System-Verilog-Packet-Library)/116 | System-Veilog Packet Library to configure, randomize, pack/unpack, copy, compare/display different headers |
| 63 | 29 | 0 | 6 years ago | [DDR4MemoryController](https://github.com/ananthbhat94/DDR4MemoryController)/117 | HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution. |
| 62 | 10 | 8 | 2 days ago | [cheriot-ibex](https://github.com/microsoft/cheriot-ibex)/118 | cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core. |
| 61 | 29 | 7 | 9 years ago | [amiq_apb](https://github.com/amiq-consulting/amiq_apb)/119 | SystemVerilog VIP for AMBA APB protocol |
| 61 | 8 | 0 | 19 days ago | [muntjac](https://github.com/lowRISC/muntjac)/120 | 64-bit multicore RISC-V processor |
| 61 | 11 | 14 | 24 days ago | [CX](https://github.com/grayresearch/CX)/121 | Proposed RISC-V Composable Custom Extensions Specification |
| 61 | 11 | 12 | 1 year, 5 months ago | [kronos](https://github.com/SonalPinto/kronos)/122 | Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations |
| 60 | 1 | 0 | 15 days ago | [FazyRV](https://github.com/meiniKi/FazyRV)/123 | A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants. |
| 60 | 14 | 0 | 3 years ago | [mipi-csi-2](https://github.com/hdl-util/mipi-csi-2)/124 | Capture images/video from a Raspberry Pi Camera (MIPI CSI-2) with an FPGA |
| 60 | 4 | 11 | a month ago | [enso](https://github.com/crossroadsfpga/enso)/125 | Ensō is a high-performance streaming interface for NIC-application communication. |
| 59 | 37 | 0 | 2 years ago | [h265_decoder](https://github.com/tishi43/h265_decoder)/126 | H265 decoder write in verilog, verified on Xilinx ZYNQ7035 |
| 58 | 27 | 4 | 2 years ago | [davos](https://github.com/fpgasystems/davos)/127 | Distributed Accelerator OS |
| 58 | 7 | 144 | 6 days ago | [silver](https://github.com/melt-umn/silver)/128 | An attribute grammar-based programming language for composable language extensions |
| 58 | 15 | 0 | 8 months ago | [uvm-verilator](https://github.com/chipsalliance/uvm-verilator)/129 | None |
| 56 | 29 | 51 | a day ago | [caliptra-rtl](https://github.com/chipsalliance/caliptra-rtl)/130 | HW Design Collateral  for Caliptra RoT IP |
| 56 | 26 | 0 | 4 months ago | [SystemVerilogCourse](https://github.com/mbits-mirafra/SystemVerilogCourse)/131 | This is a detailed SystemVerilog course  |
| 56 | 5 | 1 | 5 months ago | [ViT-FPGA-TPU](https://github.com/gnodipac886/ViT-FPGA-TPU)/132 | FPGA based Vision Transformer accelerator (Harvard CS205) |
| 53 | 23 | 16 | 9 days ago | [core-v-xif](https://github.com/openhwgroup/core-v-xif)/133 | RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions |
| 53 | 18 | 9 | a month ago | [S32X_MiSTer](https://github.com/MiSTer-devel/S32X_MiSTer)/134 | Sega 32X implementation for MiSTer |
| 53 | 5 | 0 | 13 days ago | [writeups](https://github.com/Pusty/writeups)/135 | Writeups for CTFs |
| 53 | 2 | 6 | 7 months ago | [fpga-gameandwatch](https://github.com/agg23/fpga-gameandwatch)/136 | Game and Watch for Analogue Pocket and MiSTer |
| 53 | 11 | 1 | 10 months ago | [AHB-to-APB-Bridge-Verification](https://github.com/Siddhi-95/AHB-to-APB-Bridge-Verification)/137 | Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology. |
| 53 | 9 | 4 | 11 days ago | [antikernel-ipcores](https://github.com/azonenberg/antikernel-ipcores)/138 | FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations |
| 53 | 14 | 3 | 23 days ago | [axi_riscv_atomics](https://github.com/pulp-platform/axi_riscv_atomics)/139 | AXI Adapter(s) for RISC-V Atomic Operations |
| 52 | 9 | 2 | 2 years ago | [fwrisc](https://github.com/Featherweight-IP/fwrisc)/140 | Featherweight RISC-V implementation |
| 52 | 16 | 0 | 4 years ago | [fpga_snark_prover](https://github.com/bsdevlin/fpga_snark_prover)/141 | An acceleration engine for proving SNARKS over the bn128 curve, targeted for AWS FPGAs |
| 52 | 35 | 3 | 3 years ago | [axi4_vip](https://github.com/muneebullashariff/axi4_vip)/142 | Verification IP for APB protocol |
| 51 | 28 | 12 | 3 years ago | [riscv-vip](https://github.com/jerralph/riscv-vip)/143 | For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug |
| 51 | 16 | 1 | 6 years ago | [clarvi](https://github.com/ucam-comparch/clarvi)/144 | Clarvi simple RISC-V processor for teaching |
| 51 | 3 | 0 | 1 year, 3 months ago | [Design-Pattern-in-SV](https://github.com/hanysalah/Design-Pattern-in-SV)/145 | This repo is created to include illustrative examples on object oriented design pattern in SV |
| 51 | 13 | 10 | a month ago | [cva5](https://github.com/openhwgroup/cva5)/146 | The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations. |
| 50 | 17 | 8 | 2 years ago | [bigpulp](https://github.com/pulp-platform/bigpulp)/147 | ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform |
| 50 | 5 | 0 | 3 years ago | [ctf-writeups](https://github.com/hyperreality/ctf-writeups)/148 | Detailed writeups of how I solved infosec Capture The Flag (CTF) challenges |
| 50 | 7 | 5 | 2 months ago | [zerosoc](https://github.com/siliconcompiler/zerosoc)/149 | Demo SoC for SiliconCompiler. |
| 50 | 17 | 0 | 8 months ago | [PCXT_MiSTer](https://github.com/spark2k06/PCXT_MiSTer)/150 | PCXT port for MiSTer by spark2k06. |
| 49 | 14 | 46 | 11 days ago | [Saturn_MiSTer](https://github.com/MiSTer-devel/Saturn_MiSTer)/151 | Sega Saturn for MiSTer |
| 48 | 9 | 0 | 5 years ago | [zynq-sandbox](https://github.com/swetland/zynq-sandbox)/152 | a playground for xilinx zynq fpga experiments |
| 48 | 15 | 0 | 7 months ago | [async_FIFO](https://github.com/dadongshangu/async_FIFO)/153 | This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me.  The design is based on Cliff Cumming's paper and the UVM is coded by me(Xianghzi Meng) |
| 48 | 6 | 0 | 4 months ago | [Verilog-SystemVerilog-Guide](https://github.com/mikeroyal/Verilog-SystemVerilog-Guide)/154 | Verilog/SystemVerilog Guide |
| 48 | 37 | 0 | 10 years ago | [combinator-uvm](https://github.com/doswellf/combinator-uvm)/155 | UVM Testbench For SystemVerilog Combinator Implementation |
| 47 | 12 | 0 | 4 years ago | [vdf-fpga](https://github.com/supranational/vdf-fpga)/156 | Implementation of an RSA VDF evaluator targeting FPGAs. |
| 46 | 5 | 0 | 14 hours ago | [riscv-iommu](https://github.com/zero-day-labs/riscv-iommu)/157 | IOMMU IP compliant with the RISC-V IOMMU Specification v1.0 |
| 46 | 7 | 0 | 4 years ago | [cdc](https://github.com/dpretet/cdc)/158 | Repository gathering basic modules for CDC purpose |
| 46 | 48 | 1 | 8 hours ago | [basics-graphics-music](https://github.com/yuri-panchul/basics-graphics-music)/159 | FPGA exercise for beginners |
| 46 | 24 | 1 | 8 years ago | [fpga-hash-table](https://github.com/johan92/fpga-hash-table)/160 | Simple hash table on Verilog (SystemVerilog) |
| 45 | 29 | 0 | 7 years ago | [FM_Radio](https://github.com/pbing/FM_Radio)/161 | Simple mono FM Radio. |
| 45 | 16 | 0 | 2 years ago | [eth_vlg](https://github.com/hypernyan/eth_vlg)/162 | None |
| 45 | 9 | 1 | 6 years ago | [virtio](https://github.com/tymonx/virtio)/163 | Virtio implementation in SystemVerilog |
| 45 | 0 | 0 | 4 years ago | [gateware](https://github.com/swetland/gateware)/164 | A collection of little open source FPGA hobby projects |
| 43 | 12 | 0 | 3 years ago | [Async_FIFO_Verification](https://github.com/akzare/Async_FIFO_Verification)/165 | Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM. |
| 43 | 11 | 1 | 8 years ago | [openhmc](https://github.com/unihd-cag/openhmc)/166 | openHMC - an open source Hybrid Memory Cube Controller |
| 43 | 5 | 0 | 3 years ago | [Superscalar-HIT-Core-NSCSCC2020](https://github.com/Superscalar-HIT-Core/Superscalar-HIT-Core-NSCSCC2020)/167 | a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog |
| 42 | 13 | 0 | 3 years ago | [ahb2apb-bridge](https://github.com/Travissss/ahb2apb-bridge)/168 | An  uvm verification env for ahb2apb bridge |
| 42 | 27 | 1 | 9 years ago | [amba3-vip](https://github.com/luuvish/amba3-vip)/169 | amba3 apb/axi vip |
| 42 | 11 | 2 | 1 year, 8 months ago | [common_verification](https://github.com/pulp-platform/common_verification)/170 | SystemVerilog modules and classes commonly used for verification |
| 41 | 18 | 5 | 3 months ago | [pulp_cluster](https://github.com/pulp-platform/pulp_cluster)/171 | The multi-core cluster of a PULP system. |
| 41 | 5 | 6 | 3 years ago | [svreal](https://github.com/sgherbst/svreal)/172 | Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats |
| 41 | 22 | 3 | 9 months ago | [uvm_gen](https://github.com/hjking/uvm_gen)/173 | UVM Generator |
| 41 | 4 | 2 | 2 years ago | [croyde-riscv](https://github.com/ben-marshall/croyde-riscv)/174 | A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions. |
| 40 | 12 | 1 | 4 years ago | [altera-pcie](https://github.com/makestuff/altera-pcie)/175 | Simple framework for building PCIe-based solutions for Altera FPGAs |
| 40 | 11 | 0 | 3 years ago | [DDR4_controller](https://github.com/oprecomp/DDR4_controller)/176 | None |
| 40 | 7 | 1 | 2 years ago | [sigma_delta_converters](https://github.com/davemuscle/sigma_delta_converters)/177 | Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components |
| 39 | 19 | 3 | 4 months ago | [labs-with-cva6](https://github.com/sifferman/labs-with-cva6)/178 | Advanced Architecture Labs with CVA6 |
| 39 | 6 | 2 | 4 years ago | [CHIPKIT](https://github.com/whatmough/CHIPKIT)/179 | CHIPKIT: An agile, reusable open-source framework for rapid test chip development |
| 39 | 12 | 1 | 2 years ago | [JSONinSV](https://github.com/zhouchuanrui/JSONinSV)/180 | JSON lib in Systemverilog |
| 39 | 9 | 0 | 5 years ago | [fpga-virtual-console](https://github.com/Harry-Chen/fpga-virtual-console)/181 | VT220-compatible console on Cyclone IV EP4CE55F23I7 |
| 38 | 19 | 0 | 4 years ago | [DeepFreeze](https://github.com/ARM-software/DeepFreeze)/182 | None |
| 38 | 9 | 1 | 2 years ago | [SNN-FPGA](https://github.com/jasha64/SNN-FPGA)/183 | Spiking Neural Network RTL Implementation |
| 38 | 3 | 0 | 3 years ago | [FDU1.1-NSCSCC](https://github.com/NSCSCC-2020-Fudan/FDU1.1-NSCSCC)/184 | 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品 |
| 38 | 15 | 1 | 5 years ago | [UART](https://github.com/darthsider/UART)/185 | UART design in SV and verification using UVM and SV |
| 38 | 19 | 2 | 22 days ago | [ahb3lite_apb_bridge](https://github.com/RoaLogic/ahb3lite_apb_bridge)/186 | Parameterised Asynchronous AHB3-Lite to APB4 Bridge. |
| 37 | 10 | 0 | 1 year, 9 months ago | [DUA](https://github.com/microsoft/DUA)/187 | DUA, is a communication architecture that provides uniform access for FPGA to data center resources. Without being limited by machine boundaries, DUA provides global names and a common interface for communicating across various resources, the underlying network automatically routing traffic and managing resource multiplexing. |
| 37 | 6 | 0 | 2 years ago | [justctf-2019](https://github.com/justcatthefish/justctf-2019)/188 | justCTF 2019 challenges sources |
| 37 | 13 | 0 | 9 years ago | [aes128-hdl](https://github.com/mbgh/aes128-hdl)/189 | A high-throughput VHDL and SystemVerilog implementation of AES-128 including scripts for a full front-end design process. |
| 37 | 16 | 1 | 2 months ago | [ddr5_phy](https://github.com/Shehab-Naga/ddr5_phy)/190 | DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision |
| 36 | 22 | 1 | 11 years ago | [uvm](https://github.com/accellera/uvm)/191 | None |
| 36 | 3 | 0 | a day ago | [esnet-smartnic-hw](https://github.com/esnet/esnet-smartnic-hw)/192 | ESnet SmartNIC hardware design repository. |
| 36 | 8 | 0 | 1 year, 24 days ago | [UnarySim](https://github.com/diwu1990/UnarySim)/193 | This is a general-purpose simulator for unary computing based on PyTorch, with the paper accepted to ISCA 2020 and awarded IEEE Micro Top Pick for 2020. |
| 36 | 12 | 2 | 7 years ago | [NAND-Flash-Memory-Controller-verification](https://github.com/vinodsake/NAND-Flash-Memory-Controller-verification)/194 | None |
| 36 | 15 | 2 | 2 years ago | [pp-sp-reference-design](https://github.com/j-marjanovic/pp-sp-reference-design)/195 | None |
| 36 | 12 | 3 | 9 days ago | [cv-hpdcache](https://github.com/openhwgroup/cv-hpdcache)/196 | RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores |
| 36 | 8 | 0 | 2 months ago | [OpenC910_Modified](https://github.com/Advanced-Microelectronics-Group/OpenC910_Modified)/197 | commit rtl and build cosim env |
| 35 | 10 | 0 | 2 years ago | [uvm_example](https://github.com/howard789/uvm_example)/198 | This is a uvm example. The video is available at https://www.bilibili.com/video/BV1yq4y177f6/ |
| 35 | 27 | 4 | 4 months ago | [cva6-softcore-contest](https://github.com/ThalesGroup/cva6-softcore-contest)/199 | National RISC-V student contest CV32A6 |
| 35 | 8 | 0 | 19 days ago | [axi_dma](https://github.com/aignacio/axi_dma)/200 | General Purpose AXI Direct Memory Access |