Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OLED_interface_tb_behav xil_defaultlib.OLED_interface_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 64 for port 'o_PIXEL' [C:/Projects/FPGA_SSD1331_OLED_Interface/src/OLED_interface.v:112]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Projects/FPGA_SSD1331_OLED_Interface/src/OLED_interface.v" Line 4. Module OLED_interface(SCLK_DIVIDER=1,WAIT_3_US=2,WAIT_100_MS=10,NUM_COL=32'b0100,NUM_ROW=32'b0100,ASCII_COL_SIZE=8'b010,ASCII_ROW_SIZE=8'b010,N_COLOR_BITS=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Projects/FPGA_SSD1331_OLED_Interface/src/Nbit_MOSI_SPI_Buffer_Combined.v" Line 2. Module Nbit_MOSI_SPI_Buffer_Combined doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Projects/FPGA_SSD1331_OLED_Interface/src/Nbit_MOSI_SPI_Buffer.v" Line 2. Module Nbit_MOSI_SPI_Buffer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Projects/FPGA_SSD1331_OLED_Interface/src/Nbit_MOSI_SPI.v" Line 2. Module Nbit_MOSI_SPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Projects/FPGA_SSD1331_OLED_Interface/src/ascii_font_8x8.v" Line 2. Module ascii_font_8x8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Projects/FPGA_SSD1331_OLED_Interface/src/OLED_interface.v" Line 4. Module OLED_interface(SCLK_DIVIDER=1,WAIT_3_US=2,WAIT_100_MS=10,NUM_COL=32'b0100,NUM_ROW=32'b0100,ASCII_COL_SIZE=8'b010,ASCII_ROW_SIZE=8'b010,N_COLOR_BITS=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Projects/FPGA_SSD1331_OLED_Interface/src/Nbit_MOSI_SPI_Buffer_Combined.v" Line 2. Module Nbit_MOSI_SPI_Buffer_Combined doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Projects/FPGA_SSD1331_OLED_Interface/src/Nbit_MOSI_SPI_Buffer.v" Line 2. Module Nbit_MOSI_SPI_Buffer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Projects/FPGA_SSD1331_OLED_Interface/src/Nbit_MOSI_SPI.v" Line 2. Module Nbit_MOSI_SPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Projects/FPGA_SSD1331_OLED_Interface/src/ascii_font_8x8.v" Line 2. Module ascii_font_8x8 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Nbit_MOSI_SPI_Buffer
Compiling module xil_defaultlib.Nbit_MOSI_SPI
Compiling module xil_defaultlib.Nbit_MOSI_SPI_Buffer_Combined
Compiling module xil_defaultlib.clock_divider(DVSR=1)
Compiling module xil_defaultlib.ascii_font_8x8
Compiling module xil_defaultlib.OLED_interface(SCLK_DIVIDER=1,WA...
Compiling module xil_defaultlib.OLED_interface_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot OLED_interface_tb_behav
