

Implementation tool: Xilinx Vivado v.2024.2
Project:             fir1
Solution:            hls
Device target:       xczu48dr-ffvg1517-2-e
Report date:         Thu Feb 13 19:43:43 EST 2025

#=== Post-Implementation Resource usage ===
SLICE:            0
LUT:           2978
FF:            5519
DSP:             50
BRAM:             0
URAM:             0
LATCH:            0
SRL:            177
CLB:            800

#=== Final timing ===
CP required:                     5.000
CP achieved post-synthesis:      2.062
CP achieved post-implementation: 3.872
Timing met
