$date
	Thu Oct 20 10:00:43 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q1_tb $end
$var wire 8 ! Y [0:7] $end
$var reg 1 " En $end
$var reg 3 # W [2:0] $end
$scope module q1 $end
$var wire 1 " En $end
$var wire 1 $ En1 $end
$var wire 1 % En2 $end
$var wire 3 & W [2:0] $end
$var wire 8 ' Y [0:7] $end
$scope module stage0 $end
$var wire 1 $ En $end
$var wire 2 ( W [1:0] $end
$var reg 4 ) Y [0:3] $end
$var integer 32 * k [31:0] $end
$upscope $end
$scope module stage1 $end
$var wire 1 % En $end
$var wire 2 + W [1:0] $end
$var reg 4 , Y [0:3] $end
$var integer 32 - k [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100 -
b0 ,
b0 +
b100 *
b1000 )
b0 (
b10000000 '
b0 &
0%
1$
b0 #
1"
b10000000 !
$end
#10
b0 )
b100 *
0$
b1000 !
b1000 '
b1000 ,
b100 -
1%
b1 #
b1 &
#20
