{"Source Block": ["oh/elink/dv/elink_e16_model.v@1411:1421@HdlStmAssign", "   assign rxi_c3_access   = (c3_match & ~multicast_match) & rxi_cx_access;\n\n   //# address preparation for comparison based on the links position (horiz or vert)\n//   assign comp_addr[5:0]  = vertical_k ? {dstaddr[31:29],dstaddr[25:23]} : \n//                                         {dstaddr[28:26],dstaddr[22:20]} ;   \n   assign comp_addr[5:0]  = vertical_k ? dstaddr[31:26] : dstaddr[25:20];   \n\n//   assign chip_addr[2:0]   = vertical_k ?  ext_yid_k[2:0] : ext_xid_k[2:0];\n   assign chip_addr[5:2] = vertical_k ?  ext_yid_k[3:0] : ext_xid_k[3:0];\n   assign chip_addr[1:0] = 2'b11;\n//   assign chip_addr_n[3:0] =~chip_addr[3:0];\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[1416, "   assign comp_addr[5:0]  = vertical_k ? dstaddr[31:26] : dstaddr[25:20];   \n"]], "Add": []}}