{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1703123899146 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703123899147 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 21 09:58:03 2023 " "Processing started: Thu Dec 21 09:58:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703123899147 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1703123899147 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta week13HW -c week13HW " "Command: quartus_sta week13HW -c week13HW" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1703123899147 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1703123899268 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1703123899384 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1703123899384 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703123899419 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703123899419 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "The Timing Analyzer is analyzing 9 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1703123899520 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "week13HW.sdc " "Synopsys Design Constraints File file not found: 'week13HW.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1703123899534 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1703123899535 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 40.000 -waveform \{0.000 20.000\} -name clk clk " "create_clock -period 40.000 -waveform \{0.000 20.000\} -name clk clk" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1703123899536 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{uut5\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 370 -multiply_by 97 -duty_cycle 50.00 -name \{uut5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{uut5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{uut5\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 370 -multiply_by 97 -duty_cycle 50.00 -name \{uut5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{uut5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1703123899536 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{uut5\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 1895 -multiply_by 97 -duty_cycle 50.00 -name \{uut5\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{uut5\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{uut5\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 1895 -multiply_by 97 -duty_cycle 50.00 -name \{uut5\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{uut5\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1703123899536 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1703123899536 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1703123899537 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name dac_controller_new_1213:uut4\|delay_flag dac_controller_new_1213:uut4\|delay_flag " "create_clock -period 1.000 -name dac_controller_new_1213:uut4\|delay_flag dac_controller_new_1213:uut4\|delay_flag" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1703123899537 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name adc_data_ready_tri:uut7\|send_en adc_data_ready_tri:uut7\|send_en " "create_clock -period 1.000 -name adc_data_ready_tri:uut7\|send_en adc_data_ready_tri:uut7\|send_en" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1703123899537 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name uart_NbyteTran_3byteData_controller:uut8\|state\[0\] uart_NbyteTran_3byteData_controller:uut8\|state\[0\] " "create_clock -period 1.000 -name uart_NbyteTran_3byteData_controller:uut8\|state\[0\] uart_NbyteTran_3byteData_controller:uut8\|state\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1703123899537 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1703123899537 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uut8\|Mux12~1  from: datad  to: combout " "Cell: uut8\|Mux12~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703123899540 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1703123899540 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1703123899541 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1703123899542 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1703123899544 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1703123899558 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1703123899571 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1703123899571 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.038 " "Worst-case setup slack is -11.038" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703123899573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703123899573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.038             -84.315 adc_data_ready_tri:uut7\|send_en  " "  -11.038             -84.315 adc_data_ready_tri:uut7\|send_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703123899573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.607             -11.496 uut5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -10.607             -11.496 uut5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703123899573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.145             -82.214 uart_NbyteTran_3byteData_controller:uut8\|state\[0\]  " "  -10.145             -82.214 uart_NbyteTran_3byteData_controller:uut8\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703123899573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.528             -16.899 clk  " "   -3.528             -16.899 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703123899573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.718             -22.295 dac_controller_new_1213:uut4\|delay_flag  " "   -1.718             -22.295 dac_controller_new_1213:uut4\|delay_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703123899573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  774.895               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  774.895               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703123899573 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703123899573 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.829 " "Worst-case hold slack is -0.829" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703123899575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703123899575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.829              -6.632 clk  " "   -0.829              -6.632 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703123899575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.027               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.027               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703123899575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.453               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703123899575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.510               0.000 dac_controller_new_1213:uut4\|delay_flag  " "    0.510               0.000 dac_controller_new_1213:uut4\|delay_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703123899575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.046               0.000 uart_NbyteTran_3byteData_controller:uut8\|state\[0\]  " "    1.046               0.000 uart_NbyteTran_3byteData_controller:uut8\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703123899575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.562               0.000 adc_data_ready_tri:uut7\|send_en  " "    1.562               0.000 adc_data_ready_tri:uut7\|send_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703123899575 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703123899575 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1703123899577 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1703123899579 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.444 " "Worst-case minimum pulse width slack is -3.444" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703123899581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703123899581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.444             -30.680 dac_controller_new_1213:uut4\|delay_flag  " "   -3.444             -30.680 dac_controller_new_1213:uut4\|delay_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703123899581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.444              -3.444 adc_data_ready_tri:uut7\|send_en  " "   -3.444              -3.444 adc_data_ready_tri:uut7\|send_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703123899581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 uart_NbyteTran_3byteData_controller:uut8\|state\[0\]  " "    0.185               0.000 uart_NbyteTran_3byteData_controller:uut8\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703123899581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.620               0.000 clk  " "   19.620               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703123899581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   75.957               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   75.957               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703123899581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  390.393               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  390.393               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703123899581 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703123899581 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1703123899643 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1703123899643 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1703123899643 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1703123899643 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 1557.998 ns " "Worst Case Available Settling Time: 1557.998 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1703123899643 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1703123899643 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1703123899643 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1703123899648 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1703123899670 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1703123899883 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uut8\|Mux12~1  from: datad  to: combout " "Cell: uut8\|Mux12~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703123899932 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1703123899932 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1703123899933 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1703123899939 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1703123899939 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.772 " "Worst-case setup slack is -10.772" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703123899942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703123899942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.772             -81.688 adc_data_ready_tri:uut7\|send_en  " "  -10.772             -81.688 adc_data_ready_tri:uut7\|send_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703123899942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.882             -79.203 uart_NbyteTran_3byteData_controller:uut8\|state\[0\]  " "   -9.882             -79.203 uart_NbyteTran_3byteData_controller:uut8\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703123899942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.683             -10.363 uut5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -9.683             -10.363 uut5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703123899942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.305             -15.605 clk  " "   -3.305             -15.605 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703123899942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.539             -19.247 dac_controller_new_1213:uut4\|delay_flag  " "   -1.539             -19.247 dac_controller_new_1213:uut4\|delay_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703123899942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  775.161               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  775.161               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703123899942 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703123899942 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.728 " "Worst-case hold slack is -0.728" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703123899947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703123899947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.728              -5.824 clk  " "   -0.728              -5.824 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703123899947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.113              -0.113 uut5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.113              -0.113 uut5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703123899947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.401               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703123899947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.469               0.000 dac_controller_new_1213:uut4\|delay_flag  " "    0.469               0.000 dac_controller_new_1213:uut4\|delay_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703123899947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.988               0.000 uart_NbyteTran_3byteData_controller:uut8\|state\[0\]  " "    0.988               0.000 uart_NbyteTran_3byteData_controller:uut8\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703123899947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.396               0.000 adc_data_ready_tri:uut7\|send_en  " "    1.396               0.000 adc_data_ready_tri:uut7\|send_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703123899947 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703123899947 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1703123899950 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1703123899954 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.444 " "Worst-case minimum pulse width slack is -3.444" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703123899957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703123899957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.444             -30.680 dac_controller_new_1213:uut4\|delay_flag  " "   -3.444             -30.680 dac_controller_new_1213:uut4\|delay_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703123899957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.444              -3.444 adc_data_ready_tri:uut7\|send_en  " "   -3.444              -3.444 adc_data_ready_tri:uut7\|send_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703123899957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.071               0.000 uart_NbyteTran_3byteData_controller:uut8\|state\[0\]  " "    0.071               0.000 uart_NbyteTran_3byteData_controller:uut8\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703123899957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.570               0.000 clk  " "   19.570               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703123899957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   75.964               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   75.964               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703123899957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  390.399               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  390.399               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703123899957 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703123899957 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1703123900038 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1703123900038 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1703123900038 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1703123900038 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 1558.266 ns " "Worst Case Available Settling Time: 1558.266 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1703123900038 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1703123900038 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1703123900038 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1703123900045 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uut8\|Mux12~1  from: datad  to: combout " "Cell: uut8\|Mux12~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703123900134 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1703123900134 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1703123900134 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1703123900137 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1703123900137 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.785 " "Worst-case setup slack is -4.785" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703123900142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703123900142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.785             -36.306 adc_data_ready_tri:uut7\|send_en  " "   -4.785             -36.306 adc_data_ready_tri:uut7\|send_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703123900142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.333              -4.874 uut5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.333              -4.874 uut5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703123900142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.135             -32.813 uart_NbyteTran_3byteData_controller:uut8\|state\[0\]  " "   -4.135             -32.813 uart_NbyteTran_3byteData_controller:uut8\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703123900142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.405              -4.557 clk  " "   -1.405              -4.557 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703123900142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.144              -1.198 dac_controller_new_1213:uut4\|delay_flag  " "   -0.144              -1.198 dac_controller_new_1213:uut4\|delay_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703123900142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  778.597               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  778.597               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703123900142 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703123900142 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.484 " "Worst-case hold slack is -0.484" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703123900147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703123900147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.484              -3.872 clk  " "   -0.484              -3.872 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703123900147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.046               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.046               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703123900147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.186               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703123900147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.205               0.000 dac_controller_new_1213:uut4\|delay_flag  " "    0.205               0.000 dac_controller_new_1213:uut4\|delay_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703123900147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.278               0.000 uart_NbyteTran_3byteData_controller:uut8\|state\[0\]  " "    0.278               0.000 uart_NbyteTran_3byteData_controller:uut8\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703123900147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.517               0.000 adc_data_ready_tri:uut7\|send_en  " "    0.517               0.000 adc_data_ready_tri:uut7\|send_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703123900147 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703123900147 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1703123900156 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1703123900161 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703123900167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703123900167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -22.000 dac_controller_new_1213:uut4\|delay_flag  " "   -3.000             -22.000 dac_controller_new_1213:uut4\|delay_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703123900167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 adc_data_ready_tri:uut7\|send_en  " "   -3.000              -3.000 adc_data_ready_tri:uut7\|send_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703123900167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.422               0.000 uart_NbyteTran_3byteData_controller:uut8\|state\[0\]  " "    0.422               0.000 uart_NbyteTran_3byteData_controller:uut8\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703123900167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.346               0.000 clk  " "   19.346               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703123900167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   76.064               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   76.064               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703123900167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  390.497               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  390.497               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703123900167 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703123900167 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1703123900261 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1703123900261 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1703123900261 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1703123900261 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 1560.621 ns " "Worst Case Available Settling Time: 1560.621 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1703123900261 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1703123900261 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1703123900261 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1703123900570 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1703123900570 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4911 " "Peak virtual memory: 4911 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703123900659 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 21 09:58:20 2023 " "Processing ended: Thu Dec 21 09:58:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703123900659 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703123900659 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703123900659 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1703123900659 ""}
