#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-R' '+lint=TFIPC-L' '+lint=PCWM' '-full64' '-sverilog' '+v2k' '-timescale=1ns/1ns' '-debug_access' '-debug_region=cell+lib' '-debug_all' '+notimingchec' '+nospecify' '+vcs+flush+all' '-fsdb' '-kdb' '-lca' '+define+FSDB' '+incdir+../source' '-o' '/home/ICer/shaw/riscv_core/sim/simv_riscv_core' '-f' '/home/ICer/shaw/riscv_core/filelist/filelist.f' '-l' '/home/ICer/shaw/riscv_core/log/compile.log'  -static_dbgen_only -daidir=$1 2>&1
