

================================================================
== Vitis HLS Report for 'grayscale_kernel'
================================================================
* Date:           Thu Mar  6 03:14:30 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        grayscale
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                                     |                                                           |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                               Instance                              |                           Module                          |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +---------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_grayscale_kernel_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2_fu_76  |grayscale_kernel_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2  |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +---------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    220|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   17|    1796|   3246|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     87|    -|
|Register         |        -|    -|     365|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   17|    2161|   3553|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    7|       2|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------+-----------------------------------------------------------+---------+----+------+------+-----+
    |                               Instance                              |                           Module                          | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------------------------------+-----------------------------------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                                                      |control_s_axi                                              |        0|   0|   112|   168|    0|
    |grp_grayscale_kernel_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2_fu_76  |grayscale_kernel_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2  |        0|  13|  1543|  3030|    0|
    |mul_31ns_31ns_62_2_1_U24                                             |mul_31ns_31ns_62_2_1                                       |        0|   4|   141|    48|    0|
    +---------------------------------------------------------------------+-----------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                |                                                           |        0|  17|  1796|  3246|    0|
    +---------------------------------------------------------------------+-----------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                       Variable Name                                      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |sub22_fu_153_p2                                                                           |         +|   0|  0|  39|          32|           2|
    |sub_fu_148_p2                                                                             |         +|   0|  0|  39|          32|           2|
    |grp_grayscale_kernel_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2_fu_76_output_stream_TREADY  |       and|   0|  0|   2|           1|           1|
    |empty_17_fu_126_p2                                                                        |      icmp|   0|  0|  39|          32|           1|
    |empty_fu_112_p2                                                                           |      icmp|   0|  0|  39|          32|           1|
    |smax1_fu_132_p3                                                                           |    select|   0|  0|  31|           1|          31|
    |smax_fu_118_p3                                                                            |    select|   0|  0|  31|           1|          31|
    +------------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                                     |          |   0|  0| 220|         131|          69|
    +------------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  42|          8|    1|          8|
    |input_stream_TREADY_int_regslice  |   9|          2|    1|          2|
    |output_stream_TDATA_int_regslice  |   9|          2|   32|         64|
    |output_stream_TKEEP_int_regslice  |   9|          2|    4|          8|
    |output_stream_TLAST_int_regslice  |   9|          2|    1|          2|
    |output_stream_TSTRB_int_regslice  |   9|          2|    4|          8|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  87|         18|   43|         92|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                       Name                                       | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                         |   7|   0|    7|          0|
    |grp_grayscale_kernel_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2_fu_76_ap_start_reg  |   1|   0|    1|          0|
    |height_0_data_reg                                                                 |  32|   0|   32|          0|
    |height_0_vld_reg                                                                  |   0|   0|    1|          1|
    |height_read_reg_158                                                               |  32|   0|   32|          0|
    |mul_ln12_reg_199                                                                  |  62|   0|   62|          0|
    |output_stream_TDATA_reg                                                           |  32|   0|   32|          0|
    |output_stream_TKEEP_reg                                                           |   4|   0|    4|          0|
    |output_stream_TLAST_reg                                                           |   1|   0|    1|          0|
    |output_stream_TSTRB_reg                                                           |   4|   0|    4|          0|
    |smax1_reg_174                                                                     |  31|   0|   31|          0|
    |smax_reg_169                                                                      |  31|   0|   31|          0|
    |sub22_reg_194                                                                     |  32|   0|   32|          0|
    |sub_reg_189                                                                       |  32|   0|   32|          0|
    |width_0_data_reg                                                                  |  32|   0|   32|          0|
    |width_0_vld_reg                                                                   |   0|   0|    1|          1|
    |width_read_reg_163                                                                |  32|   0|   32|          0|
    +----------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                             | 365|   0|  367|          2|
    +----------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-----------------------+-----+-----+------------+------------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|                 control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|                 control|        scalar|
|s_axi_control_AWADDR   |   in|    5|       s_axi|                 control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|                 control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|                 control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|                 control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|                 control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|                 control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|                 control|        scalar|
|s_axi_control_ARADDR   |   in|    5|       s_axi|                 control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|                 control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|                 control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|                 control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|                 control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|                 control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|                 control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|                 control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|        grayscale_kernel|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|        grayscale_kernel|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|        grayscale_kernel|  return value|
|input_stream_TDATA     |   in|   32|        axis|   input_stream_V_data_V|       pointer|
|input_stream_TVALID    |   in|    1|        axis|   input_stream_V_last_V|       pointer|
|input_stream_TREADY    |  out|    1|        axis|   input_stream_V_last_V|       pointer|
|input_stream_TLAST     |   in|    1|        axis|   input_stream_V_last_V|       pointer|
|input_stream_TKEEP     |   in|    4|        axis|   input_stream_V_keep_V|       pointer|
|input_stream_TSTRB     |   in|    4|        axis|   input_stream_V_strb_V|       pointer|
|output_stream_TDATA    |  out|   32|        axis|  output_stream_V_data_V|       pointer|
|output_stream_TVALID   |  out|    1|        axis|  output_stream_V_last_V|       pointer|
|output_stream_TREADY   |   in|    1|        axis|  output_stream_V_last_V|       pointer|
|output_stream_TLAST    |  out|    1|        axis|  output_stream_V_last_V|       pointer|
|output_stream_TKEEP    |  out|    4|        axis|  output_stream_V_keep_V|       pointer|
|output_stream_TSTRB    |  out|    4|        axis|  output_stream_V_strb_V|       pointer|
+-----------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 8 [2/2] (1.00ns)   --->   "%height_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %height" [grayscale_kernel.cpp:12]   --->   Operation 8 'read' 'height_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 9 [2/2] (1.00ns)   --->   "%width_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %width" [grayscale_kernel.cpp:12]   --->   Operation 9 'read' 'width_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 2 <SV = 1> <Delay = 4.28>
ST_2 : Operation 10 [1/2] (1.00ns)   --->   "%height_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %height" [grayscale_kernel.cpp:12]   --->   Operation 10 'read' 'height_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 11 [1/2] (1.00ns)   --->   "%width_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %width" [grayscale_kernel.cpp:12]   --->   Operation 11 'read' 'width_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln12 = trunc i32 %width_read" [grayscale_kernel.cpp:12]   --->   Operation 12 'trunc' 'trunc_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln12_1 = trunc i32 %height_read" [grayscale_kernel.cpp:12]   --->   Operation 13 'trunc' 'trunc_ln12_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (2.55ns)   --->   "%empty = icmp_sgt  i32 %height_read, i32 0" [grayscale_kernel.cpp:12]   --->   Operation 14 'icmp' 'empty' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.73ns)   --->   "%smax = select i1 %empty, i31 %trunc_ln12_1, i31 0" [grayscale_kernel.cpp:12]   --->   Operation 15 'select' 'smax' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (2.55ns)   --->   "%empty_17 = icmp_sgt  i32 %width_read, i32 0" [grayscale_kernel.cpp:12]   --->   Operation 16 'icmp' 'empty_17' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.73ns)   --->   "%smax1 = select i1 %empty_17, i31 %trunc_ln12, i31 0" [grayscale_kernel.cpp:12]   --->   Operation 17 'select' 'smax1' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i31 %smax" [grayscale_kernel.cpp:12]   --->   Operation 18 'zext' 'zext_ln12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln12_1 = zext i31 %smax1" [grayscale_kernel.cpp:12]   --->   Operation 19 'zext' 'zext_ln12_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [2/2] (6.91ns)   --->   "%mul_ln12 = mul i62 %zext_ln12, i62 %zext_ln12_1" [grayscale_kernel.cpp:12]   --->   Operation 20 'mul' 'mul_ln12' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 21 [1/1] (2.55ns)   --->   "%sub = add i32 %height_read, i32 4294967295" [grayscale_kernel.cpp:12]   --->   Operation 21 'add' 'sub' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 22 [1/1] (2.55ns)   --->   "%sub22 = add i32 %width_read, i32 4294967295" [grayscale_kernel.cpp:12]   --->   Operation 22 'add' 'sub22' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 23 [1/2] (6.91ns)   --->   "%mul_ln12 = mul i62 %zext_ln12, i62 %zext_ln12_1" [grayscale_kernel.cpp:12]   --->   Operation 23 'mul' 'mul_ln12' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.93>
ST_5 : Operation 24 [2/2] (6.93ns)   --->   "%call_ln12 = call void @grayscale_kernel_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2, i62 %mul_ln12, i32 %width_read, i32 %sub, i32 %input_stream_V_data_V, i4 %input_stream_V_keep_V, i4 %input_stream_V_strb_V, i1 %input_stream_V_last_V, i32 %sub22, i32 %output_stream_V_data_V, i4 %output_stream_V_keep_V, i4 %output_stream_V_strb_V, i1 %output_stream_V_last_V" [grayscale_kernel.cpp:12]   --->   Operation 24 'call' 'call_ln12' <Predicate = true> <Delay = 6.93> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 5.53>
ST_6 : Operation 25 [1/2] (5.53ns)   --->   "%call_ln12 = call void @grayscale_kernel_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2, i62 %mul_ln12, i32 %width_read, i32 %sub, i32 %input_stream_V_data_V, i4 %input_stream_V_keep_V, i4 %input_stream_V_strb_V, i1 %input_stream_V_last_V, i32 %sub22, i32 %output_stream_V_data_V, i4 %output_stream_V_keep_V, i4 %output_stream_V_strb_V, i1 %output_stream_V_last_V" [grayscale_kernel.cpp:12]   --->   Operation 25 'call' 'call_ln12' <Predicate = true> <Delay = 5.53> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 26 [1/1] (0.00ns)   --->   "%spectopmodule_ln12 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9" [grayscale_kernel.cpp:12]   --->   Operation 26 'spectopmodule' 'spectopmodule_ln12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %width"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %width, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %width, void @empty_4, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %height"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %height, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %height, void @empty_4, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_stream_V_data_V, i4 %input_stream_V_keep_V, i4 %input_stream_V_strb_V, i1 %input_stream_V_last_V, void @empty_6, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_stream_V_data_V"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_stream_V_keep_V"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_stream_V_strb_V"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_stream_V_last_V"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_stream_V_data_V, i4 %output_stream_V_keep_V, i4 %output_stream_V_strb_V, i1 %output_stream_V_last_V, void @empty_6, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_stream_V_data_V"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_stream_V_keep_V"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_stream_V_strb_V"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_stream_V_last_V"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln38 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %output_stream_V_data_V, i4 %output_stream_V_keep_V, i4 %output_stream_V_strb_V, i1 0, i1 %output_stream_V_last_V, i1 0, i1 0, void @empty_7" [grayscale_kernel.cpp:38]   --->   Operation 44 'specaxissidechannel' 'specaxissidechannel_ln38' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln38 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %input_stream_V_data_V, i4 %input_stream_V_keep_V, i4 %input_stream_V_strb_V, i1 0, i1 %input_stream_V_last_V, i1 0, i1 0, void @empty_8" [grayscale_kernel.cpp:38]   --->   Operation 45 'specaxissidechannel' 'specaxissidechannel_ln38' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln56 = ret" [grayscale_kernel.cpp:56]   --->   Operation 46 'ret' 'ret_ln56' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
height_read              (read               ) [ 00011000]
width_read               (read               ) [ 00011110]
trunc_ln12               (trunc              ) [ 00000000]
trunc_ln12_1             (trunc              ) [ 00000000]
empty                    (icmp               ) [ 00000000]
smax                     (select             ) [ 00010000]
empty_17                 (icmp               ) [ 00000000]
smax1                    (select             ) [ 00010000]
zext_ln12                (zext               ) [ 00001000]
zext_ln12_1              (zext               ) [ 00001000]
sub                      (add                ) [ 00000110]
sub22                    (add                ) [ 00000110]
mul_ln12                 (mul                ) [ 00000110]
call_ln12                (call               ) [ 00000000]
spectopmodule_ln12       (spectopmodule      ) [ 00000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000]
specinterface_ln0        (specinterface      ) [ 00000000]
specinterface_ln0        (specinterface      ) [ 00000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000]
specinterface_ln0        (specinterface      ) [ 00000000]
specinterface_ln0        (specinterface      ) [ 00000000]
specinterface_ln0        (specinterface      ) [ 00000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000]
specinterface_ln0        (specinterface      ) [ 00000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000]
specinterface_ln0        (specinterface      ) [ 00000000]
specaxissidechannel_ln38 (specaxissidechannel) [ 00000000]
specaxissidechannel_ln38 (specaxissidechannel) [ 00000000]
ret_ln56                 (ret                ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="width">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="height">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_stream_V_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_stream_V_keep_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_stream_V_strb_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_stream_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_stream_V_data_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_stream_V_keep_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="output_stream_V_strb_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="output_stream_V_last_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="grayscale_kernel_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="grp_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_grayscale_kernel_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="62" slack="1"/>
<pin id="79" dir="0" index="2" bw="32" slack="3"/>
<pin id="80" dir="0" index="3" bw="32" slack="1"/>
<pin id="81" dir="0" index="4" bw="32" slack="0"/>
<pin id="82" dir="0" index="5" bw="4" slack="0"/>
<pin id="83" dir="0" index="6" bw="4" slack="0"/>
<pin id="84" dir="0" index="7" bw="1" slack="0"/>
<pin id="85" dir="0" index="8" bw="32" slack="1"/>
<pin id="86" dir="0" index="9" bw="32" slack="0"/>
<pin id="87" dir="0" index="10" bw="4" slack="0"/>
<pin id="88" dir="0" index="11" bw="4" slack="0"/>
<pin id="89" dir="0" index="12" bw="1" slack="0"/>
<pin id="90" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln12/5 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="31" slack="0"/>
<pin id="102" dir="0" index="1" bw="31" slack="0"/>
<pin id="103" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln12/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="trunc_ln12_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln12/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="trunc_ln12_1_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln12_1/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="empty_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="smax_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="31" slack="0"/>
<pin id="121" dir="0" index="2" bw="31" slack="0"/>
<pin id="122" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="smax/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="empty_17_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_17/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="smax1_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="31" slack="0"/>
<pin id="135" dir="0" index="2" bw="31" slack="0"/>
<pin id="136" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="smax1/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="zext_ln12_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="31" slack="1"/>
<pin id="142" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="zext_ln12_1_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="31" slack="1"/>
<pin id="146" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_1/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="sub_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="2"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub/4 "/>
</bind>
</comp>

<comp id="153" class="1004" name="sub22_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="2"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub22/4 "/>
</bind>
</comp>

<comp id="158" class="1005" name="height_read_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="2"/>
<pin id="160" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="height_read "/>
</bind>
</comp>

<comp id="163" class="1005" name="width_read_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="2"/>
<pin id="165" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="width_read "/>
</bind>
</comp>

<comp id="169" class="1005" name="smax_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="31" slack="1"/>
<pin id="171" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="smax "/>
</bind>
</comp>

<comp id="174" class="1005" name="smax1_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="31" slack="1"/>
<pin id="176" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="smax1 "/>
</bind>
</comp>

<comp id="179" class="1005" name="zext_ln12_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="62" slack="1"/>
<pin id="181" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln12 "/>
</bind>
</comp>

<comp id="184" class="1005" name="zext_ln12_1_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="62" slack="1"/>
<pin id="186" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln12_1 "/>
</bind>
</comp>

<comp id="189" class="1005" name="sub_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="1"/>
<pin id="191" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub "/>
</bind>
</comp>

<comp id="194" class="1005" name="sub22_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="1"/>
<pin id="196" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub22 "/>
</bind>
</comp>

<comp id="199" class="1005" name="mul_ln12_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="62" slack="1"/>
<pin id="201" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln12 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="68"><net_src comp="20" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="20" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="91"><net_src comp="28" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="92"><net_src comp="4" pin="0"/><net_sink comp="76" pin=4"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="76" pin=5"/></net>

<net id="94"><net_src comp="8" pin="0"/><net_sink comp="76" pin=6"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="76" pin=7"/></net>

<net id="96"><net_src comp="12" pin="0"/><net_sink comp="76" pin=9"/></net>

<net id="97"><net_src comp="14" pin="0"/><net_sink comp="76" pin=10"/></net>

<net id="98"><net_src comp="16" pin="0"/><net_sink comp="76" pin=11"/></net>

<net id="99"><net_src comp="18" pin="0"/><net_sink comp="76" pin=12"/></net>

<net id="107"><net_src comp="70" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="64" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="64" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="22" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="112" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="108" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="24" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="130"><net_src comp="70" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="22" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="126" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="104" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="24" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="143"><net_src comp="140" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="147"><net_src comp="144" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="152"><net_src comp="26" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="157"><net_src comp="26" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="161"><net_src comp="64" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="166"><net_src comp="70" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="168"><net_src comp="163" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="172"><net_src comp="118" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="177"><net_src comp="132" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="182"><net_src comp="140" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="187"><net_src comp="144" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="192"><net_src comp="148" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="76" pin=3"/></net>

<net id="197"><net_src comp="153" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="76" pin=8"/></net>

<net id="202"><net_src comp="100" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="76" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_stream_V_data_V | {5 6 }
	Port: output_stream_V_keep_V | {5 6 }
	Port: output_stream_V_strb_V | {5 6 }
	Port: output_stream_V_last_V | {5 6 }
 - Input state : 
	Port: grayscale_kernel : width | {1 }
	Port: grayscale_kernel : height | {1 }
	Port: grayscale_kernel : input_stream_V_data_V | {5 6 }
	Port: grayscale_kernel : input_stream_V_keep_V | {5 6 }
	Port: grayscale_kernel : input_stream_V_strb_V | {5 6 }
	Port: grayscale_kernel : input_stream_V_last_V | {5 6 }
  - Chain level:
	State 1
	State 2
		smax : 1
		smax1 : 1
	State 3
		mul_ln12 : 1
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                           Functional Unit                           |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_grayscale_kernel_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2_fu_76 |    13   |  4.764  |   1557  |   2602  |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|    mul   |                              grp_fu_100                             |    4    |    0    |   141   |    48   |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                             empty_fu_112                            |    0    |    0    |    0    |    39   |
|          |                           empty_17_fu_126                           |    0    |    0    |    0    |    39   |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|    add   |                              sub_fu_148                             |    0    |    0    |    0    |    39   |
|          |                             sub22_fu_153                            |    0    |    0    |    0    |    39   |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|  select  |                             smax_fu_118                             |    0    |    0    |    0    |    31   |
|          |                             smax1_fu_132                            |    0    |    0    |    0    |    31   |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                            grp_read_fu_64                           |    0    |    0    |    0    |    0    |
|          |                            grp_read_fu_70                           |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                          trunc_ln12_fu_104                          |    0    |    0    |    0    |    0    |
|          |                         trunc_ln12_1_fu_108                         |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|   zext   |                           zext_ln12_fu_140                          |    0    |    0    |    0    |    0    |
|          |                          zext_ln12_1_fu_144                         |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                     |    17   |  4.764  |   1698  |   2868  |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|height_read_reg_158|   32   |
|  mul_ln12_reg_199 |   62   |
|   smax1_reg_174   |   31   |
|    smax_reg_169   |   31   |
|   sub22_reg_194   |   32   |
|    sub_reg_189    |   32   |
| width_read_reg_163|   32   |
|zext_ln12_1_reg_184|   62   |
| zext_ln12_reg_179 |   62   |
+-------------------+--------+
|       Total       |   376  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------|------|------|------|--------||---------||---------||---------|
| grp_fu_100 |  p0  |   2  |  31  |   62   ||    0    ||    9    |
| grp_fu_100 |  p1  |   2  |  31  |   62   ||    0    ||    9    |
|------------|------|------|------|--------||---------||---------||---------|
|    Total   |      |      |      |   124  ||  3.176  ||    0    ||    18   |
|------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   17   |    4   |  1698  |  2868  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    0   |   18   |
|  Register |    -   |    -   |   376  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   17   |    7   |  2074  |  2886  |
+-----------+--------+--------+--------+--------+
