Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Aug 18 12:18:51 2024
| Host         : Naboo running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              57 |           31 |
| Yes          | No                    | No                     |             129 |           52 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+---------------------------------------------------------------+--------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                         Enable Signal                         |              Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+---------------------------------------------------------------+--------------------------------------------+------------------+----------------+--------------+
|  ap_clk      |                                                               |                                            |                6 |              8 |         1.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg_0       |                                            |                4 |             16 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/aw_hs                    |                                            |                6 |             17 |         2.83 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_start_pc[31]_i_1_n_0 | bd_0_i/hls_inst/inst/control_s_axi_U/SR[0] |               12 |             32 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/rdata[31]_i_1_n_0        |                                            |               25 |             32 |         1.28 |
|  ap_clk      |                                                               | bd_0_i/hls_inst/inst/control_s_axi_U/SR[0] |               31 |             57 |         1.84 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state2                         |                                            |               17 |             64 |         3.76 |
+--------------+---------------------------------------------------------------+--------------------------------------------+------------------+----------------+--------------+


