
examples/c/sapi/app/build/example.elf:     file format elf32-littlearm
examples/c/sapi/app/build/example.elf
architecture: armv7e-m, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x1a000e79

Program Header:
0x70000001 off    0x00011874 vaddr 0x1a001874 paddr 0x1a001874 align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x00010048 vaddr 0x10000048 paddr 0x10000048 align 2**16
         filesz 0x00000000 memsz 0x00000028 flags rw-
    LOAD off    0x00010000 vaddr 0x1a000000 paddr 0x1a000000 align 2**16
         filesz 0x0000187c memsz 0x0000187c flags r-x
    LOAD off    0x00020000 vaddr 0x10000000 paddr 0x1a00187c align 2**16
         filesz 0x00000048 memsz 0x00000048 flags rw-
private flags = 5000200: [Version5 EABI] [soft-float ABI]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001874  1a000000  1a000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000048  10000000  1a00187c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .data_RAM2    00000000  10080000  10080000  00020048  2**2
                  CONTENTS
  3 .data_RAM3    00000000  20000000  20000000  00020048  2**2
                  CONTENTS
  4 .data_RAM4    00000000  20008000  20008000  00020048  2**2
                  CONTENTS
  5 .data_RAM5    00000000  2000c000  2000c000  00020048  2**2
                  CONTENTS
  6 .bss          00000028  10000048  10000048  00010048  2**3
                  ALLOC
  7 .bss_RAM2     00000000  10080000  10080000  00020048  2**2
                  CONTENTS
  8 .bss_RAM3     00000000  20000000  20000000  00020048  2**2
                  CONTENTS
  9 .bss_RAM4     00000000  20008000  20008000  00020048  2**2
                  CONTENTS
 10 .bss_RAM5     00000000  2000c000  2000c000  00020048  2**2
                  CONTENTS
 11 .ARM.exidx    00000008  1a001874  1a001874  00011874  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 12 .uninit_RESERVED 00000000  10000000  10000000  00020048  2**2
                  CONTENTS
 13 .noinit_RAM2  00000000  10080000  10080000  00020048  2**2
                  CONTENTS
 14 .noinit_RAM3  00000000  20000000  20000000  00020048  2**2
                  CONTENTS
 15 .noinit_RAM4  00000000  20008000  20008000  00020048  2**2
                  CONTENTS
 16 .noinit_RAM5  00000000  2000c000  2000c000  00020048  2**2
                  CONTENTS
 17 .noinit       00000000  10000070  10000070  00020048  2**2
                  CONTENTS
 18 .comment      00000068  00000000  00000000  00020048  2**0
                  CONTENTS, READONLY
 19 .ARM.attributes 0000002c  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000000c4  00000000  00000000  000200dc  2**2
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
1a000000 l    d  .text	00000000 .text
10000000 l    d  .data	00000000 .data
10080000 l    d  .data_RAM2	00000000 .data_RAM2
20000000 l    d  .data_RAM3	00000000 .data_RAM3
20008000 l    d  .data_RAM4	00000000 .data_RAM4
2000c000 l    d  .data_RAM5	00000000 .data_RAM5
10000048 l    d  .bss	00000000 .bss
10080000 l    d  .bss_RAM2	00000000 .bss_RAM2
20000000 l    d  .bss_RAM3	00000000 .bss_RAM3
20008000 l    d  .bss_RAM4	00000000 .bss_RAM4
2000c000 l    d  .bss_RAM5	00000000 .bss_RAM5
1a001874 l    d  .ARM.exidx	00000000 .ARM.exidx
10000000 l    d  .uninit_RESERVED	00000000 .uninit_RESERVED
10080000 l    d  .noinit_RAM2	00000000 .noinit_RAM2
20000000 l    d  .noinit_RAM3	00000000 .noinit_RAM3
20008000 l    d  .noinit_RAM4	00000000 .noinit_RAM4
2000c000 l    d  .noinit_RAM5	00000000 .noinit_RAM5
10000070 l    d  .noinit	00000000 .noinit
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 armv7m_startup.c
00000000 l    df *ABS*	00000000 vendor_interrupt.c
00000000 l    df *ABS*	00000000 crp.c
00000000 l    df *ABS*	00000000 board_sysinit.c
1a00162c l     O .text	00000074 pinmuxing
00000000 l    df *ABS*	00000000 board.c
1a0016a4 l     O .text	00000008 GpioButtons
1a0016ac l     O .text	0000000c GpioLeds
1a0016b8 l     O .text	00000012 GpioPorts
00000000 l    df *ABS*	00000000 sysinit.c
00000000 l    df *ABS*	00000000 gpio_18xx_43xx.c
00000000 l    df *ABS*	00000000 chip_18xx_43xx.c
00000000 l    df *ABS*	00000000 clock_18xx_43xx.c
1a000538 l     F .text	000000ac pll_calc_divs
1a000870 l     F .text	00000034 Chip_Clock_GetDivRate.isra.0
10000048 l     O .bss	00000008 audio_usb_pll_freq
1a0016d8 l     O .text	0000006c periph_to_base
00000000 l    df *ABS*	00000000 ssp_18xx_43xx.c
00000000 l    df *ABS*	00000000 uart_18xx_43xx.c
00000000 l    df *ABS*	00000000 i2c_18xx_43xx.c
10000000 l     O .data	00000038 i2c
00000000 l    df *ABS*	00000000 adc_18xx_43xx.c
00000000 l    df *ABS*	00000000 sysinit_18xx_43xx.c
1a001744 l     O .text	00000048 InitClkStates
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 sapi_cyclesCounter.c
10000038 l     O .data	00000004 ClockSpeed
00000000 l    df *ABS*	00000000 sapi_gpio.c
00000000 l    df *ABS*	00000000 sapi_tick.c
10000050 l     O .bss	00000004 callBackFuncParams
10000058 l     O .bss	00000008 tickCounter
10000060 l     O .bss	00000004 tickHookFunction
00000000 l    df *ABS*	00000000 sapi_usb_device.c
10000064 l     O .bss	00000004 g_hUsb
00000000 l    df *ABS*	00000000 sapi_board.c
00000000 l    df *ABS*	00000000 sapi_delay.c
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 
1a001874 l       .bss_RAM5	00000000 __init_array_end
1a001874 l       .bss_RAM5	00000000 __preinit_array_end
1a001874 l       .bss_RAM5	00000000 __init_array_start
1a001874 l       .bss_RAM5	00000000 __preinit_array_start
1a000178  w    F .text	00000002 TIMER2_IRQHandler
1a000194  w    F .text	00000002 DebugMon_Handler
1a000178  w    F .text	00000002 RIT_IRQHandler
1a080000 g       *ABS*	00000000 __top_MFlashA512
1a000178  w    F .text	00000002 ADCHS_IRQHandler
1a000114 g       .text	00000000 __section_table_start
1a000178  w    F .text	00000002 FLASH_EEPROM_IRQHandler
1a000178  w    F .text	00000002 I2C0_IRQHandler
1a000180  w    F .text	00000002 HardFault_Handler
1a000000 g       *ABS*	00000000 __vectors_start__
1a000d1c g     F .text	00000008 Chip_ADC_SetResolution
1a001140 g     F .text	00000034 SysTick_Handler
1a000e74  w    F .text	00000002 initialise_monitor_handles
1a000178  w    F .text	00000002 SDIO_IRQHandler
1a000178  w    F .text	00000002 ATIMER_IRQHandler
1a000198  w    F .text	00000002 PendSV_Handler
1a00017c  w    F .text	00000002 NMI_Handler
1a00187c g       .ARM.exidx	00000000 __exidx_end
1a000150 g       .text	00000000 __data_section_table_end
1a000178  w    F .text	00000002 I2C1_IRQHandler
1a000178  w    F .text	00000002 UART1_IRQHandler
1a000178  w    F .text	00000002 GPIO5_IRQHandler
1a000178  w    F .text	00000002 CAN1_IRQHandler
53ff69ee g       *ABS*	00000000 __valid_user_code_checksum
1a00187c g       .ARM.exidx	00000000 _etext
1a000178  w    F .text	00000002 USB1_IRQHandler
1a000178  w    F .text	00000002 I2S0_IRQHandler
1a000178  w    F .text	00000002 TIMER3_IRQHandler
1a0008a4 g     F .text	00000024 Chip_Clock_GetBaseClocktHz
1a000178  w    F .text	00000002 UART0_IRQHandler
1a0001b8 g     F .text	00000010 bss_init
1a000178  w    F .text	00000002 SGPIO_IRQHandler
1a001240 g     F .text	00000000 .hidden __aeabi_uldivmod
10000070 g       .noinit	00000000 _noinit
10000068 g     O .bss	00000004 SystemCoreClock
1a000a6c g     F .text	00000068 Chip_UART_Init
1a000178  w    F .text	00000002 ADC0_IRQHandler
1a00018c  w    F .text	00000002 UsageFault_Handler
1a000970 g     F .text	00000058 Chip_Clock_GetRate
1a000178  w    F .text	00000002 GPIO6_IRQHandler
1a000300 g     F .text	00000054 Board_SetupClocking
20008000 g       *ABS*	00000000 __top_RamAHB32
1a001270 g     F .text	000002d0 .hidden __udivmoddi4
1a0016a0 g     O .text	00000004 ExtRateIn
1a000178  w    F .text	00000002 IntDefaultHandler
1a000300 g       .text	00000000 __CRP_WORD_END__
1a000178  w    F .text	00000002 GPIO1_IRQHandler
1a000178  w    F .text	00000002 SSP0_IRQHandler
1a001874 g       .ARM.exidx	00000000 __exidx_start
1a0002fc g     O .text	00000004 CRP_WORD
1a001544 g     F .text	00000048 __libc_init_array
1a000178  w    F .text	00000002 ADC1_IRQHandler
1a0003b4 g     F .text	00000134 Board_Init
1a000f50  w    F .text	00000002 _init
1a000114 g       .text	00000000 __data_section_table
1a000178  w    F .text	00000002 RTC_IRQHandler
10000070 g       .bss	00000000 _ebss
1a000178  w    F .text	00000002 TIMER0_IRQHandler
1a000e78 g     F .text	000000d4 Reset_Handler
1a0010b8 g     F .text	0000007c tickInit
20010000 g       *ABS*	00000000 __top_RamAHB_ETB16
1a000178  w    F .text	00000002 SPI_IRQHandler
1a000c1c g     F .text	0000002c Chip_I2C_SetClockRate
1a000178  w    F .text	00000002 LCD_IRQHandler
1a0005e4 g     F .text	00000048 Chip_Clock_EnableCrystal
10008000 g       *ABS*	00000000 __top_RamLoc32
1a0001a0 g     F .text	00000016 data_init
1a000178  w    F .text	00000002 TIMER1_IRQHandler
1a000bfc g     F .text	00000020 Chip_I2C_Init
1a000178  w    F .text	00000002 UART2_IRQHandler
1a000810 g     F .text	00000060 Chip_Clock_GetMainPLLHz
1a00178c g     O .text	000000e6 gpioPinsInit
1a001078 g     F .text	00000040 gpioToggle
1a000178  w    F .text	00000002 GPIO2_IRQHandler
10000048 g       .bss	00000000 _bss
1a000cac g     F .text	00000070 Chip_ADC_SetSampleRate
1a000178  w    F .text	00000002 I2S1_IRQHandler
1a0009c8 g     F .text	00000058 Chip_SSP_SetBitRate
1a000520 g     F .text	00000002 Chip_GPIO_Init
1a0016cc g     O .text	00000004 OscRateIn
10000070 g       .noinit	00000000 _end_noinit
10008000 g       *ABS*	00000000 _vStackTop
1a000178  w    F .text	00000002 SSP1_IRQHandler
1a000178 g       .text	00000000 __bss_section_table_end
1a000f88 g     F .text	000000f0 gpioInit
1a001540  w    F .text	00000002 .hidden __aeabi_ldiv0
1a001174 g     F .text	00000018 USB0_IRQHandler
1a000178  w    F .text	00000002 GPIO3_IRQHandler
1a000178  w    F .text	00000002 SCT_IRQHandler
1a0002fc g       .text	00000000 __CRP_WORD_START__
1a00158c g     F .text	000000a0 memset
1a000184  w    F .text	00000002 MemManage_Handler
1a000f54 g     F .text	00000016 main
1a000178  w    F .text	00000002 WDT_IRQHandler
2000c000 g       *ABS*	00000000 __top_RamAHB16
1008a000 g       *ABS*	00000000 __top_RamLoc40
1a000190  w    F .text	00000002 SVC_Handler
1a000908 g     F .text	00000034 Chip_Clock_EnableOpts
1a000178  w    F .text	00000002 GPIO7_IRQHandler
1a00062c g     F .text	000000a8 Chip_Clock_GetClockInputHz
1a0006d4 g     F .text	0000013c Chip_Clock_CalcMainPLLValue
1a0004e8 g     F .text	00000038 SystemInit
1a000178  w    F .text	00000002 SPIFI_IRQHandler
1a001204 g     F .text	0000003c delay
1a000178  w    F .text	00000002 QEI_IRQHandler
1a000150 g       .text	00000000 __bss_section_table
1a000f4c  w    F .text	00000002 _fini
1a000c48 g     F .text	00000064 Chip_ADC_Init
1000006c g     O .bss	00000004 g_pUsbApi
1a000ad4 g     F .text	0000010c Chip_UART_SetBaudFDR
1a001134 g     F .text	0000000c tickRead
10000040 g     O .data	00000008 tickRateMS
1a000178  w    F .text	00000002 ETH_IRQHandler
10000000 g       .uninit_RESERVED	00000000 _end_uninit_RESERVED
1a000178  w    F .text	00000002 CAN0_IRQHandler
10000000 g       .data	00000000 _data
1a000178 g       .text	00000000 __section_table_end
1a000a20 g     F .text	0000004c Chip_SSP_Init
1a000178  w    F .text	00000002 GINT0_IRQHandler
1a000178  w    F .text	00000002 DAC_IRQHandler
1a000390 g     F .text	00000024 Board_Debug_Init
10000048 g       .data	00000000 _edata
1a000be0 g     F .text	0000001c Chip_I2C_EventHandler
1a000178  w    F .text	00000002 M0SUB_IRQHandler
1a000d24 g     F .text	00000150 Chip_SetupCoreClock
1a000178  w    F .text	00000002 GPIO0_IRQHandler
1a000000 g     O .text	00000040 g_pfnVectors
1a000524 g     F .text	00000014 SystemCoreClockUpdate
1a000178  w    F .text	00000002 DMA_IRQHandler
1a000178  w    F .text	00000002 EVRT_IRQHandler
1b080000 g       *ABS*	00000000 __top_MFlashB512
1a001540  w    F .text	00000002 .hidden __aeabi_idiv0
1a000188  w    F .text	00000002 BusFault_Handler
1a00093c g     F .text	00000034 Chip_Clock_Enable
1a000178  w    F .text	00000002 UART3_IRQHandler
1a000178  w    F .text	00000002 MCPWM_IRQHandler
1a000178  w    F .text	00000002 M0APP_IRQHandler
1a00118c g     F .text	00000078 boardInit
1a000040 g     O .text	000000d4 g_pfnVendorVectors
1a000178  w    F .text	00000002 GINT1_IRQHandler
1a0008c8 g     F .text	00000040 Chip_Clock_SetBaseClock
1a000f6c g     F .text	0000001c cyclesCounterInit
1a000178  w    F .text	00000002 GPIO4_IRQHandler
1a000354 g     F .text	0000003c Board_SystemInit



Disassembly of section .text:

1a000000 <g_pfnVectors>:
1a000000:	00 80 00 10 79 0e 00 1a 7d 01 00 1a 81 01 00 1a     ....y...}.......
1a000010:	85 01 00 1a 89 01 00 1a 8d 01 00 1a ee 69 ff 53     .............i.S
	...
1a00002c:	91 01 00 1a 95 01 00 1a 00 00 00 00 99 01 00 1a     ................
1a00003c:	41 11 00 1a                                         A...

1a000040 <g_pfnVendorVectors>:
1a000040:	79 01 00 1a 79 01 00 1a 79 01 00 1a 00 00 00 00     y...y...y.......
1a000050:	79 01 00 1a 79 01 00 1a 79 01 00 1a 79 01 00 1a     y...y...y...y...
1a000060:	75 11 00 1a 79 01 00 1a 79 01 00 1a 79 01 00 1a     u...y...y...y...
1a000070:	79 01 00 1a 79 01 00 1a 79 01 00 1a 79 01 00 1a     y...y...y...y...
1a000080:	79 01 00 1a 79 01 00 1a 79 01 00 1a 79 01 00 1a     y...y...y...y...
1a000090:	79 01 00 1a 79 01 00 1a 79 01 00 1a 79 01 00 1a     y...y...y...y...
1a0000a0:	79 01 00 1a 79 01 00 1a 79 01 00 1a 79 01 00 1a     y...y...y...y...
1a0000b0:	79 01 00 1a 79 01 00 1a 79 01 00 1a 79 01 00 1a     y...y...y...y...
1a0000c0:	79 01 00 1a 79 01 00 1a 79 01 00 1a 79 01 00 1a     y...y...y...y...
1a0000d0:	79 01 00 1a 79 01 00 1a 79 01 00 1a 79 01 00 1a     y...y...y...y...
1a0000e0:	79 01 00 1a 79 01 00 1a 79 01 00 1a 79 01 00 1a     y...y...y...y...
1a0000f0:	00 00 00 00 79 01 00 1a 79 01 00 1a 79 01 00 1a     ....y...y...y...
1a000100:	00 00 00 00 79 01 00 1a 79 01 00 1a 79 01 00 1a     ....y...y...y...
1a000110:	79 01 00 1a                                         y...

1a000114 <__data_section_table>:
1a000114:	1a00187c 	.word	0x1a00187c
1a000118:	10000000 	.word	0x10000000
1a00011c:	00000048 	.word	0x00000048
1a000120:	1a00187c 	.word	0x1a00187c
1a000124:	10080000 	.word	0x10080000
1a000128:	00000000 	.word	0x00000000
1a00012c:	1a00187c 	.word	0x1a00187c
1a000130:	20000000 	.word	0x20000000
1a000134:	00000000 	.word	0x00000000
1a000138:	1a00187c 	.word	0x1a00187c
1a00013c:	20008000 	.word	0x20008000
1a000140:	00000000 	.word	0x00000000
1a000144:	1a00187c 	.word	0x1a00187c
1a000148:	2000c000 	.word	0x2000c000
1a00014c:	00000000 	.word	0x00000000

1a000150 <__bss_section_table>:
1a000150:	10000048 	.word	0x10000048
1a000154:	00000028 	.word	0x00000028
1a000158:	10080000 	.word	0x10080000
1a00015c:	00000000 	.word	0x00000000
1a000160:	20000000 	.word	0x20000000
1a000164:	00000000 	.word	0x00000000
1a000168:	20008000 	.word	0x20008000
1a00016c:	00000000 	.word	0x00000000
1a000170:	2000c000 	.word	0x2000c000
1a000174:	00000000 	.word	0x00000000

1a000178 <ADC0_IRQHandler>:
1a000178:	e7fe      	b.n	1a000178 <ADC0_IRQHandler>
1a00017a:	bf00      	nop

1a00017c <NMI_Handler>:
1a00017c:	e7fe      	b.n	1a00017c <NMI_Handler>
1a00017e:	bf00      	nop

1a000180 <HardFault_Handler>:
1a000180:	e7fe      	b.n	1a000180 <HardFault_Handler>
1a000182:	bf00      	nop

1a000184 <MemManage_Handler>:
1a000184:	e7fe      	b.n	1a000184 <MemManage_Handler>
1a000186:	bf00      	nop

1a000188 <BusFault_Handler>:
1a000188:	e7fe      	b.n	1a000188 <BusFault_Handler>
1a00018a:	bf00      	nop

1a00018c <UsageFault_Handler>:
1a00018c:	e7fe      	b.n	1a00018c <UsageFault_Handler>
1a00018e:	bf00      	nop

1a000190 <SVC_Handler>:
1a000190:	e7fe      	b.n	1a000190 <SVC_Handler>
1a000192:	bf00      	nop

1a000194 <DebugMon_Handler>:
1a000194:	e7fe      	b.n	1a000194 <DebugMon_Handler>
1a000196:	bf00      	nop

1a000198 <PendSV_Handler>:
1a000198:	e7fe      	b.n	1a000198 <PendSV_Handler>
1a00019a:	bf00      	nop
1a00019c:	e7fe      	b.n	1a00019c <PendSV_Handler+0x4>
1a00019e:	bf00      	nop

1a0001a0 <data_init>:
1a0001a0:	b142      	cbz	r2, 1a0001b4 <data_init+0x14>
1a0001a2:	b410      	push	{r4}
1a0001a4:	2300      	movs	r3, #0
1a0001a6:	58c4      	ldr	r4, [r0, r3]
1a0001a8:	50cc      	str	r4, [r1, r3]
1a0001aa:	3304      	adds	r3, #4
1a0001ac:	429a      	cmp	r2, r3
1a0001ae:	d8fa      	bhi.n	1a0001a6 <data_init+0x6>
1a0001b0:	bc10      	pop	{r4}
1a0001b2:	4770      	bx	lr
1a0001b4:	4770      	bx	lr
1a0001b6:	bf00      	nop

1a0001b8 <bss_init>:
1a0001b8:	b129      	cbz	r1, 1a0001c6 <bss_init+0xe>
1a0001ba:	2300      	movs	r3, #0
1a0001bc:	461a      	mov	r2, r3
1a0001be:	50c2      	str	r2, [r0, r3]
1a0001c0:	3304      	adds	r3, #4
1a0001c2:	4299      	cmp	r1, r3
1a0001c4:	d8fb      	bhi.n	1a0001be <bss_init+0x6>
1a0001c6:	4770      	bx	lr
1a0001c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001fc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000200:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000204:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000208:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00020c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000210:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000214:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000218:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00021c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000220:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000224:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000228:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00022c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000230:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000234:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000238:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00023c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000240:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000244:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000248:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00024c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000250:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000254:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000258:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00025c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000260:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000264:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000268:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00026c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000270:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000274:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000278:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00027c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000280:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000284:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000288:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00028c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000290:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000294:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000298:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00029c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ac:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff

1a0002fc <CRP_WORD>:
1a0002fc:	ffff ffff                                   ....

1a000300 <Board_SetupClocking>:
1a000300:	b510      	push	{r4, lr}
1a000302:	4c12      	ldr	r4, [pc, #72]	; (1a00034c <Board_SetupClocking+0x4c>)
1a000304:	4912      	ldr	r1, [pc, #72]	; (1a000350 <Board_SetupClocking+0x50>)
1a000306:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
1a00030a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a00030e:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a000312:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
1a000316:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
1a00031a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a00031e:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a000322:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
1a000326:	2201      	movs	r2, #1
1a000328:	2006      	movs	r0, #6
1a00032a:	f000 fcfb 	bl	1a000d24 <Chip_SetupCoreClock>
1a00032e:	2301      	movs	r3, #1
1a000330:	461a      	mov	r2, r3
1a000332:	4618      	mov	r0, r3
1a000334:	210f      	movs	r1, #15
1a000336:	f000 fac7 	bl	1a0008c8 <Chip_Clock_SetBaseClock>
1a00033a:	6863      	ldr	r3, [r4, #4]
1a00033c:	f023 030c 	bic.w	r3, r3, #12
1a000340:	6063      	str	r3, [r4, #4]
1a000342:	6863      	ldr	r3, [r4, #4]
1a000344:	f043 0303 	orr.w	r3, r3, #3
1a000348:	6063      	str	r3, [r4, #4]
1a00034a:	bd10      	pop	{r4, pc}
1a00034c:	40043000 	.word	0x40043000
1a000350:	0c28cb00 	.word	0x0c28cb00

1a000354 <Board_SystemInit>:
1a000354:	4b0c      	ldr	r3, [pc, #48]	; (1a000388 <Board_SystemInit+0x34>)
1a000356:	b430      	push	{r4, r5}
1a000358:	2044      	movs	r0, #68	; 0x44
1a00035a:	4d0c      	ldr	r5, [pc, #48]	; (1a00038c <Board_SystemInit+0x38>)
1a00035c:	f103 0474 	add.w	r4, r3, #116	; 0x74
1a000360:	2200      	movs	r2, #0
1a000362:	2102      	movs	r1, #2
1a000364:	e005      	b.n	1a000372 <Board_SystemInit+0x1e>
1a000366:	f813 1c04 	ldrb.w	r1, [r3, #-4]
1a00036a:	f813 2c03 	ldrb.w	r2, [r3, #-3]
1a00036e:	f833 0c02 	ldrh.w	r0, [r3, #-2]
1a000372:	eb02 1241 	add.w	r2, r2, r1, lsl #5
1a000376:	3304      	adds	r3, #4
1a000378:	42a3      	cmp	r3, r4
1a00037a:	f845 0022 	str.w	r0, [r5, r2, lsl #2]
1a00037e:	d1f2      	bne.n	1a000366 <Board_SystemInit+0x12>
1a000380:	bc30      	pop	{r4, r5}
1a000382:	f7ff bfbd 	b.w	1a000300 <Board_SetupClocking>
1a000386:	bf00      	nop
1a000388:	1a001630 	.word	0x1a001630
1a00038c:	40086000 	.word	0x40086000

1a000390 <Board_Debug_Init>:
1a000390:	b510      	push	{r4, lr}
1a000392:	4c07      	ldr	r4, [pc, #28]	; (1a0003b0 <Board_Debug_Init+0x20>)
1a000394:	4620      	mov	r0, r4
1a000396:	f000 fb69 	bl	1a000a6c <Chip_UART_Init>
1a00039a:	4620      	mov	r0, r4
1a00039c:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a0003a0:	f000 fb98 	bl	1a000ad4 <Chip_UART_SetBaudFDR>
1a0003a4:	2203      	movs	r2, #3
1a0003a6:	2301      	movs	r3, #1
1a0003a8:	60e2      	str	r2, [r4, #12]
1a0003aa:	65e3      	str	r3, [r4, #92]	; 0x5c
1a0003ac:	bd10      	pop	{r4, pc}
1a0003ae:	bf00      	nop
1a0003b0:	400c1000 	.word	0x400c1000

1a0003b4 <Board_Init>:
1a0003b4:	b5f0      	push	{r4, r5, r6, r7, lr}
1a0003b6:	b083      	sub	sp, #12
1a0003b8:	f7ff ffea 	bl	1a000390 <Board_Debug_Init>
1a0003bc:	4840      	ldr	r0, [pc, #256]	; (1a0004c0 <Board_Init+0x10c>)
1a0003be:	f000 f8af 	bl	1a000520 <Chip_GPIO_Init>
1a0003c2:	4a40      	ldr	r2, [pc, #256]	; (1a0004c4 <Board_Init+0x110>)
1a0003c4:	2100      	movs	r1, #0
1a0003c6:	f102 0512 	add.w	r5, r2, #18
1a0003ca:	2303      	movs	r3, #3
1a0003cc:	2401      	movs	r4, #1
1a0003ce:	e003      	b.n	1a0003d8 <Board_Init+0x24>
1a0003d0:	f812 3c02 	ldrb.w	r3, [r2, #-2]
1a0003d4:	f812 1c01 	ldrb.w	r1, [r2, #-1]
1a0003d8:	009b      	lsls	r3, r3, #2
1a0003da:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
1a0003de:	f503 2376 	add.w	r3, r3, #1007616	; 0xf6000
1a0003e2:	fa04 f101 	lsl.w	r1, r4, r1
1a0003e6:	6818      	ldr	r0, [r3, #0]
1a0003e8:	3202      	adds	r2, #2
1a0003ea:	ea20 0101 	bic.w	r1, r0, r1
1a0003ee:	4295      	cmp	r5, r2
1a0003f0:	6019      	str	r1, [r3, #0]
1a0003f2:	d1ed      	bne.n	1a0003d0 <Board_Init+0x1c>
1a0003f4:	4669      	mov	r1, sp
1a0003f6:	4834      	ldr	r0, [pc, #208]	; (1a0004c8 <Board_Init+0x114>)
1a0003f8:	4c34      	ldr	r4, [pc, #208]	; (1a0004cc <Board_Init+0x118>)
1a0003fa:	f000 fc25 	bl	1a000c48 <Chip_ADC_Init>
1a0003fe:	4669      	mov	r1, sp
1a000400:	4a33      	ldr	r2, [pc, #204]	; (1a0004d0 <Board_Init+0x11c>)
1a000402:	4831      	ldr	r0, [pc, #196]	; (1a0004c8 <Board_Init+0x114>)
1a000404:	f000 fc52 	bl	1a000cac <Chip_ADC_SetSampleRate>
1a000408:	2200      	movs	r2, #0
1a00040a:	4669      	mov	r1, sp
1a00040c:	482e      	ldr	r0, [pc, #184]	; (1a0004c8 <Board_Init+0x114>)
1a00040e:	f000 fc85 	bl	1a000d1c <Chip_ADC_SetResolution>
1a000412:	4620      	mov	r0, r4
1a000414:	f000 fb04 	bl	1a000a20 <Chip_SSP_Init>
1a000418:	6863      	ldr	r3, [r4, #4]
1a00041a:	492e      	ldr	r1, [pc, #184]	; (1a0004d4 <Board_Init+0x120>)
1a00041c:	f023 0304 	bic.w	r3, r3, #4
1a000420:	6063      	str	r3, [r4, #4]
1a000422:	6823      	ldr	r3, [r4, #0]
1a000424:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a000428:	f043 0307 	orr.w	r3, r3, #7
1a00042c:	6023      	str	r3, [r4, #0]
1a00042e:	4620      	mov	r0, r4
1a000430:	f000 faca 	bl	1a0009c8 <Chip_SSP_SetBitRate>
1a000434:	6863      	ldr	r3, [r4, #4]
1a000436:	f043 0302 	orr.w	r3, r3, #2
1a00043a:	6063      	str	r3, [r4, #4]
1a00043c:	2000      	movs	r0, #0
1a00043e:	f000 fbdd 	bl	1a000bfc <Chip_I2C_Init>
1a000442:	4b25      	ldr	r3, [pc, #148]	; (1a0004d8 <Board_Init+0x124>)
1a000444:	4925      	ldr	r1, [pc, #148]	; (1a0004dc <Board_Init+0x128>)
1a000446:	f640 0208 	movw	r2, #2056	; 0x808
1a00044a:	f8c3 2c84 	str.w	r2, [r3, #3204]	; 0xc84
1a00044e:	2000      	movs	r0, #0
1a000450:	f000 fbe4 	bl	1a000c1c <Chip_I2C_SetClockRate>
1a000454:	4922      	ldr	r1, [pc, #136]	; (1a0004e0 <Board_Init+0x12c>)
1a000456:	f8df e068 	ldr.w	lr, [pc, #104]	; 1a0004c0 <Board_Init+0x10c>
1a00045a:	2400      	movs	r4, #0
1a00045c:	f101 0c0a 	add.w	ip, r1, #10
1a000460:	4627      	mov	r7, r4
1a000462:	2205      	movs	r2, #5
1a000464:	2601      	movs	r6, #1
1a000466:	e002      	b.n	1a00046e <Board_Init+0xba>
1a000468:	788a      	ldrb	r2, [r1, #2]
1a00046a:	78cc      	ldrb	r4, [r1, #3]
1a00046c:	3102      	adds	r1, #2
1a00046e:	0093      	lsls	r3, r2, #2
1a000470:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
1a000474:	f503 2376 	add.w	r3, r3, #1007616	; 0xf6000
1a000478:	eb0e 1242 	add.w	r2, lr, r2, lsl #5
1a00047c:	681d      	ldr	r5, [r3, #0]
1a00047e:	fa06 f004 	lsl.w	r0, r6, r4
1a000482:	4328      	orrs	r0, r5
1a000484:	458c      	cmp	ip, r1
1a000486:	6018      	str	r0, [r3, #0]
1a000488:	5517      	strb	r7, [r2, r4]
1a00048a:	d1ed      	bne.n	1a000468 <Board_Init+0xb4>
1a00048c:	4a15      	ldr	r2, [pc, #84]	; (1a0004e4 <Board_Init+0x130>)
1a00048e:	2104      	movs	r1, #4
1a000490:	1d95      	adds	r5, r2, #6
1a000492:	2300      	movs	r3, #0
1a000494:	2401      	movs	r4, #1
1a000496:	009b      	lsls	r3, r3, #2
1a000498:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
1a00049c:	f503 2376 	add.w	r3, r3, #1007616	; 0xf6000
1a0004a0:	fa04 f101 	lsl.w	r1, r4, r1
1a0004a4:	6818      	ldr	r0, [r3, #0]
1a0004a6:	4295      	cmp	r5, r2
1a0004a8:	ea20 0101 	bic.w	r1, r0, r1
1a0004ac:	6019      	str	r1, [r3, #0]
1a0004ae:	d003      	beq.n	1a0004b8 <Board_Init+0x104>
1a0004b0:	7893      	ldrb	r3, [r2, #2]
1a0004b2:	78d1      	ldrb	r1, [r2, #3]
1a0004b4:	3202      	adds	r2, #2
1a0004b6:	e7ee      	b.n	1a000496 <Board_Init+0xe2>
1a0004b8:	f000 f834 	bl	1a000524 <SystemCoreClockUpdate>
1a0004bc:	b003      	add	sp, #12
1a0004be:	bdf0      	pop	{r4, r5, r6, r7, pc}
1a0004c0:	400f4000 	.word	0x400f4000
1a0004c4:	1a0016ba 	.word	0x1a0016ba
1a0004c8:	400e3000 	.word	0x400e3000
1a0004cc:	400c5000 	.word	0x400c5000
1a0004d0:	00061a80 	.word	0x00061a80
1a0004d4:	000186a0 	.word	0x000186a0
1a0004d8:	40086000 	.word	0x40086000
1a0004dc:	000f4240 	.word	0x000f4240
1a0004e0:	1a0016ac 	.word	0x1a0016ac
1a0004e4:	1a0016a4 	.word	0x1a0016a4

1a0004e8 <SystemInit>:
1a0004e8:	4a0a      	ldr	r2, [pc, #40]	; (1a000514 <SystemInit+0x2c>)
1a0004ea:	490b      	ldr	r1, [pc, #44]	; (1a000518 <SystemInit+0x30>)
1a0004ec:	b508      	push	{r3, lr}
1a0004ee:	4b0b      	ldr	r3, [pc, #44]	; (1a00051c <SystemInit+0x34>)
1a0004f0:	6091      	str	r1, [r2, #8]
1a0004f2:	691b      	ldr	r3, [r3, #16]
1a0004f4:	f403 637f 	and.w	r3, r3, #4080	; 0xff0
1a0004f8:	2b20      	cmp	r3, #32
1a0004fa:	d105      	bne.n	1a000508 <SystemInit+0x20>
1a0004fc:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
1a000500:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
1a000504:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
1a000508:	f7ff ff24 	bl	1a000354 <Board_SystemInit>
1a00050c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
1a000510:	f7ff bf50 	b.w	1a0003b4 <Board_Init>
1a000514:	e000ed00 	.word	0xe000ed00
1a000518:	1a000000 	.word	0x1a000000
1a00051c:	e000ef30 	.word	0xe000ef30

1a000520 <Chip_GPIO_Init>:
1a000520:	4770      	bx	lr
1a000522:	bf00      	nop

1a000524 <SystemCoreClockUpdate>:
1a000524:	b508      	push	{r3, lr}
1a000526:	2069      	movs	r0, #105	; 0x69
1a000528:	f000 fa22 	bl	1a000970 <Chip_Clock_GetRate>
1a00052c:	4b01      	ldr	r3, [pc, #4]	; (1a000534 <SystemCoreClockUpdate+0x10>)
1a00052e:	6018      	str	r0, [r3, #0]
1a000530:	bd08      	pop	{r3, pc}
1a000532:	bf00      	nop
1a000534:	10000068 	.word	0x10000068

1a000538 <pll_calc_divs>:
1a000538:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a00053c:	680b      	ldr	r3, [r1, #0]
1a00053e:	b083      	sub	sp, #12
1a000540:	f013 0280 	ands.w	r2, r3, #128	; 0x80
1a000544:	9000      	str	r0, [sp, #0]
1a000546:	9201      	str	r2, [sp, #4]
1a000548:	d044      	beq.n	1a0005d4 <pll_calc_divs+0x9c>
1a00054a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a00054e:	600b      	str	r3, [r1, #0]
1a000550:	f04f 0e00 	mov.w	lr, #0
1a000554:	694e      	ldr	r6, [r1, #20]
1a000556:	f8df 8084 	ldr.w	r8, [pc, #132]	; 1a0005dc <pll_calc_divs+0xa4>
1a00055a:	f8df b084 	ldr.w	fp, [pc, #132]	; 1a0005e0 <pll_calc_divs+0xa8>
1a00055e:	f8dd a000 	ldr.w	sl, [sp]
1a000562:	2701      	movs	r7, #1
1a000564:	f240 1901 	movw	r9, #257	; 0x101
1a000568:	f04f 0c00 	mov.w	ip, #0
1a00056c:	f10c 0c01 	add.w	ip, ip, #1
1a000570:	4634      	mov	r4, r6
1a000572:	2201      	movs	r2, #1
1a000574:	f1be 0f00 	cmp.w	lr, #0
1a000578:	d027      	beq.n	1a0005ca <pll_calc_divs+0x92>
1a00057a:	fa02 f30c 	lsl.w	r3, r2, ip
1a00057e:	fb06 f303 	mul.w	r3, r6, r3
1a000582:	fbb3 f3f7 	udiv	r3, r3, r7
1a000586:	4543      	cmp	r3, r8
1a000588:	d912      	bls.n	1a0005b0 <pll_calc_divs+0x78>
1a00058a:	455b      	cmp	r3, fp
1a00058c:	d814      	bhi.n	1a0005b8 <pll_calc_divs+0x80>
1a00058e:	9801      	ldr	r0, [sp, #4]
1a000590:	b9f0      	cbnz	r0, 1a0005d0 <pll_calc_divs+0x98>
1a000592:	fa23 f50c 	lsr.w	r5, r3, ip
1a000596:	9800      	ldr	r0, [sp, #0]
1a000598:	1b40      	subs	r0, r0, r5
1a00059a:	2800      	cmp	r0, #0
1a00059c:	bfb8      	it	lt
1a00059e:	4240      	neglt	r0, r0
1a0005a0:	4550      	cmp	r0, sl
1a0005a2:	d205      	bcs.n	1a0005b0 <pll_calc_divs+0x78>
1a0005a4:	e9c1 7c02 	strd	r7, ip, [r1, #8]
1a0005a8:	e9c1 5306 	strd	r5, r3, [r1, #24]
1a0005ac:	610a      	str	r2, [r1, #16]
1a0005ae:	4682      	mov	sl, r0
1a0005b0:	3201      	adds	r2, #1
1a0005b2:	454a      	cmp	r2, r9
1a0005b4:	4434      	add	r4, r6
1a0005b6:	d1dd      	bne.n	1a000574 <pll_calc_divs+0x3c>
1a0005b8:	f1bc 0f04 	cmp.w	ip, #4
1a0005bc:	d1d6      	bne.n	1a00056c <pll_calc_divs+0x34>
1a0005be:	3701      	adds	r7, #1
1a0005c0:	2f05      	cmp	r7, #5
1a0005c2:	d1d1      	bne.n	1a000568 <pll_calc_divs+0x30>
1a0005c4:	b003      	add	sp, #12
1a0005c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a0005ca:	fbb4 f3f7 	udiv	r3, r4, r7
1a0005ce:	e7da      	b.n	1a000586 <pll_calc_divs+0x4e>
1a0005d0:	461d      	mov	r5, r3
1a0005d2:	e7e0      	b.n	1a000596 <pll_calc_divs+0x5e>
1a0005d4:	f003 0e40 	and.w	lr, r3, #64	; 0x40
1a0005d8:	e7bc      	b.n	1a000554 <pll_calc_divs+0x1c>
1a0005da:	bf00      	nop
1a0005dc:	094c5eff 	.word	0x094c5eff
1a0005e0:	1312d000 	.word	0x1312d000

1a0005e4 <Chip_Clock_EnableCrystal>:
1a0005e4:	b082      	sub	sp, #8
1a0005e6:	4a0e      	ldr	r2, [pc, #56]	; (1a000620 <Chip_Clock_EnableCrystal+0x3c>)
1a0005e8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
1a0005ec:	9301      	str	r3, [sp, #4]
1a0005ee:	6993      	ldr	r3, [r2, #24]
1a0005f0:	6990      	ldr	r0, [r2, #24]
1a0005f2:	f023 0102 	bic.w	r1, r3, #2
1a0005f6:	4288      	cmp	r0, r1
1a0005f8:	bf18      	it	ne
1a0005fa:	6191      	strne	r1, [r2, #24]
1a0005fc:	4909      	ldr	r1, [pc, #36]	; (1a000624 <Chip_Clock_EnableCrystal+0x40>)
1a0005fe:	4a0a      	ldr	r2, [pc, #40]	; (1a000628 <Chip_Clock_EnableCrystal+0x44>)
1a000600:	6809      	ldr	r1, [r1, #0]
1a000602:	f023 0303 	bic.w	r3, r3, #3
1a000606:	4291      	cmp	r1, r2
1a000608:	4a05      	ldr	r2, [pc, #20]	; (1a000620 <Chip_Clock_EnableCrystal+0x3c>)
1a00060a:	bf88      	it	hi
1a00060c:	f043 0304 	orrhi.w	r3, r3, #4
1a000610:	6193      	str	r3, [r2, #24]
1a000612:	9b01      	ldr	r3, [sp, #4]
1a000614:	1e5a      	subs	r2, r3, #1
1a000616:	9201      	str	r2, [sp, #4]
1a000618:	2b00      	cmp	r3, #0
1a00061a:	d1fa      	bne.n	1a000612 <Chip_Clock_EnableCrystal+0x2e>
1a00061c:	b002      	add	sp, #8
1a00061e:	4770      	bx	lr
1a000620:	40050000 	.word	0x40050000
1a000624:	1a0016cc 	.word	0x1a0016cc
1a000628:	01312cff 	.word	0x01312cff

1a00062c <Chip_Clock_GetClockInputHz>:
1a00062c:	2810      	cmp	r0, #16
1a00062e:	d841      	bhi.n	1a0006b4 <Chip_Clock_GetClockInputHz+0x88>
1a000630:	e8df f000 	tbb	[pc, r0]
1a000634:	180e0c3d 	.word	0x180e0c3d
1a000638:	29264023 	.word	0x29264023
1a00063c:	40402f2c 	.word	0x40402f2c
1a000640:	3a373431 	.word	0x3a373431
1a000644:	09          	.byte	0x09
1a000645:	00          	.byte	0x00
1a000646:	2004      	movs	r0, #4
1a000648:	f000 b912 	b.w	1a000870 <Chip_Clock_GetDivRate.isra.0>
1a00064c:	481a      	ldr	r0, [pc, #104]	; (1a0006b8 <Chip_Clock_GetClockInputHz+0x8c>)
1a00064e:	4770      	bx	lr
1a000650:	4b1a      	ldr	r3, [pc, #104]	; (1a0006bc <Chip_Clock_GetClockInputHz+0x90>)
1a000652:	481b      	ldr	r0, [pc, #108]	; (1a0006c0 <Chip_Clock_GetClockInputHz+0x94>)
1a000654:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a000658:	f003 0307 	and.w	r3, r3, #7
1a00065c:	2b04      	cmp	r3, #4
1a00065e:	bf08      	it	eq
1a000660:	2000      	moveq	r0, #0
1a000662:	4770      	bx	lr
1a000664:	4b15      	ldr	r3, [pc, #84]	; (1a0006bc <Chip_Clock_GetClockInputHz+0x90>)
1a000666:	4a17      	ldr	r2, [pc, #92]	; (1a0006c4 <Chip_Clock_GetClockInputHz+0x98>)
1a000668:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a00066c:	4814      	ldr	r0, [pc, #80]	; (1a0006c0 <Chip_Clock_GetClockInputHz+0x94>)
1a00066e:	f003 0307 	and.w	r3, r3, #7
1a000672:	2b04      	cmp	r3, #4
1a000674:	bf08      	it	eq
1a000676:	4610      	moveq	r0, r2
1a000678:	4770      	bx	lr
1a00067a:	4b13      	ldr	r3, [pc, #76]	; (1a0006c8 <Chip_Clock_GetClockInputHz+0x9c>)
1a00067c:	6818      	ldr	r0, [r3, #0]
1a00067e:	4770      	bx	lr
1a000680:	4b12      	ldr	r3, [pc, #72]	; (1a0006cc <Chip_Clock_GetClockInputHz+0xa0>)
1a000682:	6818      	ldr	r0, [r3, #0]
1a000684:	4770      	bx	lr
1a000686:	4b12      	ldr	r3, [pc, #72]	; (1a0006d0 <Chip_Clock_GetClockInputHz+0xa4>)
1a000688:	6818      	ldr	r0, [r3, #0]
1a00068a:	4770      	bx	lr
1a00068c:	4b10      	ldr	r3, [pc, #64]	; (1a0006d0 <Chip_Clock_GetClockInputHz+0xa4>)
1a00068e:	6858      	ldr	r0, [r3, #4]
1a000690:	4770      	bx	lr
1a000692:	f000 b8bd 	b.w	1a000810 <Chip_Clock_GetMainPLLHz>
1a000696:	2000      	movs	r0, #0
1a000698:	f000 b8ea 	b.w	1a000870 <Chip_Clock_GetDivRate.isra.0>
1a00069c:	2001      	movs	r0, #1
1a00069e:	f000 b8e7 	b.w	1a000870 <Chip_Clock_GetDivRate.isra.0>
1a0006a2:	2002      	movs	r0, #2
1a0006a4:	f000 b8e4 	b.w	1a000870 <Chip_Clock_GetDivRate.isra.0>
1a0006a8:	2003      	movs	r0, #3
1a0006aa:	f000 b8e1 	b.w	1a000870 <Chip_Clock_GetDivRate.isra.0>
1a0006ae:	f44f 4000 	mov.w	r0, #32768	; 0x8000
1a0006b2:	4770      	bx	lr
1a0006b4:	2000      	movs	r0, #0
1a0006b6:	4770      	bx	lr
1a0006b8:	00b71b00 	.word	0x00b71b00
1a0006bc:	40043000 	.word	0x40043000
1a0006c0:	017d7840 	.word	0x017d7840
1a0006c4:	02faf080 	.word	0x02faf080
1a0006c8:	1a0016a0 	.word	0x1a0016a0
1a0006cc:	1a0016cc 	.word	0x1a0016cc
1a0006d0:	10000048 	.word	0x10000048

1a0006d4 <Chip_Clock_CalcMainPLLValue>:
1a0006d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a0006d8:	4605      	mov	r5, r0
1a0006da:	b098      	sub	sp, #96	; 0x60
1a0006dc:	7908      	ldrb	r0, [r1, #4]
1a0006de:	460c      	mov	r4, r1
1a0006e0:	f7ff ffa4 	bl	1a00062c <Chip_Clock_GetClockInputHz>
1a0006e4:	4b46      	ldr	r3, [pc, #280]	; (1a000800 <Chip_Clock_CalcMainPLLValue+0x12c>)
1a0006e6:	4a47      	ldr	r2, [pc, #284]	; (1a000804 <Chip_Clock_CalcMainPLLValue+0x130>)
1a0006e8:	6160      	str	r0, [r4, #20]
1a0006ea:	442b      	add	r3, r5
1a0006ec:	4293      	cmp	r3, r2
1a0006ee:	f200 8083 	bhi.w	1a0007f8 <Chip_Clock_CalcMainPLLValue+0x124>
1a0006f2:	4606      	mov	r6, r0
1a0006f4:	2800      	cmp	r0, #0
1a0006f6:	d07f      	beq.n	1a0007f8 <Chip_Clock_CalcMainPLLValue+0x124>
1a0006f8:	fbb5 f3f0 	udiv	r3, r5, r0
1a0006fc:	4942      	ldr	r1, [pc, #264]	; (1a000808 <Chip_Clock_CalcMainPLLValue+0x134>)
1a0006fe:	6123      	str	r3, [r4, #16]
1a000700:	2280      	movs	r2, #128	; 0x80
1a000702:	6022      	str	r2, [r4, #0]
1a000704:	428d      	cmp	r5, r1
1a000706:	f04f 0200 	mov.w	r2, #0
1a00070a:	e9c4 2202 	strd	r2, r2, [r4, #8]
1a00070e:	d903      	bls.n	1a000718 <Chip_Clock_CalcMainPLLValue+0x44>
1a000710:	fb03 f200 	mul.w	r2, r3, r0
1a000714:	42aa      	cmp	r2, r5
1a000716:	d04a      	beq.n	1a0007ae <Chip_Clock_CalcMainPLLValue+0xda>
1a000718:	225c      	movs	r2, #92	; 0x5c
1a00071a:	2100      	movs	r1, #0
1a00071c:	a801      	add	r0, sp, #4
1a00071e:	f000 ff35 	bl	1a00158c <memset>
1a000722:	7923      	ldrb	r3, [r4, #4]
1a000724:	f88d 3004 	strb.w	r3, [sp, #4]
1a000728:	2280      	movs	r2, #128	; 0x80
1a00072a:	4669      	mov	r1, sp
1a00072c:	4628      	mov	r0, r5
1a00072e:	9605      	str	r6, [sp, #20]
1a000730:	9200      	str	r2, [sp, #0]
1a000732:	f7ff ff01 	bl	1a000538 <pll_calc_divs>
1a000736:	9b06      	ldr	r3, [sp, #24]
1a000738:	429d      	cmp	r5, r3
1a00073a:	d040      	beq.n	1a0007be <Chip_Clock_CalcMainPLLValue+0xea>
1a00073c:	9a10      	ldr	r2, [sp, #64]	; 0x40
1a00073e:	6961      	ldr	r1, [r4, #20]
1a000740:	9115      	str	r1, [sp, #84]	; 0x54
1a000742:	1aeb      	subs	r3, r5, r3
1a000744:	ea83 76e3 	eor.w	r6, r3, r3, asr #31
1a000748:	f022 0240 	bic.w	r2, r2, #64	; 0x40
1a00074c:	7927      	ldrb	r7, [r4, #4]
1a00074e:	9210      	str	r2, [sp, #64]	; 0x40
1a000750:	a910      	add	r1, sp, #64	; 0x40
1a000752:	4628      	mov	r0, r5
1a000754:	eba6 76e3 	sub.w	r6, r6, r3, asr #31
1a000758:	f88d 7044 	strb.w	r7, [sp, #68]	; 0x44
1a00075c:	f7ff feec 	bl	1a000538 <pll_calc_divs>
1a000760:	9b16      	ldr	r3, [sp, #88]	; 0x58
1a000762:	429d      	cmp	r5, r3
1a000764:	d010      	beq.n	1a000788 <Chip_Clock_CalcMainPLLValue+0xb4>
1a000766:	4a29      	ldr	r2, [pc, #164]	; (1a00080c <Chip_Clock_CalcMainPLLValue+0x138>)
1a000768:	1aeb      	subs	r3, r5, r3
1a00076a:	ea83 77e3 	eor.w	r7, r3, r3, asr #31
1a00076e:	4295      	cmp	r5, r2
1a000770:	eba7 77e3 	sub.w	r7, r7, r3, asr #31
1a000774:	d932      	bls.n	1a0007dc <Chip_Clock_CalcMainPLLValue+0x108>
1a000776:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1a000778:	1aed      	subs	r5, r5, r3
1a00077a:	2d00      	cmp	r5, #0
1a00077c:	bfb8      	it	lt
1a00077e:	426d      	neglt	r5, r5
1a000780:	42ae      	cmp	r6, r5
1a000782:	dc1e      	bgt.n	1a0007c2 <Chip_Clock_CalcMainPLLValue+0xee>
1a000784:	42be      	cmp	r6, r7
1a000786:	dd1a      	ble.n	1a0007be <Chip_Clock_CalcMainPLLValue+0xea>
1a000788:	ae10      	add	r6, sp, #64	; 0x40
1a00078a:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
1a00078c:	4625      	mov	r5, r4
1a00078e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
1a000790:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
1a000794:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
1a000798:	68a2      	ldr	r2, [r4, #8]
1a00079a:	b36a      	cbz	r2, 1a0007f8 <Chip_Clock_CalcMainPLLValue+0x124>
1a00079c:	6923      	ldr	r3, [r4, #16]
1a00079e:	3a01      	subs	r2, #1
1a0007a0:	60a2      	str	r2, [r4, #8]
1a0007a2:	b34b      	cbz	r3, 1a0007f8 <Chip_Clock_CalcMainPLLValue+0x124>
1a0007a4:	68e2      	ldr	r2, [r4, #12]
1a0007a6:	b122      	cbz	r2, 1a0007b2 <Chip_Clock_CalcMainPLLValue+0xde>
1a0007a8:	3a01      	subs	r2, #1
1a0007aa:	60e2      	str	r2, [r4, #12]
1a0007ac:	e001      	b.n	1a0007b2 <Chip_Clock_CalcMainPLLValue+0xde>
1a0007ae:	4290      	cmp	r0, r2
1a0007b0:	d822      	bhi.n	1a0007f8 <Chip_Clock_CalcMainPLLValue+0x124>
1a0007b2:	3b01      	subs	r3, #1
1a0007b4:	6123      	str	r3, [r4, #16]
1a0007b6:	2000      	movs	r0, #0
1a0007b8:	b018      	add	sp, #96	; 0x60
1a0007ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a0007be:	466e      	mov	r6, sp
1a0007c0:	e7e3      	b.n	1a00078a <Chip_Clock_CalcMainPLLValue+0xb6>
1a0007c2:	42af      	cmp	r7, r5
1a0007c4:	dbe0      	blt.n	1a000788 <Chip_Clock_CalcMainPLLValue+0xb4>
1a0007c6:	f10d 0820 	add.w	r8, sp, #32
1a0007ca:	4645      	mov	r5, r8
1a0007cc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0007ce:	4626      	mov	r6, r4
1a0007d0:	c60f      	stmia	r6!, {r0, r1, r2, r3}
1a0007d2:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0007d6:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
1a0007da:	e7dd      	b.n	1a000798 <Chip_Clock_CalcMainPLLValue+0xc4>
1a0007dc:	f10d 0820 	add.w	r8, sp, #32
1a0007e0:	6963      	ldr	r3, [r4, #20]
1a0007e2:	930d      	str	r3, [sp, #52]	; 0x34
1a0007e4:	2240      	movs	r2, #64	; 0x40
1a0007e6:	4641      	mov	r1, r8
1a0007e8:	4628      	mov	r0, r5
1a0007ea:	9208      	str	r2, [sp, #32]
1a0007ec:	f7ff fea4 	bl	1a000538 <pll_calc_divs>
1a0007f0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1a0007f2:	429d      	cmp	r5, r3
1a0007f4:	d1c0      	bne.n	1a000778 <Chip_Clock_CalcMainPLLValue+0xa4>
1a0007f6:	e7e8      	b.n	1a0007ca <Chip_Clock_CalcMainPLLValue+0xf6>
1a0007f8:	f04f 30ff 	mov.w	r0, #4294967295
1a0007fc:	e7dc      	b.n	1a0007b8 <Chip_Clock_CalcMainPLLValue+0xe4>
1a0007fe:	bf00      	nop
1a000800:	ff6b3a10 	.word	0xff6b3a10
1a000804:	0b940510 	.word	0x0b940510
1a000808:	094c5eff 	.word	0x094c5eff
1a00080c:	068e7780 	.word	0x068e7780

1a000810 <Chip_Clock_GetMainPLLHz>:
1a000810:	b530      	push	{r4, r5, lr}
1a000812:	4d15      	ldr	r5, [pc, #84]	; (1a000868 <Chip_Clock_GetMainPLLHz+0x58>)
1a000814:	6c6c      	ldr	r4, [r5, #68]	; 0x44
1a000816:	b083      	sub	sp, #12
1a000818:	f3c4 6003 	ubfx	r0, r4, #24, #4
1a00081c:	f7ff ff06 	bl	1a00062c <Chip_Clock_GetClockInputHz>
1a000820:	4b12      	ldr	r3, [pc, #72]	; (1a00086c <Chip_Clock_GetMainPLLHz+0x5c>)
1a000822:	9301      	str	r3, [sp, #4]
1a000824:	6c2b      	ldr	r3, [r5, #64]	; 0x40
1a000826:	f013 0301 	ands.w	r3, r3, #1
1a00082a:	d019      	beq.n	1a000860 <Chip_Clock_GetMainPLLHz+0x50>
1a00082c:	ab02      	add	r3, sp, #8
1a00082e:	f3c4 2101 	ubfx	r1, r4, #8, #2
1a000832:	4419      	add	r1, r3
1a000834:	09a2      	lsrs	r2, r4, #6
1a000836:	ea42 12d4 	orr.w	r2, r2, r4, lsr #7
1a00083a:	f811 1c04 	ldrb.w	r1, [r1, #-4]
1a00083e:	f3c4 3301 	ubfx	r3, r4, #12, #2
1a000842:	f3c4 4407 	ubfx	r4, r4, #16, #8
1a000846:	3301      	adds	r3, #1
1a000848:	3401      	adds	r4, #1
1a00084a:	fbb0 f0f3 	udiv	r0, r0, r3
1a00084e:	07d3      	lsls	r3, r2, #31
1a000850:	bf5c      	itt	pl
1a000852:	0049      	lslpl	r1, r1, #1
1a000854:	fbb4 f4f1 	udivpl	r4, r4, r1
1a000858:	fb00 f004 	mul.w	r0, r0, r4
1a00085c:	b003      	add	sp, #12
1a00085e:	bd30      	pop	{r4, r5, pc}
1a000860:	4618      	mov	r0, r3
1a000862:	b003      	add	sp, #12
1a000864:	bd30      	pop	{r4, r5, pc}
1a000866:	bf00      	nop
1a000868:	40050000 	.word	0x40050000
1a00086c:	08040201 	.word	0x08040201

1a000870 <Chip_Clock_GetDivRate.isra.0>:
1a000870:	b538      	push	{r3, r4, r5, lr}
1a000872:	0083      	lsls	r3, r0, #2
1a000874:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
1a000878:	f503 23a0 	add.w	r3, r3, #327680	; 0x50000
1a00087c:	4604      	mov	r4, r0
1a00087e:	6c98      	ldr	r0, [r3, #72]	; 0x48
1a000880:	6c9d      	ldr	r5, [r3, #72]	; 0x48
1a000882:	07c2      	lsls	r2, r0, #31
1a000884:	bf54      	ite	pl
1a000886:	f3c0 6004 	ubfxpl	r0, r0, #24, #5
1a00088a:	2011      	movmi	r0, #17
1a00088c:	f7ff fece 	bl	1a00062c <Chip_Clock_GetClockInputHz>
1a000890:	4b03      	ldr	r3, [pc, #12]	; (1a0008a0 <Chip_Clock_GetDivRate.isra.0+0x30>)
1a000892:	5d1b      	ldrb	r3, [r3, r4]
1a000894:	ea03 0395 	and.w	r3, r3, r5, lsr #2
1a000898:	3301      	adds	r3, #1
1a00089a:	fbb0 f0f3 	udiv	r0, r0, r3
1a00089e:	bd38      	pop	{r3, r4, r5, pc}
1a0008a0:	1a0016d0 	.word	0x1a0016d0

1a0008a4 <Chip_Clock_GetBaseClocktHz>:
1a0008a4:	281b      	cmp	r0, #27
1a0008a6:	d809      	bhi.n	1a0008bc <Chip_Clock_GetBaseClocktHz+0x18>
1a0008a8:	4b06      	ldr	r3, [pc, #24]	; (1a0008c4 <Chip_Clock_GetBaseClocktHz+0x20>)
1a0008aa:	0080      	lsls	r0, r0, #2
1a0008ac:	4403      	add	r3, r0
1a0008ae:	6858      	ldr	r0, [r3, #4]
1a0008b0:	07c3      	lsls	r3, r0, #31
1a0008b2:	d403      	bmi.n	1a0008bc <Chip_Clock_GetBaseClocktHz+0x18>
1a0008b4:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a0008b8:	f7ff beb8 	b.w	1a00062c <Chip_Clock_GetClockInputHz>
1a0008bc:	2011      	movs	r0, #17
1a0008be:	f7ff beb5 	b.w	1a00062c <Chip_Clock_GetClockInputHz>
1a0008c2:	bf00      	nop
1a0008c4:	40050058 	.word	0x40050058

1a0008c8 <Chip_Clock_SetBaseClock>:
1a0008c8:	b430      	push	{r4, r5}
1a0008ca:	0084      	lsls	r4, r0, #2
1a0008cc:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
1a0008d0:	f504 24a0 	add.w	r4, r4, #327680	; 0x50000
1a0008d4:	281b      	cmp	r0, #27
1a0008d6:	6de5      	ldr	r5, [r4, #92]	; 0x5c
1a0008d8:	d80e      	bhi.n	1a0008f8 <Chip_Clock_SetBaseClock+0x30>
1a0008da:	2911      	cmp	r1, #17
1a0008dc:	d00a      	beq.n	1a0008f4 <Chip_Clock_SetBaseClock+0x2c>
1a0008de:	4809      	ldr	r0, [pc, #36]	; (1a000904 <Chip_Clock_SetBaseClock+0x3c>)
1a0008e0:	4028      	ands	r0, r5
1a0008e2:	b10a      	cbz	r2, 1a0008e8 <Chip_Clock_SetBaseClock+0x20>
1a0008e4:	f440 6000 	orr.w	r0, r0, #2048	; 0x800
1a0008e8:	b10b      	cbz	r3, 1a0008ee <Chip_Clock_SetBaseClock+0x26>
1a0008ea:	f040 0001 	orr.w	r0, r0, #1
1a0008ee:	ea40 6001 	orr.w	r0, r0, r1, lsl #24
1a0008f2:	65e0      	str	r0, [r4, #92]	; 0x5c
1a0008f4:	bc30      	pop	{r4, r5}
1a0008f6:	4770      	bx	lr
1a0008f8:	f045 0501 	orr.w	r5, r5, #1
1a0008fc:	65e5      	str	r5, [r4, #92]	; 0x5c
1a0008fe:	bc30      	pop	{r4, r5}
1a000900:	4770      	bx	lr
1a000902:	bf00      	nop
1a000904:	e0fff7fe 	.word	0xe0fff7fe

1a000908 <Chip_Clock_EnableOpts>:
1a000908:	2900      	cmp	r1, #0
1a00090a:	bf0c      	ite	eq
1a00090c:	2101      	moveq	r1, #1
1a00090e:	2103      	movne	r1, #3
1a000910:	b10a      	cbz	r2, 1a000916 <Chip_Clock_EnableOpts+0xe>
1a000912:	f041 0104 	orr.w	r1, r1, #4
1a000916:	2b02      	cmp	r3, #2
1a000918:	bf08      	it	eq
1a00091a:	f041 0120 	orreq.w	r1, r1, #32
1a00091e:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a000922:	bf27      	ittee	cs
1a000924:	f5a0 7091 	subcs.w	r0, r0, #290	; 0x122
1a000928:	4b02      	ldrcs	r3, [pc, #8]	; (1a000934 <Chip_Clock_EnableOpts+0x2c>)
1a00092a:	4b03      	ldrcc	r3, [pc, #12]	; (1a000938 <Chip_Clock_EnableOpts+0x30>)
1a00092c:	3020      	addcc	r0, #32
1a00092e:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a000932:	4770      	bx	lr
1a000934:	40052000 	.word	0x40052000
1a000938:	40051000 	.word	0x40051000

1a00093c <Chip_Clock_Enable>:
1a00093c:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a000940:	d307      	bcc.n	1a000952 <Chip_Clock_Enable+0x16>
1a000942:	4b0a      	ldr	r3, [pc, #40]	; (1a00096c <Chip_Clock_Enable+0x30>)
1a000944:	00c0      	lsls	r0, r0, #3
1a000946:	4403      	add	r3, r0
1a000948:	681a      	ldr	r2, [r3, #0]
1a00094a:	f042 0201 	orr.w	r2, r2, #1
1a00094e:	601a      	str	r2, [r3, #0]
1a000950:	4770      	bx	lr
1a000952:	00c0      	lsls	r0, r0, #3
1a000954:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a000958:	f500 20a2 	add.w	r0, r0, #331776	; 0x51000
1a00095c:	f8d0 3100 	ldr.w	r3, [r0, #256]	; 0x100
1a000960:	f043 0301 	orr.w	r3, r3, #1
1a000964:	f8c0 3100 	str.w	r3, [r0, #256]	; 0x100
1a000968:	4770      	bx	lr
1a00096a:	bf00      	nop
1a00096c:	400516f0 	.word	0x400516f0

1a000970 <Chip_Clock_GetRate>:
1a000970:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a000974:	bf2b      	itete	cs
1a000976:	4b11      	ldrcs	r3, [pc, #68]	; (1a0009bc <Chip_Clock_GetRate+0x4c>)
1a000978:	4b11      	ldrcc	r3, [pc, #68]	; (1a0009c0 <Chip_Clock_GetRate+0x50>)
1a00097a:	f5a0 7291 	subcs.w	r2, r0, #290	; 0x122
1a00097e:	f100 0220 	addcc.w	r2, r0, #32
1a000982:	b510      	push	{r4, lr}
1a000984:	f853 4032 	ldr.w	r4, [r3, r2, lsl #3]
1a000988:	f014 0301 	ands.w	r3, r4, #1
1a00098c:	d101      	bne.n	1a000992 <Chip_Clock_GetRate+0x22>
1a00098e:	4618      	mov	r0, r3
1a000990:	bd10      	pop	{r4, pc}
1a000992:	4b0c      	ldr	r3, [pc, #48]	; (1a0009c4 <Chip_Clock_GetRate+0x54>)
1a000994:	210a      	movs	r1, #10
1a000996:	881a      	ldrh	r2, [r3, #0]
1a000998:	4282      	cmp	r2, r0
1a00099a:	d80a      	bhi.n	1a0009b2 <Chip_Clock_GetRate+0x42>
1a00099c:	885a      	ldrh	r2, [r3, #2]
1a00099e:	4282      	cmp	r2, r0
1a0009a0:	d307      	bcc.n	1a0009b2 <Chip_Clock_GetRate+0x42>
1a0009a2:	4608      	mov	r0, r1
1a0009a4:	f7ff ff7e 	bl	1a0008a4 <Chip_Clock_GetBaseClocktHz>
1a0009a8:	f014 0fe0 	tst.w	r4, #224	; 0xe0
1a0009ac:	d0f0      	beq.n	1a000990 <Chip_Clock_GetRate+0x20>
1a0009ae:	0840      	lsrs	r0, r0, #1
1a0009b0:	bd10      	pop	{r4, pc}
1a0009b2:	3306      	adds	r3, #6
1a0009b4:	7919      	ldrb	r1, [r3, #4]
1a0009b6:	291c      	cmp	r1, #28
1a0009b8:	d1ed      	bne.n	1a000996 <Chip_Clock_GetRate+0x26>
1a0009ba:	e7f2      	b.n	1a0009a2 <Chip_Clock_GetRate+0x32>
1a0009bc:	40052000 	.word	0x40052000
1a0009c0:	40051000 	.word	0x40051000
1a0009c4:	1a0016d8 	.word	0x1a0016d8

1a0009c8 <Chip_SSP_SetBitRate>:
1a0009c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a0009ca:	4b14      	ldr	r3, [pc, #80]	; (1a000a1c <Chip_SSP_SetBitRate+0x54>)
1a0009cc:	4607      	mov	r7, r0
1a0009ce:	f240 2002 	movw	r0, #514	; 0x202
1a0009d2:	460e      	mov	r6, r1
1a0009d4:	429f      	cmp	r7, r3
1a0009d6:	bf08      	it	eq
1a0009d8:	f44f 70f1 	moveq.w	r0, #482	; 0x1e2
1a0009dc:	f7ff ffc8 	bl	1a000970 <Chip_Clock_GetRate>
1a0009e0:	1c73      	adds	r3, r6, #1
1a0009e2:	d018      	beq.n	1a000a16 <Chip_SSP_SetBitRate+0x4e>
1a0009e4:	2502      	movs	r5, #2
1a0009e6:	2200      	movs	r2, #0
1a0009e8:	1c54      	adds	r4, r2, #1
1a0009ea:	fb05 f304 	mul.w	r3, r5, r4
1a0009ee:	fbb0 f3f3 	udiv	r3, r0, r3
1a0009f2:	429e      	cmp	r6, r3
1a0009f4:	d308      	bcc.n	1a000a08 <Chip_SSP_SetBitRate+0x40>
1a0009f6:	0212      	lsls	r2, r2, #8
1a0009f8:	b292      	uxth	r2, r2
1a0009fa:	683b      	ldr	r3, [r7, #0]
1a0009fc:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
1a000a00:	431a      	orrs	r2, r3
1a000a02:	603a      	str	r2, [r7, #0]
1a000a04:	613d      	str	r5, [r7, #16]
1a000a06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a000a08:	2cff      	cmp	r4, #255	; 0xff
1a000a0a:	d902      	bls.n	1a000a12 <Chip_SSP_SetBitRate+0x4a>
1a000a0c:	3502      	adds	r5, #2
1a000a0e:	2200      	movs	r2, #0
1a000a10:	e7ea      	b.n	1a0009e8 <Chip_SSP_SetBitRate+0x20>
1a000a12:	4622      	mov	r2, r4
1a000a14:	e7e8      	b.n	1a0009e8 <Chip_SSP_SetBitRate+0x20>
1a000a16:	2200      	movs	r2, #0
1a000a18:	2502      	movs	r5, #2
1a000a1a:	e7ee      	b.n	1a0009fa <Chip_SSP_SetBitRate+0x32>
1a000a1c:	400c5000 	.word	0x400c5000

1a000a20 <Chip_SSP_Init>:
1a000a20:	4b10      	ldr	r3, [pc, #64]	; (1a000a64 <Chip_SSP_Init+0x44>)
1a000a22:	4298      	cmp	r0, r3
1a000a24:	b510      	push	{r4, lr}
1a000a26:	4604      	mov	r4, r0
1a000a28:	d016      	beq.n	1a000a58 <Chip_SSP_Init+0x38>
1a000a2a:	2083      	movs	r0, #131	; 0x83
1a000a2c:	f7ff ff86 	bl	1a00093c <Chip_Clock_Enable>
1a000a30:	f240 2002 	movw	r0, #514	; 0x202
1a000a34:	f7ff ff82 	bl	1a00093c <Chip_Clock_Enable>
1a000a38:	6863      	ldr	r3, [r4, #4]
1a000a3a:	490b      	ldr	r1, [pc, #44]	; (1a000a68 <Chip_SSP_Init+0x48>)
1a000a3c:	f023 0304 	bic.w	r3, r3, #4
1a000a40:	6063      	str	r3, [r4, #4]
1a000a42:	6823      	ldr	r3, [r4, #0]
1a000a44:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a000a48:	f043 0307 	orr.w	r3, r3, #7
1a000a4c:	6023      	str	r3, [r4, #0]
1a000a4e:	4620      	mov	r0, r4
1a000a50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
1a000a54:	f7ff bfb8 	b.w	1a0009c8 <Chip_SSP_SetBitRate>
1a000a58:	20a5      	movs	r0, #165	; 0xa5
1a000a5a:	f7ff ff6f 	bl	1a00093c <Chip_Clock_Enable>
1a000a5e:	f44f 70f1 	mov.w	r0, #482	; 0x1e2
1a000a62:	e7e7      	b.n	1a000a34 <Chip_SSP_Init+0x14>
1a000a64:	400c5000 	.word	0x400c5000
1a000a68:	000186a0 	.word	0x000186a0

1a000a6c <Chip_UART_Init>:
1a000a6c:	b510      	push	{r4, lr}
1a000a6e:	4b17      	ldr	r3, [pc, #92]	; (1a000acc <Chip_UART_Init+0x60>)
1a000a70:	4298      	cmp	r0, r3
1a000a72:	b082      	sub	sp, #8
1a000a74:	4604      	mov	r4, r0
1a000a76:	d027      	beq.n	1a000ac8 <Chip_UART_Init+0x5c>
1a000a78:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
1a000a7c:	4298      	cmp	r0, r3
1a000a7e:	d01d      	beq.n	1a000abc <Chip_UART_Init+0x50>
1a000a80:	4813      	ldr	r0, [pc, #76]	; (1a000ad0 <Chip_UART_Init+0x64>)
1a000a82:	4284      	cmp	r4, r0
1a000a84:	bf0c      	ite	eq
1a000a86:	2082      	moveq	r0, #130	; 0x82
1a000a88:	2081      	movne	r0, #129	; 0x81
1a000a8a:	2301      	movs	r3, #1
1a000a8c:	461a      	mov	r2, r3
1a000a8e:	4619      	mov	r1, r3
1a000a90:	f7ff ff3a 	bl	1a000908 <Chip_Clock_EnableOpts>
1a000a94:	4a0e      	ldr	r2, [pc, #56]	; (1a000ad0 <Chip_UART_Init+0x64>)
1a000a96:	2300      	movs	r3, #0
1a000a98:	2107      	movs	r1, #7
1a000a9a:	4294      	cmp	r4, r2
1a000a9c:	60a1      	str	r1, [r4, #8]
1a000a9e:	65e3      	str	r3, [r4, #92]	; 0x5c
1a000aa0:	6063      	str	r3, [r4, #4]
1a000aa2:	60e3      	str	r3, [r4, #12]
1a000aa4:	6223      	str	r3, [r4, #32]
1a000aa6:	64e3      	str	r3, [r4, #76]	; 0x4c
1a000aa8:	6563      	str	r3, [r4, #84]	; 0x54
1a000aaa:	6523      	str	r3, [r4, #80]	; 0x50
1a000aac:	d008      	beq.n	1a000ac0 <Chip_UART_Init+0x54>
1a000aae:	2203      	movs	r2, #3
1a000ab0:	2310      	movs	r3, #16
1a000ab2:	60e2      	str	r2, [r4, #12]
1a000ab4:	62a3      	str	r3, [r4, #40]	; 0x28
1a000ab6:	9b01      	ldr	r3, [sp, #4]
1a000ab8:	b002      	add	sp, #8
1a000aba:	bd10      	pop	{r4, pc}
1a000abc:	20a2      	movs	r0, #162	; 0xa2
1a000abe:	e7e4      	b.n	1a000a8a <Chip_UART_Init+0x1e>
1a000ac0:	6123      	str	r3, [r4, #16]
1a000ac2:	69a3      	ldr	r3, [r4, #24]
1a000ac4:	9301      	str	r3, [sp, #4]
1a000ac6:	e7f2      	b.n	1a000aae <Chip_UART_Init+0x42>
1a000ac8:	20a1      	movs	r0, #161	; 0xa1
1a000aca:	e7de      	b.n	1a000a8a <Chip_UART_Init+0x1e>
1a000acc:	400c1000 	.word	0x400c1000
1a000ad0:	40082000 	.word	0x40082000

1a000ad4 <Chip_UART_SetBaudFDR>:
1a000ad4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a000ad8:	4b3f      	ldr	r3, [pc, #252]	; (1a000bd8 <Chip_UART_SetBaudFDR+0x104>)
1a000ada:	b089      	sub	sp, #36	; 0x24
1a000adc:	4298      	cmp	r0, r3
1a000ade:	9007      	str	r0, [sp, #28]
1a000ae0:	468b      	mov	fp, r1
1a000ae2:	d075      	beq.n	1a000bd0 <Chip_UART_SetBaudFDR+0xfc>
1a000ae4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
1a000ae8:	4298      	cmp	r0, r3
1a000aea:	4601      	mov	r1, r0
1a000aec:	d06d      	beq.n	1a000bca <Chip_UART_SetBaudFDR+0xf6>
1a000aee:	483b      	ldr	r0, [pc, #236]	; (1a000bdc <Chip_UART_SetBaudFDR+0x108>)
1a000af0:	4281      	cmp	r1, r0
1a000af2:	bf0c      	ite	eq
1a000af4:	f44f 70d1 	moveq.w	r0, #418	; 0x1a2
1a000af8:	f44f 70e1 	movne.w	r0, #450	; 0x1c2
1a000afc:	f7ff ff38 	bl	1a000970 <Chip_Clock_GetRate>
1a000b00:	2701      	movs	r7, #1
1a000b02:	0903      	lsrs	r3, r0, #4
1a000b04:	0702      	lsls	r2, r0, #28
1a000b06:	2600      	movs	r6, #0
1a000b08:	9006      	str	r0, [sp, #24]
1a000b0a:	9305      	str	r3, [sp, #20]
1a000b0c:	9204      	str	r2, [sp, #16]
1a000b0e:	9602      	str	r6, [sp, #8]
1a000b10:	469a      	mov	sl, r3
1a000b12:	4690      	mov	r8, r2
1a000b14:	9701      	str	r7, [sp, #4]
1a000b16:	f8cd b00c 	str.w	fp, [sp, #12]
1a000b1a:	f04f 39ff 	mov.w	r9, #4294967295
1a000b1e:	9d03      	ldr	r5, [sp, #12]
1a000b20:	2400      	movs	r4, #0
1a000b22:	e006      	b.n	1a000b32 <Chip_UART_SetBaudFDR+0x5e>
1a000b24:	4548      	cmp	r0, r9
1a000b26:	d800      	bhi.n	1a000b2a <Chip_UART_SetBaudFDR+0x56>
1a000b28:	b989      	cbnz	r1, 1a000b4e <Chip_UART_SetBaudFDR+0x7a>
1a000b2a:	3401      	adds	r4, #1
1a000b2c:	42bc      	cmp	r4, r7
1a000b2e:	445d      	add	r5, fp
1a000b30:	d01c      	beq.n	1a000b6c <Chip_UART_SetBaudFDR+0x98>
1a000b32:	462a      	mov	r2, r5
1a000b34:	2300      	movs	r3, #0
1a000b36:	4640      	mov	r0, r8
1a000b38:	4651      	mov	r1, sl
1a000b3a:	f000 fb81 	bl	1a001240 <__aeabi_uldivmod>
1a000b3e:	2800      	cmp	r0, #0
1a000b40:	4603      	mov	r3, r0
1a000b42:	460a      	mov	r2, r1
1a000b44:	daee      	bge.n	1a000b24 <Chip_UART_SetBaudFDR+0x50>
1a000b46:	4243      	negs	r3, r0
1a000b48:	454b      	cmp	r3, r9
1a000b4a:	d8ee      	bhi.n	1a000b2a <Chip_UART_SetBaudFDR+0x56>
1a000b4c:	1c4a      	adds	r2, r1, #1
1a000b4e:	0c11      	lsrs	r1, r2, #16
1a000b50:	d1eb      	bne.n	1a000b2a <Chip_UART_SetBaudFDR+0x56>
1a000b52:	2a02      	cmp	r2, #2
1a000b54:	d801      	bhi.n	1a000b5a <Chip_UART_SetBaudFDR+0x86>
1a000b56:	2c00      	cmp	r4, #0
1a000b58:	d1e7      	bne.n	1a000b2a <Chip_UART_SetBaudFDR+0x56>
1a000b5a:	b1bb      	cbz	r3, 1a000b8c <Chip_UART_SetBaudFDR+0xb8>
1a000b5c:	e9cd 7401 	strd	r7, r4, [sp, #4]
1a000b60:	3401      	adds	r4, #1
1a000b62:	42bc      	cmp	r4, r7
1a000b64:	4699      	mov	r9, r3
1a000b66:	4616      	mov	r6, r2
1a000b68:	445d      	add	r5, fp
1a000b6a:	d1e2      	bne.n	1a000b32 <Chip_UART_SetBaudFDR+0x5e>
1a000b6c:	9b04      	ldr	r3, [sp, #16]
1a000b6e:	eb18 0803 	adds.w	r8, r8, r3
1a000b72:	9b05      	ldr	r3, [sp, #20]
1a000b74:	eb4a 0a03 	adc.w	sl, sl, r3
1a000b78:	9b03      	ldr	r3, [sp, #12]
1a000b7a:	1c67      	adds	r7, r4, #1
1a000b7c:	445b      	add	r3, fp
1a000b7e:	2f10      	cmp	r7, #16
1a000b80:	9303      	str	r3, [sp, #12]
1a000b82:	d1cc      	bne.n	1a000b1e <Chip_UART_SetBaudFDR+0x4a>
1a000b84:	b1ee      	cbz	r6, 1a000bc2 <Chip_UART_SetBaudFDR+0xee>
1a000b86:	e9dd 7401 	ldrd	r7, r4, [sp, #4]
1a000b8a:	4632      	mov	r2, r6
1a000b8c:	9907      	ldr	r1, [sp, #28]
1a000b8e:	9d06      	ldr	r5, [sp, #24]
1a000b90:	68cb      	ldr	r3, [r1, #12]
1a000b92:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a000b96:	60cb      	str	r3, [r1, #12]
1a000b98:	b2d3      	uxtb	r3, r2
1a000b9a:	600b      	str	r3, [r1, #0]
1a000b9c:	0a13      	lsrs	r3, r2, #8
1a000b9e:	604b      	str	r3, [r1, #4]
1a000ba0:	4608      	mov	r0, r1
1a000ba2:	013b      	lsls	r3, r7, #4
1a000ba4:	68c9      	ldr	r1, [r1, #12]
1a000ba6:	b2db      	uxtb	r3, r3
1a000ba8:	4323      	orrs	r3, r4
1a000baa:	f021 0180 	bic.w	r1, r1, #128	; 0x80
1a000bae:	092e      	lsrs	r6, r5, #4
1a000bb0:	443c      	add	r4, r7
1a000bb2:	60c1      	str	r1, [r0, #12]
1a000bb4:	6283      	str	r3, [r0, #40]	; 0x28
1a000bb6:	fb07 f606 	mul.w	r6, r7, r6
1a000bba:	fb02 f404 	mul.w	r4, r2, r4
1a000bbe:	fbb6 f6f4 	udiv	r6, r6, r4
1a000bc2:	4630      	mov	r0, r6
1a000bc4:	b009      	add	sp, #36	; 0x24
1a000bc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a000bca:	f44f 70b1 	mov.w	r0, #354	; 0x162
1a000bce:	e795      	b.n	1a000afc <Chip_UART_SetBaudFDR+0x28>
1a000bd0:	f44f 70c1 	mov.w	r0, #386	; 0x182
1a000bd4:	e792      	b.n	1a000afc <Chip_UART_SetBaudFDR+0x28>
1a000bd6:	bf00      	nop
1a000bd8:	400c1000 	.word	0x400c1000
1a000bdc:	40082000 	.word	0x40082000

1a000be0 <Chip_I2C_EventHandler>:
1a000be0:	2901      	cmp	r1, #1
1a000be2:	d108      	bne.n	1a000bf6 <Chip_I2C_EventHandler+0x16>
1a000be4:	4b04      	ldr	r3, [pc, #16]	; (1a000bf8 <Chip_I2C_EventHandler+0x18>)
1a000be6:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
1a000bea:	eb03 0080 	add.w	r0, r3, r0, lsl #2
1a000bee:	6902      	ldr	r2, [r0, #16]
1a000bf0:	7d13      	ldrb	r3, [r2, #20]
1a000bf2:	2b04      	cmp	r3, #4
1a000bf4:	d0fc      	beq.n	1a000bf0 <Chip_I2C_EventHandler+0x10>
1a000bf6:	4770      	bx	lr
1a000bf8:	10000000 	.word	0x10000000

1a000bfc <Chip_I2C_Init>:
1a000bfc:	b538      	push	{r3, r4, r5, lr}
1a000bfe:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
1a000c02:	4d05      	ldr	r5, [pc, #20]	; (1a000c18 <Chip_I2C_Init+0x1c>)
1a000c04:	0084      	lsls	r4, r0, #2
1a000c06:	192b      	adds	r3, r5, r4
1a000c08:	8898      	ldrh	r0, [r3, #4]
1a000c0a:	f7ff fe97 	bl	1a00093c <Chip_Clock_Enable>
1a000c0e:	592b      	ldr	r3, [r5, r4]
1a000c10:	226c      	movs	r2, #108	; 0x6c
1a000c12:	619a      	str	r2, [r3, #24]
1a000c14:	bd38      	pop	{r3, r4, r5, pc}
1a000c16:	bf00      	nop
1a000c18:	10000000 	.word	0x10000000

1a000c1c <Chip_I2C_SetClockRate>:
1a000c1c:	b570      	push	{r4, r5, r6, lr}
1a000c1e:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
1a000c22:	4e08      	ldr	r6, [pc, #32]	; (1a000c44 <Chip_I2C_SetClockRate+0x28>)
1a000c24:	0085      	lsls	r5, r0, #2
1a000c26:	1973      	adds	r3, r6, r5
1a000c28:	460c      	mov	r4, r1
1a000c2a:	8898      	ldrh	r0, [r3, #4]
1a000c2c:	f7ff fea0 	bl	1a000970 <Chip_Clock_GetRate>
1a000c30:	5973      	ldr	r3, [r6, r5]
1a000c32:	fbb0 f0f4 	udiv	r0, r0, r4
1a000c36:	0842      	lsrs	r2, r0, #1
1a000c38:	611a      	str	r2, [r3, #16]
1a000c3a:	6919      	ldr	r1, [r3, #16]
1a000c3c:	1a40      	subs	r0, r0, r1
1a000c3e:	6158      	str	r0, [r3, #20]
1a000c40:	bd70      	pop	{r4, r5, r6, pc}
1a000c42:	bf00      	nop
1a000c44:	10000000 	.word	0x10000000

1a000c48 <Chip_ADC_Init>:
1a000c48:	b570      	push	{r4, r5, r6, lr}
1a000c4a:	4d15      	ldr	r5, [pc, #84]	; (1a000ca0 <Chip_ADC_Init+0x58>)
1a000c4c:	2301      	movs	r3, #1
1a000c4e:	42a8      	cmp	r0, r5
1a000c50:	bf0c      	ite	eq
1a000c52:	2504      	moveq	r5, #4
1a000c54:	2503      	movne	r5, #3
1a000c56:	460e      	mov	r6, r1
1a000c58:	4604      	mov	r4, r0
1a000c5a:	461a      	mov	r2, r3
1a000c5c:	4619      	mov	r1, r3
1a000c5e:	4628      	mov	r0, r5
1a000c60:	f7ff fe52 	bl	1a000908 <Chip_Clock_EnableOpts>
1a000c64:	2300      	movs	r3, #0
1a000c66:	4a0f      	ldr	r2, [pc, #60]	; (1a000ca4 <Chip_ADC_Init+0x5c>)
1a000c68:	60e3      	str	r3, [r4, #12]
1a000c6a:	4628      	mov	r0, r5
1a000c6c:	80b3      	strh	r3, [r6, #4]
1a000c6e:	6032      	str	r2, [r6, #0]
1a000c70:	f7ff fe7e 	bl	1a000970 <Chip_Clock_GetRate>
1a000c74:	0040      	lsls	r0, r0, #1
1a000c76:	f500 0086 	add.w	r0, r0, #4390912	; 0x430000
1a000c7a:	4a0b      	ldr	r2, [pc, #44]	; (1a000ca8 <Chip_ADC_Init+0x60>)
1a000c7c:	7933      	ldrb	r3, [r6, #4]
1a000c7e:	f500 500e 	add.w	r0, r0, #9088	; 0x2380
1a000c82:	fba2 2000 	umull	r2, r0, r2, r0
1a000c86:	0d00      	lsrs	r0, r0, #20
1a000c88:	045b      	lsls	r3, r3, #17
1a000c8a:	3801      	subs	r0, #1
1a000c8c:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
1a000c90:	b2c0      	uxtb	r0, r0
1a000c92:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
1a000c96:	f440 1000 	orr.w	r0, r0, #2097152	; 0x200000
1a000c9a:	6020      	str	r0, [r4, #0]
1a000c9c:	bd70      	pop	{r4, r5, r6, pc}
1a000c9e:	bf00      	nop
1a000ca0:	400e4000 	.word	0x400e4000
1a000ca4:	00061a80 	.word	0x00061a80
1a000ca8:	1e81080d 	.word	0x1e81080d

1a000cac <Chip_ADC_SetSampleRate>:
1a000cac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a000cb0:	6806      	ldr	r6, [r0, #0]
1a000cb2:	f891 9005 	ldrb.w	r9, [r1, #5]
1a000cb6:	600a      	str	r2, [r1, #0]
1a000cb8:	4604      	mov	r4, r0
1a000cba:	4817      	ldr	r0, [pc, #92]	; (1a000d18 <Chip_ADC_SetSampleRate+0x6c>)
1a000cbc:	f891 8004 	ldrb.w	r8, [r1, #4]
1a000cc0:	f426 266f 	bic.w	r6, r6, #978944	; 0xef000
1a000cc4:	4284      	cmp	r4, r0
1a000cc6:	bf0c      	ite	eq
1a000cc8:	2004      	moveq	r0, #4
1a000cca:	2003      	movne	r0, #3
1a000ccc:	460f      	mov	r7, r1
1a000cce:	4615      	mov	r5, r2
1a000cd0:	f426 6670 	bic.w	r6, r6, #3840	; 0xf00
1a000cd4:	f7ff fe4c 	bl	1a000970 <Chip_Clock_GetRate>
1a000cd8:	f1b9 0f00 	cmp.w	r9, #0
1a000cdc:	d016      	beq.n	1a000d0c <Chip_ADC_SetSampleRate+0x60>
1a000cde:	f1c8 080b 	rsb	r8, r8, #11
1a000ce2:	fa5f f288 	uxtb.w	r2, r8
1a000ce6:	fb05 f502 	mul.w	r5, r5, r2
1a000cea:	793b      	ldrb	r3, [r7, #4]
1a000cec:	045b      	lsls	r3, r3, #17
1a000cee:	eb05 0040 	add.w	r0, r5, r0, lsl #1
1a000cf2:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
1a000cf6:	006d      	lsls	r5, r5, #1
1a000cf8:	fbb0 f0f5 	udiv	r0, r0, r5
1a000cfc:	3801      	subs	r0, #1
1a000cfe:	4333      	orrs	r3, r6
1a000d00:	b2c0      	uxtb	r0, r0
1a000d02:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
1a000d06:	6023      	str	r3, [r4, #0]
1a000d08:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
1a000d0c:	eb05 0285 	add.w	r2, r5, r5, lsl #2
1a000d10:	eb05 0542 	add.w	r5, r5, r2, lsl #1
1a000d14:	e7e9      	b.n	1a000cea <Chip_ADC_SetSampleRate+0x3e>
1a000d16:	bf00      	nop
1a000d18:	400e4000 	.word	0x400e4000

1a000d1c <Chip_ADC_SetResolution>:
1a000d1c:	710a      	strb	r2, [r1, #4]
1a000d1e:	680a      	ldr	r2, [r1, #0]
1a000d20:	f7ff bfc4 	b.w	1a000cac <Chip_ADC_SetSampleRate>

1a000d24 <Chip_SetupCoreClock>:
1a000d24:	b5f0      	push	{r4, r5, r6, r7, lr}
1a000d26:	b08b      	sub	sp, #44	; 0x2c
1a000d28:	f24c 3350 	movw	r3, #50000	; 0xc350
1a000d2c:	2806      	cmp	r0, #6
1a000d2e:	4604      	mov	r4, r0
1a000d30:	460d      	mov	r5, r1
1a000d32:	4616      	mov	r6, r2
1a000d34:	9301      	str	r3, [sp, #4]
1a000d36:	f000 8090 	beq.w	1a000e5a <Chip_SetupCoreClock+0x136>
1a000d3a:	2300      	movs	r3, #0
1a000d3c:	2201      	movs	r2, #1
1a000d3e:	4621      	mov	r1, r4
1a000d40:	2004      	movs	r0, #4
1a000d42:	f7ff fdc1 	bl	1a0008c8 <Chip_Clock_SetBaseClock>
1a000d46:	4a48      	ldr	r2, [pc, #288]	; (1a000e68 <Chip_SetupCoreClock+0x144>)
1a000d48:	6c53      	ldr	r3, [r2, #68]	; 0x44
1a000d4a:	f043 0301 	orr.w	r3, r3, #1
1a000d4e:	6453      	str	r3, [r2, #68]	; 0x44
1a000d50:	a902      	add	r1, sp, #8
1a000d52:	4628      	mov	r0, r5
1a000d54:	f88d 400c 	strb.w	r4, [sp, #12]
1a000d58:	f7ff fcbc 	bl	1a0006d4 <Chip_Clock_CalcMainPLLValue>
1a000d5c:	4b43      	ldr	r3, [pc, #268]	; (1a000e6c <Chip_SetupCoreClock+0x148>)
1a000d5e:	429d      	cmp	r5, r3
1a000d60:	d84e      	bhi.n	1a000e00 <Chip_SetupCoreClock+0xdc>
1a000d62:	2400      	movs	r4, #0
1a000d64:	9902      	ldr	r1, [sp, #8]
1a000d66:	9805      	ldr	r0, [sp, #20]
1a000d68:	4625      	mov	r5, r4
1a000d6a:	9b06      	ldr	r3, [sp, #24]
1a000d6c:	f89d 700c 	ldrb.w	r7, [sp, #12]
1a000d70:	9a04      	ldr	r2, [sp, #16]
1a000d72:	041b      	lsls	r3, r3, #16
1a000d74:	ea43 6307 	orr.w	r3, r3, r7, lsl #24
1a000d78:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
1a000d7c:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a000d80:	430b      	orrs	r3, r1
1a000d82:	4a39      	ldr	r2, [pc, #228]	; (1a000e68 <Chip_SetupCoreClock+0x144>)
1a000d84:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a000d88:	6453      	str	r3, [r2, #68]	; 0x44
1a000d8a:	4613      	mov	r3, r2
1a000d8c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
1a000d8e:	07d2      	lsls	r2, r2, #31
1a000d90:	d5fc      	bpl.n	1a000d8c <Chip_SetupCoreClock+0x68>
1a000d92:	2300      	movs	r3, #0
1a000d94:	2201      	movs	r2, #1
1a000d96:	2109      	movs	r1, #9
1a000d98:	2004      	movs	r0, #4
1a000d9a:	f7ff fd95 	bl	1a0008c8 <Chip_Clock_SetBaseClock>
1a000d9e:	2d00      	cmp	r5, #0
1a000da0:	d033      	beq.n	1a000e0a <Chip_SetupCoreClock+0xe6>
1a000da2:	f24c 3350 	movw	r3, #50000	; 0xc350
1a000da6:	9301      	str	r3, [sp, #4]
1a000da8:	9b01      	ldr	r3, [sp, #4]
1a000daa:	1e5a      	subs	r2, r3, #1
1a000dac:	9201      	str	r2, [sp, #4]
1a000dae:	2b00      	cmp	r3, #0
1a000db0:	d1fa      	bne.n	1a000da8 <Chip_SetupCoreClock+0x84>
1a000db2:	9a02      	ldr	r2, [sp, #8]
1a000db4:	9b05      	ldr	r3, [sp, #20]
1a000db6:	f89d 400c 	ldrb.w	r4, [sp, #12]
1a000dba:	9806      	ldr	r0, [sp, #24]
1a000dbc:	9904      	ldr	r1, [sp, #16]
1a000dbe:	f042 0280 	orr.w	r2, r2, #128	; 0x80
1a000dc2:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
1a000dc6:	ea43 6304 	orr.w	r3, r3, r4, lsl #24
1a000dca:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
1a000dce:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
1a000dd2:	4925      	ldr	r1, [pc, #148]	; (1a000e68 <Chip_SetupCoreClock+0x144>)
1a000dd4:	9202      	str	r2, [sp, #8]
1a000dd6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a000dda:	644b      	str	r3, [r1, #68]	; 0x44
1a000ddc:	b176      	cbz	r6, 1a000dfc <Chip_SetupCoreClock+0xd8>
1a000dde:	4c24      	ldr	r4, [pc, #144]	; (1a000e70 <Chip_SetupCoreClock+0x14c>)
1a000de0:	2101      	movs	r1, #1
1a000de2:	f104 0544 	add.w	r5, r4, #68	; 0x44
1a000de6:	2000      	movs	r0, #0
1a000de8:	e002      	b.n	1a000df0 <Chip_SetupCoreClock+0xcc>
1a000dea:	7920      	ldrb	r0, [r4, #4]
1a000dec:	7961      	ldrb	r1, [r4, #5]
1a000dee:	3404      	adds	r4, #4
1a000df0:	78e3      	ldrb	r3, [r4, #3]
1a000df2:	78a2      	ldrb	r2, [r4, #2]
1a000df4:	f7ff fd68 	bl	1a0008c8 <Chip_Clock_SetBaseClock>
1a000df8:	42a5      	cmp	r5, r4
1a000dfa:	d1f6      	bne.n	1a000dea <Chip_SetupCoreClock+0xc6>
1a000dfc:	b00b      	add	sp, #44	; 0x2c
1a000dfe:	bdf0      	pop	{r4, r5, r6, r7, pc}
1a000e00:	9902      	ldr	r1, [sp, #8]
1a000e02:	f011 0440 	ands.w	r4, r1, #64	; 0x40
1a000e06:	d01f      	beq.n	1a000e48 <Chip_SetupCoreClock+0x124>
1a000e08:	e7fe      	b.n	1a000e08 <Chip_SetupCoreClock+0xe4>
1a000e0a:	2c00      	cmp	r4, #0
1a000e0c:	d0e6      	beq.n	1a000ddc <Chip_SetupCoreClock+0xb8>
1a000e0e:	f24c 3350 	movw	r3, #50000	; 0xc350
1a000e12:	9301      	str	r3, [sp, #4]
1a000e14:	9b01      	ldr	r3, [sp, #4]
1a000e16:	1e5a      	subs	r2, r3, #1
1a000e18:	9201      	str	r2, [sp, #4]
1a000e1a:	2b00      	cmp	r3, #0
1a000e1c:	d1fa      	bne.n	1a000e14 <Chip_SetupCoreClock+0xf0>
1a000e1e:	9a05      	ldr	r2, [sp, #20]
1a000e20:	9b02      	ldr	r3, [sp, #8]
1a000e22:	f89d 400c 	ldrb.w	r4, [sp, #12]
1a000e26:	9806      	ldr	r0, [sp, #24]
1a000e28:	9904      	ldr	r1, [sp, #16]
1a000e2a:	3a01      	subs	r2, #1
1a000e2c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a000e30:	ea43 6304 	orr.w	r3, r3, r4, lsl #24
1a000e34:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
1a000e38:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
1a000e3c:	490a      	ldr	r1, [pc, #40]	; (1a000e68 <Chip_SetupCoreClock+0x144>)
1a000e3e:	9205      	str	r2, [sp, #20]
1a000e40:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a000e44:	644b      	str	r3, [r1, #68]	; 0x44
1a000e46:	e7c9      	b.n	1a000ddc <Chip_SetupCoreClock+0xb8>
1a000e48:	f011 0580 	ands.w	r5, r1, #128	; 0x80
1a000e4c:	9805      	ldr	r0, [sp, #20]
1a000e4e:	d007      	beq.n	1a000e60 <Chip_SetupCoreClock+0x13c>
1a000e50:	f021 0180 	bic.w	r1, r1, #128	; 0x80
1a000e54:	9102      	str	r1, [sp, #8]
1a000e56:	2501      	movs	r5, #1
1a000e58:	e787      	b.n	1a000d6a <Chip_SetupCoreClock+0x46>
1a000e5a:	f7ff fbc3 	bl	1a0005e4 <Chip_Clock_EnableCrystal>
1a000e5e:	e76c      	b.n	1a000d3a <Chip_SetupCoreClock+0x16>
1a000e60:	3001      	adds	r0, #1
1a000e62:	9005      	str	r0, [sp, #20]
1a000e64:	2401      	movs	r4, #1
1a000e66:	e780      	b.n	1a000d6a <Chip_SetupCoreClock+0x46>
1a000e68:	40050000 	.word	0x40050000
1a000e6c:	068e7780 	.word	0x068e7780
1a000e70:	1a001744 	.word	0x1a001744

1a000e74 <initialise_monitor_handles>:
1a000e74:	4770      	bx	lr
1a000e76:	bf00      	nop

1a000e78 <Reset_Handler>:
1a000e78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a000e7a:	b672      	cpsid	i
1a000e7c:	4925      	ldr	r1, [pc, #148]	; (1a000f14 <Reset_Handler+0x9c>)
1a000e7e:	4b26      	ldr	r3, [pc, #152]	; (1a000f18 <Reset_Handler+0xa0>)
1a000e80:	4826      	ldr	r0, [pc, #152]	; (1a000f1c <Reset_Handler+0xa4>)
1a000e82:	6008      	str	r0, [r1, #0]
1a000e84:	4926      	ldr	r1, [pc, #152]	; (1a000f20 <Reset_Handler+0xa8>)
1a000e86:	6019      	str	r1, [r3, #0]
1a000e88:	4a26      	ldr	r2, [pc, #152]	; (1a000f24 <Reset_Handler+0xac>)
1a000e8a:	4f27      	ldr	r7, [pc, #156]	; (1a000f28 <Reset_Handler+0xb0>)
1a000e8c:	4e27      	ldr	r6, [pc, #156]	; (1a000f2c <Reset_Handler+0xb4>)
1a000e8e:	4d28      	ldr	r5, [pc, #160]	; (1a000f30 <Reset_Handler+0xb8>)
1a000e90:	4c28      	ldr	r4, [pc, #160]	; (1a000f34 <Reset_Handler+0xbc>)
1a000e92:	4829      	ldr	r0, [pc, #164]	; (1a000f38 <Reset_Handler+0xc0>)
1a000e94:	4929      	ldr	r1, [pc, #164]	; (1a000f3c <Reset_Handler+0xc4>)
1a000e96:	f04f 33ff 	mov.w	r3, #4294967295
1a000e9a:	603b      	str	r3, [r7, #0]
1a000e9c:	6033      	str	r3, [r6, #0]
1a000e9e:	6013      	str	r3, [r2, #0]
1a000ea0:	602b      	str	r3, [r5, #0]
1a000ea2:	6023      	str	r3, [r4, #0]
1a000ea4:	6003      	str	r3, [r0, #0]
1a000ea6:	600b      	str	r3, [r1, #0]
1a000ea8:	6153      	str	r3, [r2, #20]
1a000eaa:	b662      	cpsie	i
1a000eac:	4a24      	ldr	r2, [pc, #144]	; (1a000f40 <Reset_Handler+0xc8>)
1a000eae:	4e25      	ldr	r6, [pc, #148]	; (1a000f44 <Reset_Handler+0xcc>)
1a000eb0:	42b2      	cmp	r2, r6
1a000eb2:	d20e      	bcs.n	1a000ed2 <Reset_Handler+0x5a>
1a000eb4:	e9d2 4500 	ldrd	r4, r5, [r2]
1a000eb8:	320c      	adds	r2, #12
1a000eba:	f852 0c04 	ldr.w	r0, [r2, #-4]
1a000ebe:	2800      	cmp	r0, #0
1a000ec0:	d0f6      	beq.n	1a000eb0 <Reset_Handler+0x38>
1a000ec2:	2300      	movs	r3, #0
1a000ec4:	58e1      	ldr	r1, [r4, r3]
1a000ec6:	50e9      	str	r1, [r5, r3]
1a000ec8:	3304      	adds	r3, #4
1a000eca:	4298      	cmp	r0, r3
1a000ecc:	d8fa      	bhi.n	1a000ec4 <Reset_Handler+0x4c>
1a000ece:	42b2      	cmp	r2, r6
1a000ed0:	d3f0      	bcc.n	1a000eb4 <Reset_Handler+0x3c>
1a000ed2:	491d      	ldr	r1, [pc, #116]	; (1a000f48 <Reset_Handler+0xd0>)
1a000ed4:	428a      	cmp	r2, r1
1a000ed6:	d213      	bcs.n	1a000f00 <Reset_Handler+0x88>
1a000ed8:	3901      	subs	r1, #1
1a000eda:	1a89      	subs	r1, r1, r2
1a000edc:	f102 0310 	add.w	r3, r2, #16
1a000ee0:	f021 0107 	bic.w	r1, r1, #7
1a000ee4:	4419      	add	r1, r3
1a000ee6:	3208      	adds	r2, #8
1a000ee8:	2400      	movs	r4, #0
1a000eea:	e952 5002 	ldrd	r5, r0, [r2, #-8]
1a000eee:	b120      	cbz	r0, 1a000efa <Reset_Handler+0x82>
1a000ef0:	2300      	movs	r3, #0
1a000ef2:	50ec      	str	r4, [r5, r3]
1a000ef4:	3304      	adds	r3, #4
1a000ef6:	4298      	cmp	r0, r3
1a000ef8:	d8fb      	bhi.n	1a000ef2 <Reset_Handler+0x7a>
1a000efa:	3208      	adds	r2, #8
1a000efc:	428a      	cmp	r2, r1
1a000efe:	d1f4      	bne.n	1a000eea <Reset_Handler+0x72>
1a000f00:	f7ff faf2 	bl	1a0004e8 <SystemInit>
1a000f04:	f000 fb1e 	bl	1a001544 <__libc_init_array>
1a000f08:	f7ff ffb4 	bl	1a000e74 <initialise_monitor_handles>
1a000f0c:	f000 f822 	bl	1a000f54 <main>
1a000f10:	bf30      	wfi
1a000f12:	e7fd      	b.n	1a000f10 <Reset_Handler+0x98>
1a000f14:	40053100 	.word	0x40053100
1a000f18:	40053104 	.word	0x40053104
1a000f1c:	10df1000 	.word	0x10df1000
1a000f20:	01dff7ff 	.word	0x01dff7ff
1a000f24:	e000e288 	.word	0xe000e288
1a000f28:	e000e280 	.word	0xe000e280
1a000f2c:	e000e284 	.word	0xe000e284
1a000f30:	e000e28c 	.word	0xe000e28c
1a000f34:	e000e290 	.word	0xe000e290
1a000f38:	e000e294 	.word	0xe000e294
1a000f3c:	e000e298 	.word	0xe000e298
1a000f40:	1a000114 	.word	0x1a000114
1a000f44:	1a000150 	.word	0x1a000150
1a000f48:	1a000178 	.word	0x1a000178

1a000f4c <_fini>:
1a000f4c:	4770      	bx	lr
1a000f4e:	bf00      	nop

1a000f50 <_init>:
1a000f50:	4770      	bx	lr
1a000f52:	bf00      	nop

1a000f54 <main>:
1a000f54:	b508      	push	{r3, lr}
1a000f56:	f000 f919 	bl	1a00118c <boardInit>
1a000f5a:	202a      	movs	r0, #42	; 0x2a
1a000f5c:	f000 f88c 	bl	1a001078 <gpioToggle>
1a000f60:	2064      	movs	r0, #100	; 0x64
1a000f62:	2100      	movs	r1, #0
1a000f64:	f000 f94e 	bl	1a001204 <delay>
1a000f68:	e7f7      	b.n	1a000f5a <main+0x6>
1a000f6a:	bf00      	nop

1a000f6c <cyclesCounterInit>:
1a000f6c:	4b04      	ldr	r3, [pc, #16]	; (1a000f80 <cyclesCounterInit+0x14>)
1a000f6e:	4a05      	ldr	r2, [pc, #20]	; (1a000f84 <cyclesCounterInit+0x18>)
1a000f70:	6018      	str	r0, [r3, #0]
1a000f72:	6813      	ldr	r3, [r2, #0]
1a000f74:	f043 0301 	orr.w	r3, r3, #1
1a000f78:	6013      	str	r3, [r2, #0]
1a000f7a:	2001      	movs	r0, #1
1a000f7c:	4770      	bx	lr
1a000f7e:	bf00      	nop
1a000f80:	10000038 	.word	0x10000038
1a000f84:	e0001000 	.word	0xe0001000

1a000f88 <gpioInit>:
1a000f88:	b538      	push	{r3, r4, r5, lr}
1a000f8a:	1c83      	adds	r3, r0, #2
1a000f8c:	b2db      	uxtb	r3, r3
1a000f8e:	2b01      	cmp	r3, #1
1a000f90:	d913      	bls.n	1a000fba <gpioInit+0x32>
1a000f92:	4b36      	ldr	r3, [pc, #216]	; (1a00106c <gpioInit+0xe4>)
1a000f94:	eb00 0080 	add.w	r0, r0, r0, lsl #2
1a000f98:	181c      	adds	r4, r3, r0
1a000f9a:	561a      	ldrsb	r2, [r3, r0]
1a000f9c:	f994 5001 	ldrsb.w	r5, [r4, #1]
1a000fa0:	f994 0002 	ldrsb.w	r0, [r4, #2]
1a000fa4:	f994 3003 	ldrsb.w	r3, [r4, #3]
1a000fa8:	f994 4004 	ldrsb.w	r4, [r4, #4]
1a000fac:	2905      	cmp	r1, #5
1a000fae:	d804      	bhi.n	1a000fba <gpioInit+0x32>
1a000fb0:	e8df f001 	tbb	[pc, r1]
1a000fb4:	4a41220a 	.word	0x4a41220a
1a000fb8:	0553      	.short	0x0553
1a000fba:	2000      	movs	r0, #0
1a000fbc:	bd38      	pop	{r3, r4, r5, pc}
1a000fbe:	482c      	ldr	r0, [pc, #176]	; (1a001070 <gpioInit+0xe8>)
1a000fc0:	f7ff faae 	bl	1a000520 <Chip_GPIO_Init>
1a000fc4:	2001      	movs	r0, #1
1a000fc6:	bd38      	pop	{r3, r4, r5, pc}
1a000fc8:	b2d2      	uxtb	r2, r2
1a000fca:	0152      	lsls	r2, r2, #5
1a000fcc:	b2db      	uxtb	r3, r3
1a000fce:	fa52 f285 	uxtab	r2, r2, r5
1a000fd2:	009b      	lsls	r3, r3, #2
1a000fd4:	f060 002f 	orn	r0, r0, #47	; 0x2f
1a000fd8:	4926      	ldr	r1, [pc, #152]	; (1a001074 <gpioInit+0xec>)
1a000fda:	b2c0      	uxtb	r0, r0
1a000fdc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
1a000fe0:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
1a000fe4:	f503 2376 	add.w	r3, r3, #1007616	; 0xf6000
1a000fe8:	2001      	movs	r0, #1
1a000fea:	681a      	ldr	r2, [r3, #0]
1a000fec:	fa00 f404 	lsl.w	r4, r0, r4
1a000ff0:	ea22 0404 	bic.w	r4, r2, r4
1a000ff4:	601c      	str	r4, [r3, #0]
1a000ff6:	bd38      	pop	{r3, r4, r5, pc}
1a000ff8:	b2d2      	uxtb	r2, r2
1a000ffa:	b2db      	uxtb	r3, r3
1a000ffc:	0152      	lsls	r2, r2, #5
1a000ffe:	fa52 f285 	uxtab	r2, r2, r5
1a001002:	0099      	lsls	r1, r3, #2
1a001004:	4d1b      	ldr	r5, [pc, #108]	; (1a001074 <gpioInit+0xec>)
1a001006:	f060 002f 	orn	r0, r0, #47	; 0x2f
1a00100a:	b2c0      	uxtb	r0, r0
1a00100c:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
1a001010:	f845 0022 	str.w	r0, [r5, r2, lsl #2]
1a001014:	f501 2176 	add.w	r1, r1, #1007616	; 0xf6000
1a001018:	015b      	lsls	r3, r3, #5
1a00101a:	680d      	ldr	r5, [r1, #0]
1a00101c:	2001      	movs	r0, #1
1a00101e:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a001022:	fa00 f204 	lsl.w	r2, r0, r4
1a001026:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a00102a:	b2e4      	uxtb	r4, r4
1a00102c:	432a      	orrs	r2, r5
1a00102e:	2500      	movs	r5, #0
1a001030:	600a      	str	r2, [r1, #0]
1a001032:	551d      	strb	r5, [r3, r4]
1a001034:	bd38      	pop	{r3, r4, r5, pc}
1a001036:	b2d2      	uxtb	r2, r2
1a001038:	0152      	lsls	r2, r2, #5
1a00103a:	b2db      	uxtb	r3, r3
1a00103c:	fa52 f285 	uxtab	r2, r2, r5
1a001040:	009b      	lsls	r3, r3, #2
1a001042:	f060 003f 	orn	r0, r0, #63	; 0x3f
1a001046:	e7c7      	b.n	1a000fd8 <gpioInit+0x50>
1a001048:	b2d2      	uxtb	r2, r2
1a00104a:	0152      	lsls	r2, r2, #5
1a00104c:	b2db      	uxtb	r3, r3
1a00104e:	fa52 f285 	uxtab	r2, r2, r5
1a001052:	009b      	lsls	r3, r3, #2
1a001054:	f060 0027 	orn	r0, r0, #39	; 0x27
1a001058:	e7be      	b.n	1a000fd8 <gpioInit+0x50>
1a00105a:	b2d2      	uxtb	r2, r2
1a00105c:	0152      	lsls	r2, r2, #5
1a00105e:	b2db      	uxtb	r3, r3
1a001060:	fa52 f285 	uxtab	r2, r2, r5
1a001064:	009b      	lsls	r3, r3, #2
1a001066:	f060 0037 	orn	r0, r0, #55	; 0x37
1a00106a:	e7b5      	b.n	1a000fd8 <gpioInit+0x50>
1a00106c:	1a00178c 	.word	0x1a00178c
1a001070:	400f4000 	.word	0x400f4000
1a001074:	40086000 	.word	0x40086000

1a001078 <gpioToggle>:
1a001078:	1c83      	adds	r3, r0, #2
1a00107a:	b2db      	uxtb	r3, r3
1a00107c:	2b01      	cmp	r3, #1
1a00107e:	d915      	bls.n	1a0010ac <gpioToggle+0x34>
1a001080:	490b      	ldr	r1, [pc, #44]	; (1a0010b0 <gpioToggle+0x38>)
1a001082:	4a0c      	ldr	r2, [pc, #48]	; (1a0010b4 <gpioToggle+0x3c>)
1a001084:	eb00 0080 	add.w	r0, r0, r0, lsl #2
1a001088:	4401      	add	r1, r0
1a00108a:	b430      	push	{r4, r5}
1a00108c:	f991 3003 	ldrsb.w	r3, [r1, #3]
1a001090:	790c      	ldrb	r4, [r1, #4]
1a001092:	eb02 1543 	add.w	r5, r2, r3, lsl #5
1a001096:	b2d9      	uxtb	r1, r3
1a001098:	5d2b      	ldrb	r3, [r5, r4]
1a00109a:	eb02 1241 	add.w	r2, r2, r1, lsl #5
1a00109e:	fab3 f383 	clz	r3, r3
1a0010a2:	095b      	lsrs	r3, r3, #5
1a0010a4:	5513      	strb	r3, [r2, r4]
1a0010a6:	2001      	movs	r0, #1
1a0010a8:	bc30      	pop	{r4, r5}
1a0010aa:	4770      	bx	lr
1a0010ac:	2000      	movs	r0, #0
1a0010ae:	4770      	bx	lr
1a0010b0:	1a00178c 	.word	0x1a00178c
1a0010b4:	400f4000 	.word	0x400f4000

1a0010b8 <tickInit>:
1a0010b8:	b538      	push	{r3, r4, r5, lr}
1a0010ba:	ea50 0401 	orrs.w	r4, r0, r1
1a0010be:	d103      	bne.n	1a0010c8 <tickInit+0x10>
1a0010c0:	4b18      	ldr	r3, [pc, #96]	; (1a001124 <tickInit+0x6c>)
1a0010c2:	2000      	movs	r0, #0
1a0010c4:	6018      	str	r0, [r3, #0]
1a0010c6:	bd38      	pop	{r3, r4, r5, pc}
1a0010c8:	f110 32ff 	adds.w	r2, r0, #4294967295
1a0010cc:	f141 33ff 	adc.w	r3, r1, #4294967295
1a0010d0:	2b00      	cmp	r3, #0
1a0010d2:	bf08      	it	eq
1a0010d4:	2a32      	cmpeq	r2, #50	; 0x32
1a0010d6:	d223      	bcs.n	1a001120 <tickInit+0x68>
1a0010d8:	460b      	mov	r3, r1
1a0010da:	4913      	ldr	r1, [pc, #76]	; (1a001128 <tickInit+0x70>)
1a0010dc:	4d13      	ldr	r5, [pc, #76]	; (1a00112c <tickInit+0x74>)
1a0010de:	680c      	ldr	r4, [r1, #0]
1a0010e0:	4602      	mov	r2, r0
1a0010e2:	fba4 0100 	umull	r0, r1, r4, r0
1a0010e6:	e9c5 2300 	strd	r2, r3, [r5]
1a0010ea:	fb04 1103 	mla	r1, r4, r3, r1
1a0010ee:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
1a0010f2:	2300      	movs	r3, #0
1a0010f4:	f000 f8a4 	bl	1a001240 <__aeabi_uldivmod>
1a0010f8:	3801      	subs	r0, #1
1a0010fa:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
1a0010fe:	f04f 0200 	mov.w	r2, #0
1a001102:	d208      	bcs.n	1a001116 <tickInit+0x5e>
1a001104:	4b07      	ldr	r3, [pc, #28]	; (1a001124 <tickInit+0x6c>)
1a001106:	4c0a      	ldr	r4, [pc, #40]	; (1a001130 <tickInit+0x78>)
1a001108:	6058      	str	r0, [r3, #4]
1a00110a:	2107      	movs	r1, #7
1a00110c:	20e0      	movs	r0, #224	; 0xe0
1a00110e:	f884 0023 	strb.w	r0, [r4, #35]	; 0x23
1a001112:	609a      	str	r2, [r3, #8]
1a001114:	6019      	str	r1, [r3, #0]
1a001116:	4b03      	ldr	r3, [pc, #12]	; (1a001124 <tickInit+0x6c>)
1a001118:	2207      	movs	r2, #7
1a00111a:	601a      	str	r2, [r3, #0]
1a00111c:	2001      	movs	r0, #1
1a00111e:	bd38      	pop	{r3, r4, r5, pc}
1a001120:	2000      	movs	r0, #0
1a001122:	bd38      	pop	{r3, r4, r5, pc}
1a001124:	e000e010 	.word	0xe000e010
1a001128:	10000068 	.word	0x10000068
1a00112c:	10000040 	.word	0x10000040
1a001130:	e000ed00 	.word	0xe000ed00

1a001134 <tickRead>:
1a001134:	4b01      	ldr	r3, [pc, #4]	; (1a00113c <tickRead+0x8>)
1a001136:	e9d3 0100 	ldrd	r0, r1, [r3]
1a00113a:	4770      	bx	lr
1a00113c:	10000058 	.word	0x10000058

1a001140 <SysTick_Handler>:
1a001140:	4a09      	ldr	r2, [pc, #36]	; (1a001168 <SysTick_Handler+0x28>)
1a001142:	480a      	ldr	r0, [pc, #40]	; (1a00116c <SysTick_Handler+0x2c>)
1a001144:	e9d2 3100 	ldrd	r3, r1, [r2]
1a001148:	b410      	push	{r4}
1a00114a:	3301      	adds	r3, #1
1a00114c:	6804      	ldr	r4, [r0, #0]
1a00114e:	f141 0100 	adc.w	r1, r1, #0
1a001152:	e9c2 3100 	strd	r3, r1, [r2]
1a001156:	b124      	cbz	r4, 1a001162 <SysTick_Handler+0x22>
1a001158:	4b05      	ldr	r3, [pc, #20]	; (1a001170 <SysTick_Handler+0x30>)
1a00115a:	6818      	ldr	r0, [r3, #0]
1a00115c:	4623      	mov	r3, r4
1a00115e:	bc10      	pop	{r4}
1a001160:	4718      	bx	r3
1a001162:	bc10      	pop	{r4}
1a001164:	4770      	bx	lr
1a001166:	bf00      	nop
1a001168:	10000058 	.word	0x10000058
1a00116c:	10000060 	.word	0x10000060
1a001170:	10000050 	.word	0x10000050

1a001174 <USB0_IRQHandler>:
1a001174:	4b03      	ldr	r3, [pc, #12]	; (1a001184 <USB0_IRQHandler+0x10>)
1a001176:	4a04      	ldr	r2, [pc, #16]	; (1a001188 <USB0_IRQHandler+0x14>)
1a001178:	681b      	ldr	r3, [r3, #0]
1a00117a:	6810      	ldr	r0, [r2, #0]
1a00117c:	681b      	ldr	r3, [r3, #0]
1a00117e:	68db      	ldr	r3, [r3, #12]
1a001180:	4718      	bx	r3
1a001182:	bf00      	nop
1a001184:	1000006c 	.word	0x1000006c
1a001188:	10000064 	.word	0x10000064

1a00118c <boardInit>:
1a00118c:	b508      	push	{r3, lr}
1a00118e:	f7ff f9c9 	bl	1a000524 <SystemCoreClockUpdate>
1a001192:	4b1b      	ldr	r3, [pc, #108]	; (1a001200 <boardInit+0x74>)
1a001194:	6818      	ldr	r0, [r3, #0]
1a001196:	f7ff fee9 	bl	1a000f6c <cyclesCounterInit>
1a00119a:	2100      	movs	r1, #0
1a00119c:	2001      	movs	r0, #1
1a00119e:	f7ff ff8b 	bl	1a0010b8 <tickInit>
1a0011a2:	2105      	movs	r1, #5
1a0011a4:	2000      	movs	r0, #0
1a0011a6:	f7ff feef 	bl	1a000f88 <gpioInit>
1a0011aa:	2100      	movs	r1, #0
1a0011ac:	2024      	movs	r0, #36	; 0x24
1a0011ae:	f7ff feeb 	bl	1a000f88 <gpioInit>
1a0011b2:	2100      	movs	r1, #0
1a0011b4:	2025      	movs	r0, #37	; 0x25
1a0011b6:	f7ff fee7 	bl	1a000f88 <gpioInit>
1a0011ba:	2100      	movs	r1, #0
1a0011bc:	2026      	movs	r0, #38	; 0x26
1a0011be:	f7ff fee3 	bl	1a000f88 <gpioInit>
1a0011c2:	2100      	movs	r1, #0
1a0011c4:	2027      	movs	r0, #39	; 0x27
1a0011c6:	f7ff fedf 	bl	1a000f88 <gpioInit>
1a0011ca:	2101      	movs	r1, #1
1a0011cc:	2028      	movs	r0, #40	; 0x28
1a0011ce:	f7ff fedb 	bl	1a000f88 <gpioInit>
1a0011d2:	2101      	movs	r1, #1
1a0011d4:	2029      	movs	r0, #41	; 0x29
1a0011d6:	f7ff fed7 	bl	1a000f88 <gpioInit>
1a0011da:	2101      	movs	r1, #1
1a0011dc:	202a      	movs	r0, #42	; 0x2a
1a0011de:	f7ff fed3 	bl	1a000f88 <gpioInit>
1a0011e2:	2101      	movs	r1, #1
1a0011e4:	202b      	movs	r0, #43	; 0x2b
1a0011e6:	f7ff fecf 	bl	1a000f88 <gpioInit>
1a0011ea:	2101      	movs	r1, #1
1a0011ec:	202c      	movs	r0, #44	; 0x2c
1a0011ee:	f7ff fecb 	bl	1a000f88 <gpioInit>
1a0011f2:	2101      	movs	r1, #1
1a0011f4:	202d      	movs	r0, #45	; 0x2d
1a0011f6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
1a0011fa:	f7ff bec5 	b.w	1a000f88 <gpioInit>
1a0011fe:	bf00      	nop
1a001200:	10000068 	.word	0x10000068

1a001204 <delay>:
1a001204:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a001208:	4680      	mov	r8, r0
1a00120a:	4689      	mov	r9, r1
1a00120c:	f7ff ff92 	bl	1a001134 <tickRead>
1a001210:	f8df a028 	ldr.w	sl, [pc, #40]	; 1a00123c <delay+0x38>
1a001214:	4606      	mov	r6, r0
1a001216:	460f      	mov	r7, r1
1a001218:	f7ff ff8c 	bl	1a001134 <tickRead>
1a00121c:	1b84      	subs	r4, r0, r6
1a00121e:	eb61 0507 	sbc.w	r5, r1, r7
1a001222:	e9da 2300 	ldrd	r2, r3, [sl]
1a001226:	4640      	mov	r0, r8
1a001228:	4649      	mov	r1, r9
1a00122a:	f000 f809 	bl	1a001240 <__aeabi_uldivmod>
1a00122e:	428d      	cmp	r5, r1
1a001230:	bf08      	it	eq
1a001232:	4284      	cmpeq	r4, r0
1a001234:	d3f0      	bcc.n	1a001218 <delay+0x14>
1a001236:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a00123a:	bf00      	nop
1a00123c:	10000040 	.word	0x10000040

1a001240 <__aeabi_uldivmod>:
1a001240:	b953      	cbnz	r3, 1a001258 <__aeabi_uldivmod+0x18>
1a001242:	b94a      	cbnz	r2, 1a001258 <__aeabi_uldivmod+0x18>
1a001244:	2900      	cmp	r1, #0
1a001246:	bf08      	it	eq
1a001248:	2800      	cmpeq	r0, #0
1a00124a:	bf1c      	itt	ne
1a00124c:	f04f 31ff 	movne.w	r1, #4294967295
1a001250:	f04f 30ff 	movne.w	r0, #4294967295
1a001254:	f000 b974 	b.w	1a001540 <__aeabi_idiv0>
1a001258:	f1ad 0c08 	sub.w	ip, sp, #8
1a00125c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
1a001260:	f000 f806 	bl	1a001270 <__udivmoddi4>
1a001264:	f8dd e004 	ldr.w	lr, [sp, #4]
1a001268:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a00126c:	b004      	add	sp, #16
1a00126e:	4770      	bx	lr

1a001270 <__udivmoddi4>:
1a001270:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a001274:	9e08      	ldr	r6, [sp, #32]
1a001276:	4604      	mov	r4, r0
1a001278:	4688      	mov	r8, r1
1a00127a:	2b00      	cmp	r3, #0
1a00127c:	f040 8085 	bne.w	1a00138a <__udivmoddi4+0x11a>
1a001280:	428a      	cmp	r2, r1
1a001282:	4615      	mov	r5, r2
1a001284:	d948      	bls.n	1a001318 <__udivmoddi4+0xa8>
1a001286:	fab2 f282 	clz	r2, r2
1a00128a:	b14a      	cbz	r2, 1a0012a0 <__udivmoddi4+0x30>
1a00128c:	f1c2 0720 	rsb	r7, r2, #32
1a001290:	fa01 f302 	lsl.w	r3, r1, r2
1a001294:	fa20 f707 	lsr.w	r7, r0, r7
1a001298:	4095      	lsls	r5, r2
1a00129a:	ea47 0803 	orr.w	r8, r7, r3
1a00129e:	4094      	lsls	r4, r2
1a0012a0:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a0012a4:	0c23      	lsrs	r3, r4, #16
1a0012a6:	fbb8 f7fe 	udiv	r7, r8, lr
1a0012aa:	fa1f fc85 	uxth.w	ip, r5
1a0012ae:	fb0e 8817 	mls	r8, lr, r7, r8
1a0012b2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
1a0012b6:	fb07 f10c 	mul.w	r1, r7, ip
1a0012ba:	4299      	cmp	r1, r3
1a0012bc:	d909      	bls.n	1a0012d2 <__udivmoddi4+0x62>
1a0012be:	18eb      	adds	r3, r5, r3
1a0012c0:	f107 30ff 	add.w	r0, r7, #4294967295
1a0012c4:	f080 80e3 	bcs.w	1a00148e <__udivmoddi4+0x21e>
1a0012c8:	4299      	cmp	r1, r3
1a0012ca:	f240 80e0 	bls.w	1a00148e <__udivmoddi4+0x21e>
1a0012ce:	3f02      	subs	r7, #2
1a0012d0:	442b      	add	r3, r5
1a0012d2:	1a5b      	subs	r3, r3, r1
1a0012d4:	b2a4      	uxth	r4, r4
1a0012d6:	fbb3 f0fe 	udiv	r0, r3, lr
1a0012da:	fb0e 3310 	mls	r3, lr, r0, r3
1a0012de:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
1a0012e2:	fb00 fc0c 	mul.w	ip, r0, ip
1a0012e6:	45a4      	cmp	ip, r4
1a0012e8:	d909      	bls.n	1a0012fe <__udivmoddi4+0x8e>
1a0012ea:	192c      	adds	r4, r5, r4
1a0012ec:	f100 33ff 	add.w	r3, r0, #4294967295
1a0012f0:	f080 80cb 	bcs.w	1a00148a <__udivmoddi4+0x21a>
1a0012f4:	45a4      	cmp	ip, r4
1a0012f6:	f240 80c8 	bls.w	1a00148a <__udivmoddi4+0x21a>
1a0012fa:	3802      	subs	r0, #2
1a0012fc:	442c      	add	r4, r5
1a0012fe:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
1a001302:	eba4 040c 	sub.w	r4, r4, ip
1a001306:	2700      	movs	r7, #0
1a001308:	b11e      	cbz	r6, 1a001312 <__udivmoddi4+0xa2>
1a00130a:	40d4      	lsrs	r4, r2
1a00130c:	2300      	movs	r3, #0
1a00130e:	e9c6 4300 	strd	r4, r3, [r6]
1a001312:	4639      	mov	r1, r7
1a001314:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a001318:	2a00      	cmp	r2, #0
1a00131a:	d053      	beq.n	1a0013c4 <__udivmoddi4+0x154>
1a00131c:	fab2 f282 	clz	r2, r2
1a001320:	2a00      	cmp	r2, #0
1a001322:	f040 80b6 	bne.w	1a001492 <__udivmoddi4+0x222>
1a001326:	1b49      	subs	r1, r1, r5
1a001328:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a00132c:	fa1f f885 	uxth.w	r8, r5
1a001330:	2701      	movs	r7, #1
1a001332:	fbb1 fcfe 	udiv	ip, r1, lr
1a001336:	0c23      	lsrs	r3, r4, #16
1a001338:	fb0e 111c 	mls	r1, lr, ip, r1
1a00133c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a001340:	fb08 f10c 	mul.w	r1, r8, ip
1a001344:	4299      	cmp	r1, r3
1a001346:	d907      	bls.n	1a001358 <__udivmoddi4+0xe8>
1a001348:	18eb      	adds	r3, r5, r3
1a00134a:	f10c 30ff 	add.w	r0, ip, #4294967295
1a00134e:	d202      	bcs.n	1a001356 <__udivmoddi4+0xe6>
1a001350:	4299      	cmp	r1, r3
1a001352:	f200 80ec 	bhi.w	1a00152e <__udivmoddi4+0x2be>
1a001356:	4684      	mov	ip, r0
1a001358:	1a59      	subs	r1, r3, r1
1a00135a:	b2a3      	uxth	r3, r4
1a00135c:	fbb1 f0fe 	udiv	r0, r1, lr
1a001360:	fb0e 1410 	mls	r4, lr, r0, r1
1a001364:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
1a001368:	fb08 f800 	mul.w	r8, r8, r0
1a00136c:	45a0      	cmp	r8, r4
1a00136e:	d907      	bls.n	1a001380 <__udivmoddi4+0x110>
1a001370:	192c      	adds	r4, r5, r4
1a001372:	f100 33ff 	add.w	r3, r0, #4294967295
1a001376:	d202      	bcs.n	1a00137e <__udivmoddi4+0x10e>
1a001378:	45a0      	cmp	r8, r4
1a00137a:	f200 80dc 	bhi.w	1a001536 <__udivmoddi4+0x2c6>
1a00137e:	4618      	mov	r0, r3
1a001380:	eba4 0408 	sub.w	r4, r4, r8
1a001384:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
1a001388:	e7be      	b.n	1a001308 <__udivmoddi4+0x98>
1a00138a:	428b      	cmp	r3, r1
1a00138c:	d908      	bls.n	1a0013a0 <__udivmoddi4+0x130>
1a00138e:	2e00      	cmp	r6, #0
1a001390:	d078      	beq.n	1a001484 <__udivmoddi4+0x214>
1a001392:	2700      	movs	r7, #0
1a001394:	e9c6 0100 	strd	r0, r1, [r6]
1a001398:	4638      	mov	r0, r7
1a00139a:	4639      	mov	r1, r7
1a00139c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a0013a0:	fab3 f783 	clz	r7, r3
1a0013a4:	b97f      	cbnz	r7, 1a0013c6 <__udivmoddi4+0x156>
1a0013a6:	428b      	cmp	r3, r1
1a0013a8:	d302      	bcc.n	1a0013b0 <__udivmoddi4+0x140>
1a0013aa:	4282      	cmp	r2, r0
1a0013ac:	f200 80bd 	bhi.w	1a00152a <__udivmoddi4+0x2ba>
1a0013b0:	1a84      	subs	r4, r0, r2
1a0013b2:	eb61 0303 	sbc.w	r3, r1, r3
1a0013b6:	2001      	movs	r0, #1
1a0013b8:	4698      	mov	r8, r3
1a0013ba:	2e00      	cmp	r6, #0
1a0013bc:	d0a9      	beq.n	1a001312 <__udivmoddi4+0xa2>
1a0013be:	e9c6 4800 	strd	r4, r8, [r6]
1a0013c2:	e7a6      	b.n	1a001312 <__udivmoddi4+0xa2>
1a0013c4:	deff      	udf	#255	; 0xff
1a0013c6:	f1c7 0520 	rsb	r5, r7, #32
1a0013ca:	40bb      	lsls	r3, r7
1a0013cc:	fa22 fc05 	lsr.w	ip, r2, r5
1a0013d0:	ea4c 0c03 	orr.w	ip, ip, r3
1a0013d4:	fa01 f407 	lsl.w	r4, r1, r7
1a0013d8:	fa20 f805 	lsr.w	r8, r0, r5
1a0013dc:	fa21 f305 	lsr.w	r3, r1, r5
1a0013e0:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
1a0013e4:	ea48 0404 	orr.w	r4, r8, r4
1a0013e8:	fbb3 f9fe 	udiv	r9, r3, lr
1a0013ec:	0c21      	lsrs	r1, r4, #16
1a0013ee:	fb0e 3319 	mls	r3, lr, r9, r3
1a0013f2:	fa1f f88c 	uxth.w	r8, ip
1a0013f6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
1a0013fa:	fb09 fa08 	mul.w	sl, r9, r8
1a0013fe:	459a      	cmp	sl, r3
1a001400:	fa02 f207 	lsl.w	r2, r2, r7
1a001404:	fa00 f107 	lsl.w	r1, r0, r7
1a001408:	d90b      	bls.n	1a001422 <__udivmoddi4+0x1b2>
1a00140a:	eb1c 0303 	adds.w	r3, ip, r3
1a00140e:	f109 30ff 	add.w	r0, r9, #4294967295
1a001412:	f080 8088 	bcs.w	1a001526 <__udivmoddi4+0x2b6>
1a001416:	459a      	cmp	sl, r3
1a001418:	f240 8085 	bls.w	1a001526 <__udivmoddi4+0x2b6>
1a00141c:	f1a9 0902 	sub.w	r9, r9, #2
1a001420:	4463      	add	r3, ip
1a001422:	eba3 030a 	sub.w	r3, r3, sl
1a001426:	b2a4      	uxth	r4, r4
1a001428:	fbb3 f0fe 	udiv	r0, r3, lr
1a00142c:	fb0e 3310 	mls	r3, lr, r0, r3
1a001430:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
1a001434:	fb00 f808 	mul.w	r8, r0, r8
1a001438:	45a0      	cmp	r8, r4
1a00143a:	d908      	bls.n	1a00144e <__udivmoddi4+0x1de>
1a00143c:	eb1c 0404 	adds.w	r4, ip, r4
1a001440:	f100 33ff 	add.w	r3, r0, #4294967295
1a001444:	d26b      	bcs.n	1a00151e <__udivmoddi4+0x2ae>
1a001446:	45a0      	cmp	r8, r4
1a001448:	d969      	bls.n	1a00151e <__udivmoddi4+0x2ae>
1a00144a:	3802      	subs	r0, #2
1a00144c:	4464      	add	r4, ip
1a00144e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
1a001452:	eba4 0408 	sub.w	r4, r4, r8
1a001456:	fba0 8902 	umull	r8, r9, r0, r2
1a00145a:	454c      	cmp	r4, r9
1a00145c:	46c6      	mov	lr, r8
1a00145e:	464b      	mov	r3, r9
1a001460:	d354      	bcc.n	1a00150c <__udivmoddi4+0x29c>
1a001462:	d051      	beq.n	1a001508 <__udivmoddi4+0x298>
1a001464:	2e00      	cmp	r6, #0
1a001466:	d069      	beq.n	1a00153c <__udivmoddi4+0x2cc>
1a001468:	ebb1 020e 	subs.w	r2, r1, lr
1a00146c:	eb64 0403 	sbc.w	r4, r4, r3
1a001470:	fa04 f505 	lsl.w	r5, r4, r5
1a001474:	fa22 f307 	lsr.w	r3, r2, r7
1a001478:	40fc      	lsrs	r4, r7
1a00147a:	431d      	orrs	r5, r3
1a00147c:	e9c6 5400 	strd	r5, r4, [r6]
1a001480:	2700      	movs	r7, #0
1a001482:	e746      	b.n	1a001312 <__udivmoddi4+0xa2>
1a001484:	4637      	mov	r7, r6
1a001486:	4630      	mov	r0, r6
1a001488:	e743      	b.n	1a001312 <__udivmoddi4+0xa2>
1a00148a:	4618      	mov	r0, r3
1a00148c:	e737      	b.n	1a0012fe <__udivmoddi4+0x8e>
1a00148e:	4607      	mov	r7, r0
1a001490:	e71f      	b.n	1a0012d2 <__udivmoddi4+0x62>
1a001492:	f1c2 0320 	rsb	r3, r2, #32
1a001496:	fa20 f703 	lsr.w	r7, r0, r3
1a00149a:	4095      	lsls	r5, r2
1a00149c:	fa01 f002 	lsl.w	r0, r1, r2
1a0014a0:	fa21 f303 	lsr.w	r3, r1, r3
1a0014a4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a0014a8:	4338      	orrs	r0, r7
1a0014aa:	0c01      	lsrs	r1, r0, #16
1a0014ac:	fbb3 f7fe 	udiv	r7, r3, lr
1a0014b0:	fa1f f885 	uxth.w	r8, r5
1a0014b4:	fb0e 3317 	mls	r3, lr, r7, r3
1a0014b8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a0014bc:	fb07 f308 	mul.w	r3, r7, r8
1a0014c0:	428b      	cmp	r3, r1
1a0014c2:	fa04 f402 	lsl.w	r4, r4, r2
1a0014c6:	d907      	bls.n	1a0014d8 <__udivmoddi4+0x268>
1a0014c8:	1869      	adds	r1, r5, r1
1a0014ca:	f107 3cff 	add.w	ip, r7, #4294967295
1a0014ce:	d228      	bcs.n	1a001522 <__udivmoddi4+0x2b2>
1a0014d0:	428b      	cmp	r3, r1
1a0014d2:	d926      	bls.n	1a001522 <__udivmoddi4+0x2b2>
1a0014d4:	3f02      	subs	r7, #2
1a0014d6:	4429      	add	r1, r5
1a0014d8:	1acb      	subs	r3, r1, r3
1a0014da:	b281      	uxth	r1, r0
1a0014dc:	fbb3 f0fe 	udiv	r0, r3, lr
1a0014e0:	fb0e 3310 	mls	r3, lr, r0, r3
1a0014e4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a0014e8:	fb00 f308 	mul.w	r3, r0, r8
1a0014ec:	428b      	cmp	r3, r1
1a0014ee:	d907      	bls.n	1a001500 <__udivmoddi4+0x290>
1a0014f0:	1869      	adds	r1, r5, r1
1a0014f2:	f100 3cff 	add.w	ip, r0, #4294967295
1a0014f6:	d210      	bcs.n	1a00151a <__udivmoddi4+0x2aa>
1a0014f8:	428b      	cmp	r3, r1
1a0014fa:	d90e      	bls.n	1a00151a <__udivmoddi4+0x2aa>
1a0014fc:	3802      	subs	r0, #2
1a0014fe:	4429      	add	r1, r5
1a001500:	1ac9      	subs	r1, r1, r3
1a001502:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
1a001506:	e714      	b.n	1a001332 <__udivmoddi4+0xc2>
1a001508:	4541      	cmp	r1, r8
1a00150a:	d2ab      	bcs.n	1a001464 <__udivmoddi4+0x1f4>
1a00150c:	ebb8 0e02 	subs.w	lr, r8, r2
1a001510:	eb69 020c 	sbc.w	r2, r9, ip
1a001514:	3801      	subs	r0, #1
1a001516:	4613      	mov	r3, r2
1a001518:	e7a4      	b.n	1a001464 <__udivmoddi4+0x1f4>
1a00151a:	4660      	mov	r0, ip
1a00151c:	e7f0      	b.n	1a001500 <__udivmoddi4+0x290>
1a00151e:	4618      	mov	r0, r3
1a001520:	e795      	b.n	1a00144e <__udivmoddi4+0x1de>
1a001522:	4667      	mov	r7, ip
1a001524:	e7d8      	b.n	1a0014d8 <__udivmoddi4+0x268>
1a001526:	4681      	mov	r9, r0
1a001528:	e77b      	b.n	1a001422 <__udivmoddi4+0x1b2>
1a00152a:	4638      	mov	r0, r7
1a00152c:	e745      	b.n	1a0013ba <__udivmoddi4+0x14a>
1a00152e:	f1ac 0c02 	sub.w	ip, ip, #2
1a001532:	442b      	add	r3, r5
1a001534:	e710      	b.n	1a001358 <__udivmoddi4+0xe8>
1a001536:	3802      	subs	r0, #2
1a001538:	442c      	add	r4, r5
1a00153a:	e721      	b.n	1a001380 <__udivmoddi4+0x110>
1a00153c:	4637      	mov	r7, r6
1a00153e:	e6e8      	b.n	1a001312 <__udivmoddi4+0xa2>

1a001540 <__aeabi_idiv0>:
1a001540:	4770      	bx	lr
1a001542:	bf00      	nop

1a001544 <__libc_init_array>:
1a001544:	b570      	push	{r4, r5, r6, lr}
1a001546:	4e0d      	ldr	r6, [pc, #52]	; (1a00157c <__libc_init_array+0x38>)
1a001548:	4d0d      	ldr	r5, [pc, #52]	; (1a001580 <__libc_init_array+0x3c>)
1a00154a:	1b76      	subs	r6, r6, r5
1a00154c:	10b6      	asrs	r6, r6, #2
1a00154e:	d006      	beq.n	1a00155e <__libc_init_array+0x1a>
1a001550:	2400      	movs	r4, #0
1a001552:	3401      	adds	r4, #1
1a001554:	f855 3b04 	ldr.w	r3, [r5], #4
1a001558:	4798      	blx	r3
1a00155a:	42a6      	cmp	r6, r4
1a00155c:	d1f9      	bne.n	1a001552 <__libc_init_array+0xe>
1a00155e:	4e09      	ldr	r6, [pc, #36]	; (1a001584 <__libc_init_array+0x40>)
1a001560:	4d09      	ldr	r5, [pc, #36]	; (1a001588 <__libc_init_array+0x44>)
1a001562:	1b76      	subs	r6, r6, r5
1a001564:	f7ff fcf4 	bl	1a000f50 <_init>
1a001568:	10b6      	asrs	r6, r6, #2
1a00156a:	d006      	beq.n	1a00157a <__libc_init_array+0x36>
1a00156c:	2400      	movs	r4, #0
1a00156e:	3401      	adds	r4, #1
1a001570:	f855 3b04 	ldr.w	r3, [r5], #4
1a001574:	4798      	blx	r3
1a001576:	42a6      	cmp	r6, r4
1a001578:	d1f9      	bne.n	1a00156e <__libc_init_array+0x2a>
1a00157a:	bd70      	pop	{r4, r5, r6, pc}
1a00157c:	1a001874 	.word	0x1a001874
1a001580:	1a001874 	.word	0x1a001874
1a001584:	1a001874 	.word	0x1a001874
1a001588:	1a001874 	.word	0x1a001874

1a00158c <memset>:
1a00158c:	b4f0      	push	{r4, r5, r6, r7}
1a00158e:	0786      	lsls	r6, r0, #30
1a001590:	d046      	beq.n	1a001620 <memset+0x94>
1a001592:	1e54      	subs	r4, r2, #1
1a001594:	2a00      	cmp	r2, #0
1a001596:	d03c      	beq.n	1a001612 <memset+0x86>
1a001598:	b2ca      	uxtb	r2, r1
1a00159a:	4603      	mov	r3, r0
1a00159c:	e002      	b.n	1a0015a4 <memset+0x18>
1a00159e:	f114 34ff 	adds.w	r4, r4, #4294967295
1a0015a2:	d336      	bcc.n	1a001612 <memset+0x86>
1a0015a4:	f803 2b01 	strb.w	r2, [r3], #1
1a0015a8:	079d      	lsls	r5, r3, #30
1a0015aa:	d1f8      	bne.n	1a00159e <memset+0x12>
1a0015ac:	2c03      	cmp	r4, #3
1a0015ae:	d929      	bls.n	1a001604 <memset+0x78>
1a0015b0:	b2cd      	uxtb	r5, r1
1a0015b2:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
1a0015b6:	2c0f      	cmp	r4, #15
1a0015b8:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
1a0015bc:	d933      	bls.n	1a001626 <memset+0x9a>
1a0015be:	f1a4 0610 	sub.w	r6, r4, #16
1a0015c2:	0936      	lsrs	r6, r6, #4
1a0015c4:	f103 0720 	add.w	r7, r3, #32
1a0015c8:	eb07 1706 	add.w	r7, r7, r6, lsl #4
1a0015cc:	f103 0210 	add.w	r2, r3, #16
1a0015d0:	e942 5504 	strd	r5, r5, [r2, #-16]
1a0015d4:	e942 5502 	strd	r5, r5, [r2, #-8]
1a0015d8:	3210      	adds	r2, #16
1a0015da:	42ba      	cmp	r2, r7
1a0015dc:	d1f8      	bne.n	1a0015d0 <memset+0x44>
1a0015de:	1c72      	adds	r2, r6, #1
1a0015e0:	f014 0f0c 	tst.w	r4, #12
1a0015e4:	eb03 1202 	add.w	r2, r3, r2, lsl #4
1a0015e8:	f004 060f 	and.w	r6, r4, #15
1a0015ec:	d013      	beq.n	1a001616 <memset+0x8a>
1a0015ee:	1f33      	subs	r3, r6, #4
1a0015f0:	f023 0303 	bic.w	r3, r3, #3
1a0015f4:	3304      	adds	r3, #4
1a0015f6:	4413      	add	r3, r2
1a0015f8:	f842 5b04 	str.w	r5, [r2], #4
1a0015fc:	4293      	cmp	r3, r2
1a0015fe:	d1fb      	bne.n	1a0015f8 <memset+0x6c>
1a001600:	f006 0403 	and.w	r4, r6, #3
1a001604:	b12c      	cbz	r4, 1a001612 <memset+0x86>
1a001606:	b2c9      	uxtb	r1, r1
1a001608:	441c      	add	r4, r3
1a00160a:	f803 1b01 	strb.w	r1, [r3], #1
1a00160e:	429c      	cmp	r4, r3
1a001610:	d1fb      	bne.n	1a00160a <memset+0x7e>
1a001612:	bcf0      	pop	{r4, r5, r6, r7}
1a001614:	4770      	bx	lr
1a001616:	4634      	mov	r4, r6
1a001618:	4613      	mov	r3, r2
1a00161a:	2c00      	cmp	r4, #0
1a00161c:	d1f3      	bne.n	1a001606 <memset+0x7a>
1a00161e:	e7f8      	b.n	1a001612 <memset+0x86>
1a001620:	4614      	mov	r4, r2
1a001622:	4603      	mov	r3, r0
1a001624:	e7c2      	b.n	1a0015ac <memset+0x20>
1a001626:	461a      	mov	r2, r3
1a001628:	4626      	mov	r6, r4
1a00162a:	e7e0      	b.n	1a0015ee <memset+0x62>

1a00162c <pinmuxing>:
1a00162c:	0002 0044 0102 0044 0202 0044 0a02 0040     ..D...D...D...@.
1a00163c:	0b02 0040 0c02 0040 0001 0050 0101 0050     ..@...@...P...P.
1a00164c:	0201 0050 0601 0050 0106 0050 0406 0050     ..P...P...P...P.
1a00165c:	0506 0050 0706 0054 0806 0054 0906 0050     ..P...T...T...P.
1a00166c:	0a06 0050 0b06 0050 0c06 0050 040f 00f0     ..P...P...P.....
1a00167c:	0301 00d5 0401 00d5 0107 0016 0207 0056     ..............V.
1a00168c:	0302 0052 0402 0052 0509 0052 0609 0057     ..R...R...R...W.
1a00169c:	0206 0057                                   ..W.

1a0016a0 <ExtRateIn>:
1a0016a0:	0000 0000                                   ....

1a0016a4 <GpioButtons>:
1a0016a4:	0400 0800 0900 0901                         ........

1a0016ac <GpioLeds>:
1a0016ac:	0005 0105 0205 0e00 0b01 0c01               ............

1a0016b8 <GpioPorts>:
1a0016b8:	0003 0303 0403 0f05 1005 0503 0603 0703     ................
1a0016c8:	0802 ffff                                   ....

1a0016cc <OscRateIn>:
1a0016cc:	1b00 00b7 0f03 0f0f 00ff 0000               ............

1a0016d8 <periph_to_base>:
1a0016d8:	0000 0005 000a 0020 0024 0009 0040 0040     ...... .$...@.@.
1a0016e8:	0005 0060 00a6 0004 00c0 00c3 0002 00e0     ..`.............
1a0016f8:	00e0 0001 0100 0100 0003 0120 0120 0006     .......... . ...
1a001708:	0140 0140 000c 0142 0142 0019 0162 0162     @.@...B.B...b.b.
1a001718:	0013 0182 0182 0012 01a2 01a2 0011 01c2     ................
1a001728:	01c2 0010 01e2 01e2 000f 0202 0202 000e     ................
1a001738:	0222 0222 000d 0223 0223 001c               "."...#.#...

1a001744 <InitClkStates>:
1a001744:	0100 0001 0909 0001 090a 0001 0701 0101     ................
1a001754:	0902 0001 0906 0001 090c 0101 090d 0001     ................
1a001764:	090e 0001 090f 0001 0910 0001 0911 0001     ................
1a001774:	0912 0001 0913 0001 1114 0001 1119 0001     ................
1a001784:	111a 0001 111b 0001                         ........

1a00178c <gpioPinsInit>:
1a00178c:	0104 0200 0701 0005 0d03 0501 0100 0408     ................
1a00179c:	0002 0202 0304 0200 0403 0000 0002 0407     ................
1a0017ac:	0300 030c 0402 0905 0103 0504 0208 0403     ................
1a0017bc:	0305 0402 0504 0604 000c 0802 0b06 0300     ................
1a0017cc:	0607 0009 0503 0706 0504 060f 0004 0303     ................
1a0017dc:	0404 0200 0404 0005 0502 0604 0200 0406     ................
1a0017ec:	0408 0c05 0a04 0504 010e 0003 0a00 1401     ................
1a0017fc:	0000 010f 0012 0d00 1101 0000 010c 0010     ................
1a00180c:	0300 0707 0300 000f 0001 0100 0000 0000     ................
1a00181c:	0600 000a 0603 0806 0504 0610 0005 0403     ................
1a00182c:	0106 0300 0400 0409 0d05 0401 0000 010b     ................
1a00183c:	000f 0200 0001 0000 0104 0001 0800 0201     ................
1a00184c:	0000 0109 0006 0901 0002 0504 0200 0401     ................
1a00185c:	0105 0202 0504 0202 000a 0e00 0b02 0100     ................
1a00186c:	020b 000c 0c01 ffff                         ........
