Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.52 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.53 secs
 
--> Reading design: main_controller.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main_controller.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main_controller"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : main_controller
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/UPB/9no Semestre/Arquitectura y tecnologia de procesadores/VHDL/Processor/mux_data.vhd" in Library work.
Entity <mux_data> compiled.
Entity <mux_data> (Architecture <behavioral>) compiled.
Compiling vhdl file "D:/UPB/9no Semestre/Arquitectura y tecnologia de procesadores/VHDL/Processor/mux_addr.vhd" in Library work.
Architecture behavioral of Entity mux_addr is up to date.
Compiling vhdl file "D:/UPB/9no Semestre/Arquitectura y tecnologia de procesadores/VHDL/Processor/control_unit.vhd" in Library work.
Architecture behavioral of Entity control_unit is up to date.
Compiling vhdl file "D:/UPB/9no Semestre/Arquitectura y tecnologia de procesadores/VHDL/Processor/memory.vhd" in Library work.
Architecture behavioral of Entity memory is up to date.
Compiling vhdl file "D:/UPB/9no Semestre/Arquitectura y tecnologia de procesadores/VHDL/Processor/common_register.vhd" in Library work.
Architecture behavioral of Entity common_register is up to date.
Compiling vhdl file "D:/UPB/9no Semestre/Arquitectura y tecnologia de procesadores/VHDL/Processor/instruction_register.vhd" in Library work.
Architecture behavioral of Entity instruction_register is up to date.
Compiling vhdl file "D:/UPB/9no Semestre/Arquitectura y tecnologia de procesadores/VHDL/Processor/program_counter.vhd" in Library work.
Architecture behavioral of Entity program_counter is up to date.
Compiling vhdl file "D:/UPB/9no Semestre/Arquitectura y tecnologia de procesadores/VHDL/Processor/arithmetic_logic_unit.vhd" in Library work.
Architecture behavioral of Entity arithmetic_logic_unit is up to date.
Compiling vhdl file "D:/UPB/9no Semestre/Arquitectura y tecnologia de procesadores/VHDL/Processor/program_status_word.vhd" in Library work.
Architecture behavioral of Entity program_status_word is up to date.
Compiling vhdl file "D:/UPB/9no Semestre/Arquitectura y tecnologia de procesadores/VHDL/Processor/io_module.vhd" in Library work.
Architecture behavioral of Entity io_module is up to date.
Compiling vhdl file "D:/UPB/9no Semestre/Arquitectura y tecnologia de procesadores/VHDL/Processor/lcd_display.vhd" in Library work.
Architecture behavioral of Entity lcd_display is up to date.
Compiling vhdl file "D:/UPB/9no Semestre/Arquitectura y tecnologia de procesadores/VHDL/Processor/main_controller.vhd" in Library work.
Entity <main_controller> compiled.
Entity <main_controller> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <main_controller> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux_data> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux_addr> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <control_unit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <memory> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <common_register> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <instruction_register> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <program_counter> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <arithmetic_logic_unit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <program_status_word> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <io_module> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <lcd_display> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <main_controller> in library <work> (Architecture <behavioral>).
Entity <main_controller> analyzed. Unit <main_controller> generated.

Analyzing Entity <mux_data> in library <work> (Architecture <behavioral>).
Entity <mux_data> analyzed. Unit <mux_data> generated.

Analyzing Entity <mux_addr> in library <work> (Architecture <behavioral>).
Entity <mux_addr> analyzed. Unit <mux_addr> generated.

Analyzing Entity <control_unit> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "D:/UPB/9no Semestre/Arquitectura y tecnologia de procesadores/VHDL/Processor/control_unit.vhd" line 83: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <io>, <inst>, <psw>
Entity <control_unit> analyzed. Unit <control_unit> generated.

Analyzing Entity <memory> in library <work> (Architecture <behavioral>).
Entity <memory> analyzed. Unit <memory> generated.

Analyzing Entity <common_register> in library <work> (Architecture <behavioral>).
Entity <common_register> analyzed. Unit <common_register> generated.

Analyzing Entity <instruction_register> in library <work> (Architecture <behavioral>).
Entity <instruction_register> analyzed. Unit <instruction_register> generated.

Analyzing Entity <program_counter> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "D:/UPB/9no Semestre/Arquitectura y tecnologia de procesadores/VHDL/Processor/program_counter.vhd" line 49: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <base>, <scale>, <counter>
Entity <program_counter> analyzed. Unit <program_counter> generated.

Analyzing Entity <arithmetic_logic_unit> in library <work> (Architecture <behavioral>).
Entity <arithmetic_logic_unit> analyzed. Unit <arithmetic_logic_unit> generated.

Analyzing Entity <program_status_word> in library <work> (Architecture <behavioral>).
Entity <program_status_word> analyzed. Unit <program_status_word> generated.

Analyzing Entity <io_module> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "D:/UPB/9no Semestre/Arquitectura y tecnologia de procesadores/VHDL/Processor/io_module.vhd" line 68: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <din>, <instruction>
Entity <io_module> analyzed. Unit <io_module> generated.

Analyzing Entity <lcd_display> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "D:/UPB/9no Semestre/Arquitectura y tecnologia de procesadores/VHDL/Processor/lcd_display.vhd" line 79: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <data1_tmp1>, <data1_tmp2>, <data2_tmp1>, <data2_tmp2>
INFO:Xst:1561 - "D:/UPB/9no Semestre/Arquitectura y tecnologia de procesadores/VHDL/Processor/lcd_display.vhd" line 240: Mux is complete : default of case is discarded
INFO:Xst:1561 - "D:/UPB/9no Semestre/Arquitectura y tecnologia de procesadores/VHDL/Processor/lcd_display.vhd" line 298: Mux is complete : default of case is discarded
Entity <lcd_display> analyzed. Unit <lcd_display> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <mux_data>.
    Related source file is "D:/UPB/9no Semestre/Arquitectura y tecnologia de procesadores/VHDL/Processor/mux_data.vhd".
WARNING:Xst:647 - Input <ir<23:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 8-bit latch for signal <data_bus>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
Unit <mux_data> synthesized.


Synthesizing Unit <mux_addr>.
    Related source file is "D:/UPB/9no Semestre/Arquitectura y tecnologia de procesadores/VHDL/Processor/mux_addr.vhd".
WARNING:Xst:647 - Input <ir<23:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 8-bit latch for signal <addr_bus>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
Unit <mux_addr> synthesized.


Synthesizing Unit <control_unit>.
    Related source file is "D:/UPB/9no Semestre/Arquitectura y tecnologia de procesadores/VHDL/Processor/control_unit.vhd".
WARNING:Xst:647 - Input <psw<2:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <inst<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <opcode> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <op_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <op2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <op1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <current_state>.
    Found 4x8-bit ROM for signal <inst_17_16$rom0000>.
    Found 32x81-bit ROM for signal <next_state$mux0002>.
WARNING:Xst:737 - Found 81-bit latch for signal <next_state>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 81-bit register for signal <current_state>.
    Summary:
	inferred   2 ROM(s).
	inferred  81 D-type flip-flop(s).
Unit <control_unit> synthesized.


Synthesizing Unit <memory>.
    Related source file is "D:/UPB/9no Semestre/Arquitectura y tecnologia de procesadores/VHDL/Processor/memory.vhd".
    Found 8-bit register for signal <dout>.
    Found 8-bit 256-to-1 multiplexer for signal <$varindex0000> created at line 112.
    Found 2048-bit register for signal <regs>.
INFO:Xst:738 - HDL ADVISOR - 2048 flip-flops were inferred for signal <regs>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 1984 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <memory> synthesized.


Synthesizing Unit <common_register>.
    Related source file is "D:/UPB/9no Semestre/Arquitectura y tecnologia de procesadores/VHDL/Processor/common_register.vhd".
WARNING:Xst:737 - Found 8-bit latch for signal <dout>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
Unit <common_register> synthesized.


Synthesizing Unit <instruction_register>.
    Related source file is "D:/UPB/9no Semestre/Arquitectura y tecnologia de procesadores/VHDL/Processor/instruction_register.vhd".
    Found 24-bit register for signal <dout>.
    Summary:
	inferred  24 D-type flip-flop(s).
Unit <instruction_register> synthesized.


Synthesizing Unit <program_counter>.
    Related source file is "D:/UPB/9no Semestre/Arquitectura y tecnologia de procesadores/VHDL/Processor/program_counter.vhd".
WARNING:Xst:646 - Signal <tmp_mult> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tmp_add> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <scale> is used but never assigned. This sourceless signal will be automatically connected to value 00000011.
WARNING:Xst:653 - Signal <base> is used but never assigned. This sourceless signal will be automatically connected to value 01100100.
WARNING:Xst:737 - Found 8-bit latch for signal <counter>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 8-bit adder for signal <counter$share0000> created at line 57.
    Found 8x8-bit multiplier for signal <tmp_mult$mult0000> created at line 60.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
Unit <program_counter> synthesized.


Synthesizing Unit <arithmetic_logic_unit>.
    Related source file is "D:/UPB/9no Semestre/Arquitectura y tecnologia de procesadores/VHDL/Processor/arithmetic_logic_unit.vhd".
WARNING:Xst:1305 - Output <control<2>> is never assigned. Tied to value 0.
    Found 2-bit register for signal <control<0:1>>.
    Found 8-bit register for signal <res>.
    Found 8-bit comparator equal for signal <control_0$cmp_eq0001> created at line 60.
    Found 8-bit comparator greater for signal <control_1$cmp_gt0000> created at line 65.
    Found 8-bit adder for signal <res$addsub0000> created at line 53.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <arithmetic_logic_unit> synthesized.


Synthesizing Unit <program_status_word>.
    Related source file is "D:/UPB/9no Semestre/Arquitectura y tecnologia de procesadores/VHDL/Processor/program_status_word.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <program_status_word> synthesized.


Synthesizing Unit <io_module>.
    Related source file is "D:/UPB/9no Semestre/Arquitectura y tecnologia de procesadores/VHDL/Processor/io_module.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <instruction_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction_9>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction_10>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction_11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction_12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction_13>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction_14>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction_20>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction_15>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction_21>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction_16>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction_22>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction_17>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction_23>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction_18>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction_19>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Using one-hot encoding for signal <current_state>.
WARNING:Xst:737 - Found 10-bit latch for signal <next_state>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 8-bit latch for signal <dout>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 10-bit register for signal <current_state>.
Unit <io_module> synthesized.


Synthesizing Unit <lcd_display>.
    Related source file is "D:/UPB/9no Semestre/Arquitectura y tecnologia de procesadores/VHDL/Processor/lcd_display.vhd".
INFO:Xst:1799 - State done2 is never reached in FSM <pr_state>.
INFO:Xst:1799 - State done1 is never reached in FSM <pr_state>.
    Found finite state machine <FSM_0> for signal <pr_state>.
    -----------------------------------------------------------------------
    | States             | 24                                             |
    | Transitions        | 24                                             |
    | Inputs             | 0                                              |
    | Outputs            | 24                                             |
    | Clock              | E                         (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | fi1a                                           |
    | Power Up State     | fi1a                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16x8-bit ROM for signal <data2$rom0000>.
    Found 16x8-bit ROM for signal <data1$rom0000>.
    Found 1-bit register for signal <E>.
    Found 17-bit register for signal <cuenta>.
    Found 17-bit adder for signal <cuenta$addsub0000> created at line 58.
    Found 17-bit comparator less for signal <cuenta$cmp_lt0000> created at line 57.
    Found 17-bit comparator less for signal <E$cmp_lt0000> created at line 62.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 ROM(s).
	inferred  18 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <lcd_display> synthesized.


Synthesizing Unit <main_controller>.
    Related source file is "D:/UPB/9no Semestre/Arquitectura y tecnologia de procesadores/VHDL/Processor/main_controller.vhd".
WARNING:Xst:646 - Signal <cb_regs<2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cb_out<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cb_out<2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cb_mbr<2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cb_mar<2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cb_alub<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cb_alub<2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cb_alua<2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cb_acc> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <main_controller> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 4
 16x8-bit ROM                                          : 2
 32x81-bit ROM                                         : 1
 4x8-bit ROM                                           : 1
# Multipliers                                          : 1
 8x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 3
 17-bit adder                                          : 1
 8-bit adder                                           : 2
# Registers                                            : 545
 1-bit register                                        : 27
 10-bit register                                       : 1
 17-bit register                                       : 1
 8-bit register                                        : 515
 81-bit register                                       : 1
# Latches                                              : 35
 1-bit latch                                           : 24
 10-bit latch                                          : 1
 8-bit latch                                           : 9
 81-bit latch                                          : 1
# Comparators                                          : 4
 17-bit comparator less                                : 2
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 2
 8-bit 256-to-1 multiplexer                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <lcd/pr_state/FSM> on signal <pr_state[1:24]> with one-hot encoding.
-----------------------------------
 State | Encoding
-----------------------------------
 fi1a  | 000000000000000000000001
 fi1b  | 000000000000000000000010
 fi2a  | 000000000000000000000100
 fi2b  | 000000000000000000001000
 fi3a  | 000000000000000000010000
 fi3b  | 000000000000000000100000
 bor1  | 000000000000000001000000
 bor2  | 000000000000000010000000
 cont1 | 000000000000000100000000
 cont2 | 000000000000001000000000
 mod1  | 000000000000010000000000
 mod2  | 000000000000100000000000
 zero1 | 000000000001000000000000
 zero2 | 000000000010000000000000
 x1    | 000000000100000000000000
 x2    | 000000001000000000000000
 hex1  | 000000010000000000000000
 hex2  | 000000100000000000000000
 hex3  | 000001000000000000000000
 hex4  | 000010000000000000000000
 rl1   | 000100000000000000000000
 rl2   | 001000000000000000000000
 rl3   | 010000000000000000000000
 rl4   | 100000000000000000000000
 done1 | unreached
 done2 | unreached
-----------------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 4
 16x8-bit ROM                                          : 2
 32x81-bit ROM                                         : 1
 4x8-bit ROM                                           : 1
# Multipliers                                          : 1
 8x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 3
 17-bit adder                                          : 1
 8-bit adder                                           : 2
# Registers                                            : 4255
 Flip-Flops                                            : 4255
# Latches                                              : 35
 1-bit latch                                           : 24
 10-bit latch                                          : 1
 8-bit latch                                           : 9
 81-bit latch                                          : 1
# Comparators                                          : 4
 17-bit comparator less                                : 2
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 2
 8-bit 256-to-1 multiplexer                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <main_controller> ...

Optimizing unit <instruction_register> ...

Optimizing unit <arithmetic_logic_unit> ...

Optimizing unit <lcd_display> ...

Optimizing unit <mux_data> ...

Optimizing unit <mux_addr> ...

Optimizing unit <control_unit> ...

Optimizing unit <memory> ...

Optimizing unit <program_counter> ...

Optimizing unit <io_module> ...
WARNING:Xst:2677 - Node <mar/dout_0> of sequential type is unconnected in block <main_controller>.
WARNING:Xst:2677 - Node <mar/dout_1> of sequential type is unconnected in block <main_controller>.
WARNING:Xst:2677 - Node <mar/dout_2> of sequential type is unconnected in block <main_controller>.
WARNING:Xst:2677 - Node <mar/dout_3> of sequential type is unconnected in block <main_controller>.
WARNING:Xst:2677 - Node <mar/dout_4> of sequential type is unconnected in block <main_controller>.
WARNING:Xst:2677 - Node <mar/dout_5> of sequential type is unconnected in block <main_controller>.
WARNING:Xst:2677 - Node <mar/dout_6> of sequential type is unconnected in block <main_controller>.
WARNING:Xst:2677 - Node <mar/dout_7> of sequential type is unconnected in block <main_controller>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main_controller, actual ratio is 78.
Latch output/dout_7 has been replicated 1 time(s) to handle iob=true attribute.
Latch output/dout_6 has been replicated 1 time(s) to handle iob=true attribute.
Latch output/dout_5 has been replicated 1 time(s) to handle iob=true attribute.
Latch output/dout_4 has been replicated 1 time(s) to handle iob=true attribute.
Latch output/dout_3 has been replicated 1 time(s) to handle iob=true attribute.
Latch output/dout_2 has been replicated 1 time(s) to handle iob=true attribute.
Latch output/dout_1 has been replicated 1 time(s) to handle iob=true attribute.
Latch output/dout_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 4279
 Flip-Flops                                            : 4279

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : main_controller.ngr
Top Level Output File Name         : main_controller
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 26

Cell Usage :
# BELS                             : 5213
#      GND                         : 1
#      INV                         : 13
#      LUT1                        : 18
#      LUT2                        : 263
#      LUT3                        : 2439
#      LUT3_L                      : 3
#      LUT4                        : 384
#      LUT4_D                      : 2
#      LUT4_L                      : 4
#      MUXCY                       : 53
#      MUXF5                       : 1087
#      MUXF6                       : 528
#      MUXF7                       : 256
#      MUXF8                       : 128
#      VCC                         : 1
#      XORCY                       : 33
# FlipFlops/Latches                : 4466
#      FD                          : 17
#      FDC                         : 8
#      FDCE                        : 173
#      FDE                         : 4003
#      FDPE                        : 53
#      FDR                         : 23
#      FDRS                        : 1
#      FDS                         : 1
#      LD                          : 91
#      LD_1                        : 8
#      LDC                         : 40
#      LDCP                        : 8
#      LDCPE                       : 16
#      LDE                         : 24
# Clock Buffers                    : 7
#      BUFG                        : 6
#      BUFGP                       : 1
# IO Buffers                       : 25
#      IBUF                        : 9
#      OBUF                        : 16
# MULTs                            : 1
#      MULT18X18SIO                : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                     3681  out of   4656    79%  
 Number of Slice Flip Flops:           4458  out of   9312    47%  
 Number of 4 input LUTs:               3126  out of   9312    33%  
 Number of IOs:                          26
 Number of bonded IOBs:                  26  out of    232    11%  
    IOB Flip Flops:                       8
 Number of MULT18X18SIOs:                 1  out of     20     5%  
 Number of GCLKs:                         7  out of     24    29%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------+---------------------------------+-------+
Clock Signal                                                         | Clock buffer(FF name)           | Load  |
---------------------------------------------------------------------+---------------------------------+-------+
cb_mbr<1>(cu/mbr<1>44:O)                                             | NONE(*)(mbr/dout_0)             | 8     |
cb_alua<1>(cu/alua<1>13:O)                                           | NONE(*)(alu_a/dout_0)           | 8     |
cb_alub<1>(cu/alub<1>3:O)                                            | NONE(*)(alu_b/dout_0)           | 8     |
cb_out<1>(cu/output<1>1:O)                                           | NONE(*)(output/dout_0)          | 16    |
cb_ir<0>1(cu/ir<0>:O)                                                | BUFG(*)(ir/dout_18)             | 24    |
cb_alu<0>(cu/alu<0>:O)                                               | NONE(*)(alu/control_0)          | 10    |
lcd/E1                                                               | BUFG                            | 24    |
clk                                                                  | BUFGP                           | 109   |
mux_addr_bus/addr_bus_cmp_eq0000(mux_data_bus/data_bus_cmp_eq00001:O)| NONE(*)(mux_data_bus/data_bus_7)| 16    |
cu/next_state_not00011(cu/next_state_not0001_f5:O)                   | BUFG(*)(cu/next_state_80)       | 81    |
cb_regs<0>1(cu/regs<0>:O)                                            | BUFG(*)(reg_mem/regs_100_0)     | 2056  |
cb_ram<0>1(cu/ram<0>:O)                                              | BUFG(*)(ram/regs_100_0)         | 2056  |
cb_pc<0>(cu/pc<0>:O)                                                 | NONE(*)(pc/counter_7)           | 8     |
io/next_state_not0001(io/next_state_not0001_f5:O)                    | NONE(*)(io/next_state_9)        | 10    |
io/dout_or0000(io/dout_or0000:O)                                     | NONE(*)(io/dout_7)              | 8     |
din<1>                                                               | IBUF+BUFG                       | 24    |
---------------------------------------------------------------------+---------------------------------+-------+
(*) These 13 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------+------------------------------+-------+
Control Signal                                                       | Buffer(FF name)              | Load  |
---------------------------------------------------------------------+------------------------------+-------+
N0(XST_GND:G)                                                        | NONE(pc/counter_0)           | 200   |
rst                                                                  | IBUF                         | 82    |
cb_pc<4>(cu/pc<4>1:O)                                                | NONE(pc/counter_0)           | 8     |
mux_addr_bus/addr_bus_0__and0000(mux_addr_bus/addr_bus_0__and00001:O)| NONE(mux_addr_bus/addr_bus_0)| 1     |
mux_addr_bus/addr_bus_0__and0001(mux_addr_bus/addr_bus_0__and00011:O)| NONE(mux_addr_bus/addr_bus_0)| 1     |
mux_addr_bus/addr_bus_1__and0000(mux_addr_bus/addr_bus_1__and00001:O)| NONE(mux_addr_bus/addr_bus_1)| 1     |
mux_addr_bus/addr_bus_1__and0001(mux_addr_bus/addr_bus_1__and00011:O)| NONE(mux_addr_bus/addr_bus_1)| 1     |
mux_addr_bus/addr_bus_2__and0000(mux_addr_bus/addr_bus_2__and00001:O)| NONE(mux_addr_bus/addr_bus_2)| 1     |
mux_addr_bus/addr_bus_2__and0001(mux_addr_bus/addr_bus_2__and00011:O)| NONE(mux_addr_bus/addr_bus_2)| 1     |
mux_addr_bus/addr_bus_3__and0000(mux_addr_bus/addr_bus_3__and00001:O)| NONE(mux_addr_bus/addr_bus_3)| 1     |
mux_addr_bus/addr_bus_3__and0001(mux_addr_bus/addr_bus_3__and00011:O)| NONE(mux_addr_bus/addr_bus_3)| 1     |
mux_addr_bus/addr_bus_4__and0000(mux_addr_bus/addr_bus_4__and00001:O)| NONE(mux_addr_bus/addr_bus_4)| 1     |
mux_addr_bus/addr_bus_4__and0001(mux_addr_bus/addr_bus_4__and00011:O)| NONE(mux_addr_bus/addr_bus_4)| 1     |
mux_addr_bus/addr_bus_5__and0000(mux_addr_bus/addr_bus_5__and00001:O)| NONE(mux_addr_bus/addr_bus_5)| 1     |
mux_addr_bus/addr_bus_5__and0001(mux_addr_bus/addr_bus_5__and00011:O)| NONE(mux_addr_bus/addr_bus_5)| 1     |
mux_addr_bus/addr_bus_6__and0000(mux_addr_bus/addr_bus_6__and00001:O)| NONE(mux_addr_bus/addr_bus_6)| 1     |
mux_addr_bus/addr_bus_6__and0001(mux_addr_bus/addr_bus_6__and00011:O)| NONE(mux_addr_bus/addr_bus_6)| 1     |
mux_addr_bus/addr_bus_7__and0000(mux_addr_bus/addr_bus_7__and00001:O)| NONE(mux_addr_bus/addr_bus_7)| 1     |
mux_addr_bus/addr_bus_7__and0001(mux_addr_bus/addr_bus_7__and00011:O)| NONE(mux_addr_bus/addr_bus_7)| 1     |
mux_data_bus/data_bus_0__and0000(mux_data_bus/data_bus_0__and00001:O)| NONE(mux_data_bus/data_bus_0)| 1     |
mux_data_bus/data_bus_0__and0001(mux_data_bus/data_bus_0__and00011:O)| NONE(mux_data_bus/data_bus_0)| 1     |
mux_data_bus/data_bus_1__and0000(mux_data_bus/data_bus_1__and00001:O)| NONE(mux_data_bus/data_bus_1)| 1     |
mux_data_bus/data_bus_1__and0001(mux_data_bus/data_bus_1__and00011:O)| NONE(mux_data_bus/data_bus_1)| 1     |
mux_data_bus/data_bus_2__and0000(mux_data_bus/data_bus_2__and00001:O)| NONE(mux_data_bus/data_bus_2)| 1     |
mux_data_bus/data_bus_2__and0001(mux_data_bus/data_bus_2__and00011:O)| NONE(mux_data_bus/data_bus_2)| 1     |
mux_data_bus/data_bus_3__and0000(mux_data_bus/data_bus_3__and00001:O)| NONE(mux_data_bus/data_bus_3)| 1     |
mux_data_bus/data_bus_3__and0001(mux_data_bus/data_bus_3__and00011:O)| NONE(mux_data_bus/data_bus_3)| 1     |
mux_data_bus/data_bus_4__and0000(mux_data_bus/data_bus_4__and00001:O)| NONE(mux_data_bus/data_bus_4)| 1     |
mux_data_bus/data_bus_4__and0001(mux_data_bus/data_bus_4__and00011:O)| NONE(mux_data_bus/data_bus_4)| 1     |
mux_data_bus/data_bus_5__and0000(mux_data_bus/data_bus_5__and00001:O)| NONE(mux_data_bus/data_bus_5)| 1     |
mux_data_bus/data_bus_5__and0001(mux_data_bus/data_bus_5__and00011:O)| NONE(mux_data_bus/data_bus_5)| 1     |
mux_data_bus/data_bus_6__and0000(mux_data_bus/data_bus_6__and00001:O)| NONE(mux_data_bus/data_bus_6)| 1     |
mux_data_bus/data_bus_6__and0001(mux_data_bus/data_bus_6__and00011:O)| NONE(mux_data_bus/data_bus_6)| 1     |
mux_data_bus/data_bus_7__and0000(mux_data_bus/data_bus_7__and00001:O)| NONE(mux_data_bus/data_bus_7)| 1     |
mux_data_bus/data_bus_7__and0001(mux_data_bus/data_bus_7__and00011:O)| NONE(mux_data_bus/data_bus_7)| 1     |
---------------------------------------------------------------------+------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.521ns (Maximum Frequency: 105.031MHz)
   Minimum input arrival time before clock: 14.952ns
   Maximum output required time after clock: 10.741ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'cb_ir<0>1'
  Clock period: 7.225ns (frequency: 138.416MHz)
  Total number of paths / destination ports: 96 / 24
-------------------------------------------------------------------------
Delay:               7.225ns (Levels of Logic = 3)
  Source:            ir/dout_16 (FF)
  Destination:       ir/dout_18 (FF)
  Source Clock:      cb_ir<0>1 rising
  Destination Clock: cb_ir<0>1 rising

  Data Path: ir/dout_16 to ir/dout_18
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            30   0.591   1.437  ir/dout_16 (ir/dout_16)
     LUT2:I0->O            3   0.704   0.566  cu/Mrom_inst_17_16_rom000021 (cu/Mrom_inst_17_16_rom00002)
     LUT4_D:I2->O         21   0.704   1.207  cu/ir<3>1 (cb_ir<3>)
     LUT3:I1->O            8   0.704   0.757  ir/dout_20_not00011 (ir/dout_20_not0001)
     FDCE:CE                   0.555          ir/dout_20
    ----------------------------------------
    Total                      7.225ns (3.258ns logic, 3.967ns route)
                                       (45.1% logic, 54.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cb_alu<0>'
  Clock period: 2.129ns (frequency: 469.704MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               2.129ns (Levels of Logic = 1)
  Source:            alu/res_7 (FF)
  Destination:       alu/res_7 (FF)
  Source Clock:      cb_alu<0> rising
  Destination Clock: cb_alu<0> rising

  Data Path: alu/res_7 to alu/res_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.526  alu/res_7 (alu/res_7)
     LUT4:I1->O            1   0.704   0.000  alu/res_mux0000<7>68 (alu/res_mux0000<7>)
     FDC:D                     0.308          alu/res_7
    ----------------------------------------
    Total                      2.129ns (1.603ns logic, 0.526ns route)
                                       (75.3% logic, 24.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'lcd/E1'
  Clock period: 1.922ns (frequency: 520.291MHz)
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Delay:               1.922ns (Levels of Logic = 0)
  Source:            lcd/pr_state_FSM_FFd1 (FF)
  Destination:       lcd/pr_state_FSM_FFd8 (FF)
  Source Clock:      lcd/E1 rising
  Destination Clock: lcd/E1 rising

  Data Path: lcd/pr_state_FSM_FFd1 to lcd/pr_state_FSM_FFd8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.591   0.420  lcd/pr_state_FSM_FFd1 (lcd/pr_state_FSM_FFd1)
     FDRS:S                    0.911          lcd/pr_state_FSM_FFd8
    ----------------------------------------
    Total                      1.922ns (1.502ns logic, 0.420ns route)
                                       (78.1% logic, 21.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 9.521ns (frequency: 105.031MHz)
  Total number of paths / destination ports: 596 / 18
-------------------------------------------------------------------------
Delay:               9.521ns (Levels of Logic = 17)
  Source:            lcd/cuenta_1 (FF)
  Destination:       lcd/E (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: lcd/cuenta_1 to lcd/E
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.591   0.595  lcd/cuenta_1 (lcd/cuenta_1)
     LUT1:I0->O            1   0.704   0.000  lcd/Madd_cuenta_addsub0000_cy<1>_rt (lcd/Madd_cuenta_addsub0000_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  lcd/Madd_cuenta_addsub0000_cy<1> (lcd/Madd_cuenta_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  lcd/Madd_cuenta_addsub0000_cy<2> (lcd/Madd_cuenta_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  lcd/Madd_cuenta_addsub0000_cy<3> (lcd/Madd_cuenta_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  lcd/Madd_cuenta_addsub0000_cy<4> (lcd/Madd_cuenta_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  lcd/Madd_cuenta_addsub0000_cy<5> (lcd/Madd_cuenta_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  lcd/Madd_cuenta_addsub0000_cy<6> (lcd/Madd_cuenta_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  lcd/Madd_cuenta_addsub0000_cy<7> (lcd/Madd_cuenta_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  lcd/Madd_cuenta_addsub0000_cy<8> (lcd/Madd_cuenta_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  lcd/Madd_cuenta_addsub0000_cy<9> (lcd/Madd_cuenta_addsub0000_cy<9>)
     XORCY:CI->O           2   0.804   0.622  lcd/Madd_cuenta_addsub0000_xor<10> (lcd/cuenta_addsub0000<10>)
     LUT2:I0->O            1   0.704   0.424  lcd/Mcompar_E_cmp_lt0000_lut<5>_SW0 (N52)
     LUT4:I3->O            1   0.704   0.000  lcd/Mcompar_E_cmp_lt0000_lut<5> (lcd/Mcompar_E_cmp_lt0000_lut<5>)
     MUXCY:S->O            1   0.464   0.000  lcd/Mcompar_E_cmp_lt0000_cy<5> (lcd/Mcompar_E_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  lcd/Mcompar_E_cmp_lt0000_cy<6> (lcd/Mcompar_E_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.459   0.420  lcd/Mcompar_E_cmp_lt0000_cy<7> (lcd/Mcompar_E_cmp_lt0000_cy<7>)
     INV:I->O              1   0.704   0.420  lcd/Mcompar_E_cmp_lt0000_cy<7>_inv_INV_0 (lcd/E_cmp_lt0000)
     FDR:R                     0.911          lcd/E
    ----------------------------------------
    Total                      9.521ns (7.040ns logic, 2.481ns route)
                                       (73.9% logic, 26.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mux_addr_bus/addr_bus_cmp_eq0000'
  Clock period: 4.447ns (frequency: 224.871MHz)
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Delay:               4.447ns (Levels of Logic = 2)
  Source:            mux_data_bus/data_bus_7 (LATCH)
  Destination:       mux_data_bus/data_bus_7 (LATCH)
  Source Clock:      mux_addr_bus/addr_bus_cmp_eq0000 falling
  Destination Clock: mux_addr_bus/addr_bus_cmp_eq0000 falling

  Data Path: mux_data_bus/data_bus_7 to mux_data_bus/data_bus_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCPE:G->Q          521   0.676   1.445  mux_data_bus/data_bus_7 (mux_data_bus/data_bus_7)
     LUT4:I2->O            3   0.704   0.610  mux_data_bus/data_bus_mux0008<7>57 (mux_data_bus/data_bus_mux0008<7>57)
     LUT2:I1->O            1   0.704   0.000  mux_data_bus/data_bus_mux0008<7>58 (mux_data_bus/data_bus_mux0008<7>)
     LDCPE:D                   0.308          mux_data_bus/data_bus_7
    ----------------------------------------
    Total                      4.447ns (2.392ns logic, 2.055ns route)
                                       (53.8% logic, 46.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cb_regs<0>1'
  Clock period: 6.031ns (frequency: 165.810MHz)
  Total number of paths / destination ports: 2048 / 8
-------------------------------------------------------------------------
Delay:               6.031ns (Levels of Logic = 8)
  Source:            reg_mem/regs_0_7 (FF)
  Destination:       reg_mem/dout_7 (FF)
  Source Clock:      cb_regs<0>1 rising
  Destination Clock: cb_regs<0>1 rising

  Data Path: reg_mem/regs_0_7 to reg_mem/dout_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.591   0.499  reg_mem/regs_0_7 (reg_mem/regs_0_7)
     LUT3:I1->O            1   0.704   0.000  reg_mem/Mmux__varindex0000_1751 (reg_mem/Mmux__varindex0000_1751)
     MUXF5:I0->O           1   0.321   0.000  reg_mem/Mmux__varindex0000_15_f5_43 (reg_mem/Mmux__varindex0000_15_f544)
     MUXF6:I0->O           1   0.521   0.000  reg_mem/Mmux__varindex0000_13_f6_36 (reg_mem/Mmux__varindex0000_13_f637)
     MUXF7:I0->O           1   0.521   0.000  reg_mem/Mmux__varindex0000_11_f7_29 (reg_mem/Mmux__varindex0000_11_f730)
     MUXF8:I0->O           1   0.521   0.499  reg_mem/Mmux__varindex0000_9_f8_22 (reg_mem/Mmux__varindex0000_9_f823)
     LUT3:I1->O            1   0.704   0.000  reg_mem/Mmux__varindex0000_67 (reg_mem/Mmux__varindex0000_67)
     MUXF5:I0->O           1   0.321   0.000  reg_mem/Mmux__varindex0000_4_f5_6 (reg_mem/Mmux__varindex0000_4_f57)
     MUXF6:I0->O           1   0.521   0.000  reg_mem/Mmux__varindex0000_2_f6_6 (reg_mem/_varindex0000<7>)
     FDE:D                     0.308          reg_mem/dout_7
    ----------------------------------------
    Total                      6.031ns (5.033ns logic, 0.998ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cb_ram<0>1'
  Clock period: 6.031ns (frequency: 165.810MHz)
  Total number of paths / destination ports: 2048 / 8
-------------------------------------------------------------------------
Delay:               6.031ns (Levels of Logic = 8)
  Source:            ram/regs_0_7 (FF)
  Destination:       ram/dout_7 (FF)
  Source Clock:      cb_ram<0>1 rising
  Destination Clock: cb_ram<0>1 rising

  Data Path: ram/regs_0_7 to ram/dout_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.591   0.499  ram/regs_0_7 (ram/regs_0_7)
     LUT3:I1->O            1   0.704   0.000  ram/Mmux__varindex0000_1751 (ram/Mmux__varindex0000_1751)
     MUXF5:I0->O           1   0.321   0.000  ram/Mmux__varindex0000_15_f5_43 (ram/Mmux__varindex0000_15_f544)
     MUXF6:I0->O           1   0.521   0.000  ram/Mmux__varindex0000_13_f6_36 (ram/Mmux__varindex0000_13_f637)
     MUXF7:I0->O           1   0.521   0.000  ram/Mmux__varindex0000_11_f7_29 (ram/Mmux__varindex0000_11_f730)
     MUXF8:I0->O           1   0.521   0.499  ram/Mmux__varindex0000_9_f8_22 (ram/Mmux__varindex0000_9_f823)
     LUT3:I1->O            1   0.704   0.000  ram/Mmux__varindex0000_67 (ram/Mmux__varindex0000_67)
     MUXF5:I0->O           1   0.321   0.000  ram/Mmux__varindex0000_4_f5_6 (ram/Mmux__varindex0000_4_f57)
     MUXF6:I0->O           1   0.521   0.000  ram/Mmux__varindex0000_2_f6_6 (ram/_varindex0000<7>)
     FDE:D                     0.308          ram/dout_7
    ----------------------------------------
    Total                      6.031ns (5.033ns logic, 0.998ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cb_pc<0>'
  Clock period: 6.064ns (frequency: 164.908MHz)
  Total number of paths / destination ports: 60 / 8
-------------------------------------------------------------------------
Delay:               6.064ns (Levels of Logic = 11)
  Source:            pc/counter_0 (LATCH)
  Destination:       pc/counter_7 (LATCH)
  Source Clock:      cb_pc<0> falling
  Destination Clock: cb_pc<0> falling

  Data Path: pc/counter_0 to pc/counter_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCP:G->Q             5   0.676   0.668  pc/counter_0 (pc/counter_0)
     LUT3:I2->O            1   0.704   0.000  pc/Madd_counter_share0000_lut<0> (pc/Madd_counter_share0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  pc/Madd_counter_share0000_cy<0> (pc/Madd_counter_share0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  pc/Madd_counter_share0000_cy<1> (pc/Madd_counter_share0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  pc/Madd_counter_share0000_cy<2> (pc/Madd_counter_share0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  pc/Madd_counter_share0000_cy<3> (pc/Madd_counter_share0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  pc/Madd_counter_share0000_cy<4> (pc/Madd_counter_share0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  pc/Madd_counter_share0000_cy<5> (pc/Madd_counter_share0000_cy<5>)
     MUXCY:CI->O           0   0.059   0.000  pc/Madd_counter_share0000_cy<6> (pc/Madd_counter_share0000_cy<6>)
     XORCY:CI->O           1   0.804   0.499  pc/Madd_counter_share0000_xor<7> (pc/counter_share0000<7>)
     LUT4_L:I1->LO         1   0.704   0.179  pc/counter_mux0004<7>36_SW0 (N76)
     LUT4:I1->O            1   0.704   0.000  pc/counter_mux0004<7>36 (pc/counter_mux0004<7>)
     LDCP:D                    0.308          pc/counter_7
    ----------------------------------------
    Total                      6.064ns (4.718ns logic, 1.346ns route)
                                       (77.8% logic, 22.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cb_ir<0>1'
  Total number of paths / destination ports: 120 / 24
-------------------------------------------------------------------------
Offset:              12.954ns (Levels of Logic = 8)
  Source:            rst (PAD)
  Destination:       ir/dout_18 (FF)
  Destination Clock: cb_ir<0>1 rising

  Data Path: rst to ir/dout_18
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           116   1.218   1.368  rst_IBUF (rst_IBUF)
     LUT2:I1->O            3   0.704   0.610  psw/psw_1_mux00001 (psw_out<1>)
     LUT4:I1->O            2   0.704   0.622  cu/pc<3>10 (cu/pc<3>10)
     LUT4:I0->O            1   0.704   0.000  cu/pc<3>39_F (N122)
     MUXF5:I0->O          27   0.321   1.436  cu/pc<3>39 (cb_pc<3>)
     LUT3:I0->O            5   0.704   0.637  cu/ir<0>426 (cu/N151)
     LUT4_D:I3->O         21   0.704   1.207  cu/ir<3>1 (cb_ir<3>)
     LUT3:I1->O            8   0.704   0.757  ir/dout_20_not00011 (ir/dout_20_not0001)
     FDCE:CE                   0.555          ir/dout_20
    ----------------------------------------
    Total                     12.954ns (6.318ns logic, 6.636ns route)
                                       (48.8% logic, 51.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cb_alu<0>'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.388ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       alu/control_0 (FF)
  Destination Clock: cb_alu<0> rising

  Data Path: rst to alu/control_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           116   1.218   1.464  rst_IBUF (rst_IBUF)
     LUT3:I0->O            2   0.704   0.447  alu/control_0_and00001 (alu/control_0_and0000)
     FDE:CE                    0.555          alu/control_1
    ----------------------------------------
    Total                      4.388ns (2.477ns logic, 1.911ns route)
                                       (56.5% logic, 43.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'lcd/E1'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              3.418ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       lcd/pr_state_FSM_FFd9 (FF)
  Destination Clock: lcd/E1 rising

  Data Path: rst to lcd/pr_state_FSM_FFd9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           116   1.218   1.289  rst_IBUF (rst_IBUF)
     FDS:S                     0.911          lcd/pr_state_FSM_FFd24
    ----------------------------------------
    Total                      3.418ns (2.129ns logic, 1.289ns route)
                                       (62.3% logic, 37.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mux_addr_bus/addr_bus_cmp_eq0000'
  Total number of paths / destination ports: 360 / 32
-------------------------------------------------------------------------
Offset:              14.952ns (Levels of Logic = 10)
  Source:            rst (PAD)
  Destination:       mux_data_bus/data_bus_7 (LATCH)
  Destination Clock: mux_addr_bus/addr_bus_cmp_eq0000 falling

  Data Path: rst to mux_data_bus/data_bus_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           116   1.218   1.368  rst_IBUF (rst_IBUF)
     LUT2:I1->O            3   0.704   0.610  psw/psw_1_mux00001 (psw_out<1>)
     LUT4:I1->O            2   0.704   0.622  cu/pc<3>10 (cu/pc<3>10)
     LUT4:I0->O            1   0.704   0.000  cu/pc<3>39_F (N122)
     MUXF5:I0->O          27   0.321   1.436  cu/pc<3>39 (cb_pc<3>)
     LUT3:I0->O            5   0.704   0.637  cu/ir<0>426 (cu/N151)
     LUT4_D:I3->O         21   0.704   1.303  cu/ir<3>1 (cb_ir<3>)
     LUT3:I0->O            8   0.704   0.792  mux_data_bus/data_bus_mux0008<0>61 (mux_data_bus/N15)
     LUT4:I2->O            3   0.704   0.706  mux_data_bus/data_bus_mux0008<7>44 (mux_data_bus/data_bus_mux0008<7>44)
     LUT2:I0->O            1   0.704   0.000  mux_data_bus/data_bus_mux0008<7>58 (mux_data_bus/data_bus_mux0008<7>)
     LDCPE:D                   0.308          mux_data_bus/data_bus_7
    ----------------------------------------
    Total                     14.952ns (7.479ns logic, 7.473ns route)
                                       (50.0% logic, 50.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 111 / 101
-------------------------------------------------------------------------
Offset:              5.048ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       cu/current_state_80 (FF)
  Destination Clock: clk rising

  Data Path: rst to cu/current_state_80
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           116   1.218   1.289  rst_IBUF (rst_IBUF)
     INV:I->O             97   0.704   1.283  reg_mem/dout_and00001_INV_0 (cu/rst_inv)
     FDE:CE                    0.555          cu/current_state_0
    ----------------------------------------
    Total                      5.048ns (2.477ns logic, 2.571ns route)
                                       (49.1% logic, 50.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cb_regs<0>1'
  Total number of paths / destination ports: 2056 / 2056
-------------------------------------------------------------------------
Offset:              8.423ns (Levels of Logic = 4)
  Source:            rst (PAD)
  Destination:       reg_mem/regs_145_7 (FF)
  Destination Clock: cb_regs<0>1 rising

  Data Path: rst to reg_mem/regs_145_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           116   1.218   1.368  rst_IBUF (rst_IBUF)
     LUT2:I1->O           12   0.704   1.136  reg_mem/regs_0_and000011 (reg_mem/N01)
     LUT4:I0->O           20   0.704   1.277  reg_mem/regs_144_and000031 (reg_mem/N40)
     LUT2:I0->O            8   0.704   0.757  reg_mem/regs_211_and00001 (reg_mem/regs_211_and0000)
     FDE:CE                    0.555          reg_mem/regs_211_0
    ----------------------------------------
    Total                      8.423ns (3.885ns logic, 4.538ns route)
                                       (46.1% logic, 53.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cb_ram<0>1'
  Total number of paths / destination ports: 2056 / 2056
-------------------------------------------------------------------------
Offset:              8.423ns (Levels of Logic = 4)
  Source:            rst (PAD)
  Destination:       ram/regs_145_7 (FF)
  Destination Clock: cb_ram<0>1 rising

  Data Path: rst to ram/regs_145_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           116   1.218   1.368  rst_IBUF (rst_IBUF)
     LUT2:I1->O           12   0.704   1.136  ram/regs_0_and000011 (ram/N01)
     LUT4:I0->O           20   0.704   1.277  ram/regs_144_and000031 (ram/N40)
     LUT2:I0->O            8   0.704   0.757  ram/regs_211_and00001 (ram/regs_211_and0000)
     FDE:CE                    0.555          ram/regs_211_0
    ----------------------------------------
    Total                      8.423ns (3.885ns logic, 4.538ns route)
                                       (46.1% logic, 53.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cb_pc<0>'
  Total number of paths / destination ports: 45 / 8
-------------------------------------------------------------------------
Offset:              11.429ns (Levels of Logic = 8)
  Source:            rst (PAD)
  Destination:       pc/counter_0 (LATCH)
  Destination Clock: cb_pc<0> falling

  Data Path: rst to pc/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           116   1.218   1.368  rst_IBUF (rst_IBUF)
     LUT2:I1->O            3   0.704   0.610  psw/psw_1_mux00001 (psw_out<1>)
     LUT4:I1->O            2   0.704   0.622  cu/pc<3>10 (cu/pc<3>10)
     LUT4:I0->O            1   0.704   0.000  cu/pc<3>39_F (N122)
     MUXF5:I0->O          27   0.321   1.436  cu/pc<3>39 (cb_pc<3>)
     LUT2:I0->O            9   0.704   0.899  cu/pc<1>1 (cb_pc<1>)
     LUT4:I1->O            1   0.704   0.424  pc/counter_mux0004<0>_SW0 (N48)
     LUT4:I3->O            1   0.704   0.000  pc/counter_mux0004<0> (pc/counter_mux0004<0>)
     LDCP:D                    0.308          pc/counter_0
    ----------------------------------------
    Total                     11.429ns (6.071ns logic, 5.358ns route)
                                       (53.1% logic, 46.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'io/next_state_not0001'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.066ns (Levels of Logic = 2)
  Source:            din<1> (PAD)
  Destination:       io/next_state_4 (LATCH)
  Destination Clock: io/next_state_not0001 falling

  Data Path: din<1> to io/next_state_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.218   0.836  din_1_IBUF (din_1_IBUF1)
     LUT2:I1->O            1   0.704   0.000  io/next_state_mux0001<4>1 (io/next_state_mux0001<4>)
     LD:D                      0.308          io/next_state_4
    ----------------------------------------
    Total                      3.066ns (2.230ns logic, 0.836ns route)
                                       (72.7% logic, 27.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'din<1>'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              2.113ns (Levels of Logic = 1)
  Source:            din<2> (PAD)
  Destination:       io/instruction_0 (LATCH)
  Destination Clock: din<1> falling

  Data Path: din<2> to io/instruction_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.587  din_2_IBUF (din_2_IBUF)
     LDE:D                     0.308          io/instruction_18
    ----------------------------------------
    Total                      2.113ns (1.526ns logic, 0.587ns route)
                                       (72.2% logic, 27.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.310ns (Levels of Logic = 1)
  Source:            lcd/E (FF)
  Destination:       E (PAD)
  Source Clock:      clk rising

  Data Path: lcd/E to E
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.447  lcd/E (lcd/E1)
     OBUF:I->O                 3.272          E_OBUF (E)
    ----------------------------------------
    Total                      4.310ns (3.863ns logic, 0.447ns route)
                                       (89.6% logic, 10.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'lcd/E1'
  Total number of paths / destination ports: 54 / 5
-------------------------------------------------------------------------
Offset:              9.179ns (Levels of Logic = 5)
  Source:            lcd/pr_state_FSM_FFd8 (FF)
  Destination:       DB<0> (PAD)
  Source Clock:      lcd/E1 rising

  Data Path: lcd/pr_state_FSM_FFd8 to DB<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS:C->Q             4   0.591   0.666  lcd/pr_state_FSM_FFd8 (lcd/pr_state_FSM_FFd8)
     LUT3:I1->O            1   0.704   0.424  lcd/DB<0>267_SW0 (N68)
     LUT4:I3->O            3   0.704   0.566  lcd/DB<0>267 (lcd/N1)
     LUT3:I2->O            1   0.704   0.424  lcd/DB<0>115_SW0 (N70)
     LUT4:I3->O            1   0.704   0.420  lcd/DB<0>115 (DB_0_OBUF)
     OBUF:I->O                 3.272          DB_0_OBUF (DB<0>)
    ----------------------------------------
    Total                      9.179ns (6.679ns logic, 2.500ns route)
                                       (72.8% logic, 27.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cb_out<1>'
  Total number of paths / destination ports: 78 / 12
-------------------------------------------------------------------------
Offset:              10.741ns (Levels of Logic = 6)
  Source:            output/dout_7 (LATCH)
  Destination:       DB<0> (PAD)
  Source Clock:      cb_out<1> falling

  Data Path: output/dout_7 to DB<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              6   0.676   0.844  output/dout_7 (output/dout_7)
     LUT4:I0->O            1   0.704   0.595  lcd/DB<0>256 (lcd/DB<0>256)
     LUT3:I0->O            1   0.704   0.424  lcd/DB<0>267_SW0 (N68)
     LUT4:I3->O            3   0.704   0.566  lcd/DB<0>267 (lcd/N1)
     LUT3:I2->O            1   0.704   0.424  lcd/DB<0>115_SW0 (N70)
     LUT4:I3->O            1   0.704   0.420  lcd/DB<0>115 (DB_0_OBUF)
     OBUF:I->O                 3.272          DB_0_OBUF (DB<0>)
    ----------------------------------------
    Total                     10.741ns (7.468ns logic, 3.273ns route)
                                       (69.5% logic, 30.5% route)

=========================================================================


Total REAL time to Xst completion: 82.00 secs
Total CPU time to Xst completion: 81.97 secs
 
--> 

Total memory usage is 383020 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   66 (   0 filtered)
Number of infos    :   10 (   0 filtered)

