-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity trigger is
generic (
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 13;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    instream_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
    instream_TVALID : IN STD_LOGIC;
    instream_TREADY : OUT STD_LOGIC;
    instream_TKEEP : IN STD_LOGIC_VECTOR (7 downto 0);
    instream_TSTRB : IN STD_LOGIC_VECTOR (7 downto 0);
    instream_TUSER : IN STD_LOGIC_VECTOR (8 downto 0);
    instream_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    outstream_TDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
    outstream_TVALID : OUT STD_LOGIC;
    outstream_TREADY : IN STD_LOGIC;
    outstream_TKEEP : OUT STD_LOGIC_VECTOR (7 downto 0);
    outstream_TSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
    outstream_TUSER : OUT STD_LOGIC_VECTOR (12 downto 0);
    outstream_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    timestamp_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    timestamp_TVALID : IN STD_LOGIC;
    timestamp_TREADY : OUT STD_LOGIC;
    photon_fifos_0_TDATA : OUT STD_LOGIC_VECTOR (47 downto 0);
    photon_fifos_0_TVALID : OUT STD_LOGIC;
    photon_fifos_0_TREADY : IN STD_LOGIC;
    photon_fifos_1_TDATA : OUT STD_LOGIC_VECTOR (47 downto 0);
    photon_fifos_1_TVALID : OUT STD_LOGIC;
    photon_fifos_1_TREADY : IN STD_LOGIC;
    photon_fifos_2_TDATA : OUT STD_LOGIC_VECTOR (47 downto 0);
    photon_fifos_2_TVALID : OUT STD_LOGIC;
    photon_fifos_2_TREADY : IN STD_LOGIC;
    photon_fifos_3_TDATA : OUT STD_LOGIC_VECTOR (47 downto 0);
    photon_fifos_3_TVALID : OUT STD_LOGIC;
    photon_fifos_3_TREADY : IN STD_LOGIC;
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0) );
end;


architecture behav of trigger is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "trigger_trigger,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu28dr-ffvg1517-2-e,HLS_INPUT_CLOCK=1.818000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=1.237000,HLS_SYN_LAT=5,HLS_SYN_TPT=1,HLS_SYN_MEM=9,HLS_SYN_DSP=0,HLS_SYN_FF=1415,HLS_SYN_LUT=1112,HLS_VERSION=2022_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_6F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101111";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv9_1FF : STD_LOGIC_VECTOR (8 downto 0) := "111111111";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv11_2 : STD_LOGIC_VECTOR (10 downto 0) := "00000000010";
    constant ap_const_lv11_3 : STD_LOGIC_VECTOR (10 downto 0) := "00000000011";

    signal ap_rst_n_inv : STD_LOGIC;
    signal threshoffs_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal threshoffs_ce0 : STD_LOGIC;
    signal threshoffs_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal since_cache_since_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal since_cache_since_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal since_cache_since : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal since_cache_since_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal since_data_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal since_data_ce0 : STD_LOGIC;
    signal since_data_we0 : STD_LOGIC;
    signal since_data_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal since_data_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal since_data_ce1 : STD_LOGIC;
    signal since_data_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal photon_cache_lane_time_V_3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal photon_cache_lane_phase_3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal photon_cache_lane_time_V_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal photon_cache_lane_phase_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal photon_cache_lane_time_V_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal photon_cache_lane_phase_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal photon_cache_lane_time_V : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal photon_cache_lane_phase : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal photon_data_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal photon_data_ce0 : STD_LOGIC;
    signal photon_data_we0 : STD_LOGIC;
    signal photon_data_d0 : STD_LOGIC_VECTOR (127 downto 0);
    signal photon_data_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal photon_data_ce1 : STD_LOGIC;
    signal photon_data_q1 : STD_LOGIC_VECTOR (127 downto 0);
    signal instream_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal outstream_TDATA_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal timestamp_TDATA_blk_n : STD_LOGIC;
    signal photon_fifos_0_TDATA_blk_n : STD_LOGIC;
    signal or_ln114_reg_1504 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln114_reg_1504_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal photon_fifos_1_TDATA_blk_n : STD_LOGIC;
    signal or_ln114_1_reg_1523 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln114_1_reg_1523_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal photon_fifos_2_TDATA_blk_n : STD_LOGIC;
    signal or_ln114_2_reg_1542 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln114_2_reg_1542_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal photon_fifos_3_TDATA_blk_n : STD_LOGIC;
    signal or_ln114_3_reg_1561 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln114_3_reg_1561_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_data_V_reg_1232 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state5_io : BOOLEAN;
    signal regslice_both_outstream_V_data_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_photon_fifos_0_U_apdone_blk : STD_LOGIC;
    signal regslice_both_photon_fifos_1_U_apdone_blk : STD_LOGIC;
    signal regslice_both_photon_fifos_2_U_apdone_blk : STD_LOGIC;
    signal regslice_both_photon_fifos_3_U_apdone_blk : STD_LOGIC;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state6_io : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal tmp_data_V_reg_1232_pp0_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_data_V_reg_1232_pp0_iter2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_data_V_reg_1232_pp0_iter3_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_user_V_1_reg_1240 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_user_V_1_reg_1240_pp0_iter1_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_user_V_1_reg_1240_pp0_iter2_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_user_V_1_reg_1240_pp0_iter3_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_last_V_reg_1248 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_1248_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_1248_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_1248_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_1253 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_reg_1253_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_reg_1253_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal phase_fu_353_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal phase_reg_1280 : STD_LOGIC_VECTOR (15 downto 0);
    signal phase_reg_1280_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal phase_reg_1280_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sinces_since_fu_357_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sinces_since_reg_1288 : STD_LOGIC_VECTOR (7 downto 0);
    signal sinces_since_reg_1288_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal sinces_since_1_reg_1296 : STD_LOGIC_VECTOR (7 downto 0);
    signal sinces_since_1_reg_1296_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal sinces_since_2_reg_1304 : STD_LOGIC_VECTOR (7 downto 0);
    signal sinces_since_2_reg_1304_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal sinces_since_3_reg_1312 : STD_LOGIC_VECTOR (7 downto 0);
    signal sinces_since_3_reg_1312_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal photons_lane_time_V_fu_391_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_time_V_reg_1320 : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_time_V_reg_1320_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_phase_reg_1326 : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_phase_reg_1326_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_time_V_1_reg_1333 : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_time_V_1_reg_1333_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_phase_1_reg_1339 : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_phase_1_reg_1339_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_time_V_2_reg_1346 : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_time_V_2_reg_1346_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_phase_2_reg_1352 : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_phase_2_reg_1352_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_time_V_3_reg_1359 : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_time_V_3_reg_1359_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_phase_3_reg_1365 : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_phase_3_reg_1365_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal toffs_V_reg_1372 : STD_LOGIC_VECTOR (63 downto 0);
    signal toffs_V_reg_1372_pp0_iter2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal hoffs_1_reg_1380 : STD_LOGIC_VECTOR (7 downto 0);
    signal hoffs_1_reg_1380_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal hoffs_2_reg_1385 : STD_LOGIC_VECTOR (7 downto 0);
    signal hoffs_2_reg_1385_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal hoffs_3_reg_1390 : STD_LOGIC_VECTOR (7 downto 0);
    signal hoffs_3_reg_1390_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln884_fu_495_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln884_reg_1395 : STD_LOGIC_VECTOR (7 downto 0);
    signal last_group_fu_499_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal last_group_reg_1400 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln1696_fu_511_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1696_reg_1405 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln100_fu_516_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln100_reg_1410 : STD_LOGIC_VECTOR (0 downto 0);
    signal update_photon_fu_521_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal update_photon_reg_1418 : STD_LOGIC_VECTOR (0 downto 0);
    signal phase_1_fu_525_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal phase_1_reg_1424 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1696_1_fu_551_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1696_1_reg_1430 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln100_1_fu_557_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln100_1_reg_1435 : STD_LOGIC_VECTOR (0 downto 0);
    signal update_photon_1_fu_562_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal update_photon_1_reg_1443 : STD_LOGIC_VECTOR (0 downto 0);
    signal phase_2_fu_567_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal phase_2_reg_1449 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1696_2_fu_593_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1696_2_reg_1455 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln100_2_fu_599_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln100_2_reg_1460 : STD_LOGIC_VECTOR (0 downto 0);
    signal update_photon_2_fu_604_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal update_photon_2_reg_1468 : STD_LOGIC_VECTOR (0 downto 0);
    signal phase_3_fu_609_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal phase_3_reg_1474 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1696_3_fu_635_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1696_3_reg_1480 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln100_3_fu_641_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln100_3_reg_1485 : STD_LOGIC_VECTOR (0 downto 0);
    signal update_photon_3_fu_646_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal update_photon_3_reg_1493 : STD_LOGIC_VECTOR (0 downto 0);
    signal trig_fu_747_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trig_reg_1499 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln114_fu_756_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal photons_lane_time_V_13_fu_803_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_time_V_13_reg_1508 : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_phase_13_fu_810_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_phase_13_reg_1513 : STD_LOGIC_VECTOR (15 downto 0);
    signal trig_1_fu_817_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trig_1_reg_1518 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln114_1_fu_826_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal photons_lane_time_V_15_fu_872_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_time_V_15_reg_1527 : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_phase_15_fu_879_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_phase_15_reg_1532 : STD_LOGIC_VECTOR (15 downto 0);
    signal trig_2_fu_886_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trig_2_reg_1537 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln114_2_fu_895_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal photons_lane_time_V_17_fu_941_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_time_V_17_reg_1546 : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_phase_17_fu_948_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_phase_17_reg_1551 : STD_LOGIC_VECTOR (15 downto 0);
    signal trig_3_fu_955_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trig_3_reg_1556 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln114_3_fu_964_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal photons_lane_time_V_19_fu_1010_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_time_V_19_reg_1565 : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_phase_19_fu_1017_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_phase_19_reg_1570 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal zext_ln587_1_fu_346_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_fu_651_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sinces_since_5_fu_796_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sinces_since_7_fu_865_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sinces_since_9_fu_934_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sinces_since_11_fu_1003_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal shl_ln_fu_504_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_fu_534_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln884_1_fu_543_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_fu_576_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln884_2_fu_585_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_fu_618_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln884_3_fu_627_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln114_fu_751_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal hoffs_fu_738_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln116_fu_762_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sinces_since_4_fu_791_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln116_1_fu_769_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_time_V_12_fu_781_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln116_2_fu_775_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_phase_12_fu_786_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln114_1_fu_821_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln116_3_fu_832_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sinces_since_6_fu_860_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln116_4_fu_838_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_time_V_14_fu_850_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln116_5_fu_844_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_phase_14_fu_855_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln114_2_fu_890_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln116_6_fu_901_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sinces_since_8_fu_929_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln116_7_fu_907_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_time_V_16_fu_919_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln116_8_fu_913_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_phase_16_fu_924_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln114_3_fu_959_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln116_9_fu_970_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sinces_since_10_fu_998_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln116_10_fu_976_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_time_V_18_fu_988_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln116_11_fu_982_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_phase_18_fu_993_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln_fu_1103_p5 : STD_LOGIC_VECTOR (42 downto 0);
    signal zext_ln174_fu_1112_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal or_ln174_1_fu_1116_p3 : STD_LOGIC_VECTOR (44 downto 0);
    signal photon_out_id_V_fu_1096_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal photon_out_id_V_1_fu_1129_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln174_2_fu_1135_p4 : STD_LOGIC_VECTOR (42 downto 0);
    signal zext_ln174_2_fu_1143_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal or_ln174_3_fu_1147_p3 : STD_LOGIC_VECTOR (44 downto 0);
    signal photon_out_id_V_2_fu_1160_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln174_4_fu_1166_p4 : STD_LOGIC_VECTOR (42 downto 0);
    signal zext_ln174_4_fu_1174_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal or_ln174_5_fu_1178_p3 : STD_LOGIC_VECTOR (44 downto 0);
    signal photon_out_id_V_3_fu_1191_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln174_6_fu_1197_p4 : STD_LOGIC_VECTOR (42 downto 0);
    signal zext_ln174_6_fu_1205_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal or_ln174_7_fu_1209_p3 : STD_LOGIC_VECTOR (44 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal regslice_both_instream_V_data_V_U_apdone_blk : STD_LOGIC;
    signal instream_TDATA_int_regslice : STD_LOGIC_VECTOR (63 downto 0);
    signal instream_TVALID_int_regslice : STD_LOGIC;
    signal instream_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_instream_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_instream_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal instream_TKEEP_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal regslice_both_instream_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_instream_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_instream_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal instream_TSTRB_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal regslice_both_instream_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_instream_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_instream_V_user_V_U_apdone_blk : STD_LOGIC;
    signal instream_TUSER_int_regslice : STD_LOGIC_VECTOR (8 downto 0);
    signal regslice_both_instream_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_instream_V_user_V_U_ack_in : STD_LOGIC;
    signal regslice_both_instream_V_last_V_U_apdone_blk : STD_LOGIC;
    signal instream_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_instream_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_instream_V_last_V_U_ack_in : STD_LOGIC;
    signal outstream_TVALID_int_regslice : STD_LOGIC;
    signal outstream_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_outstream_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_outstream_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_outstream_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_outstream_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_outstream_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_outstream_V_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_outstream_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_outstream_V_user_V_U_apdone_blk : STD_LOGIC;
    signal outstream_TUSER_int_regslice : STD_LOGIC_VECTOR (12 downto 0);
    signal regslice_both_outstream_V_user_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_outstream_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_outstream_V_last_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_outstream_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_outstream_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_timestamp_U_apdone_blk : STD_LOGIC;
    signal timestamp_TDATA_int_regslice : STD_LOGIC_VECTOR (15 downto 0);
    signal timestamp_TVALID_int_regslice : STD_LOGIC;
    signal timestamp_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_timestamp_U_ack_in : STD_LOGIC;
    signal photon_fifos_0_TDATA_int_regslice : STD_LOGIC_VECTOR (47 downto 0);
    signal photon_fifos_0_TVALID_int_regslice : STD_LOGIC;
    signal photon_fifos_0_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_photon_fifos_0_U_vld_out : STD_LOGIC;
    signal photon_fifos_1_TDATA_int_regslice : STD_LOGIC_VECTOR (47 downto 0);
    signal photon_fifos_1_TVALID_int_regslice : STD_LOGIC;
    signal photon_fifos_1_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_photon_fifos_1_U_vld_out : STD_LOGIC;
    signal photon_fifos_2_TDATA_int_regslice : STD_LOGIC_VECTOR (47 downto 0);
    signal photon_fifos_2_TVALID_int_regslice : STD_LOGIC;
    signal photon_fifos_2_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_photon_fifos_2_U_vld_out : STD_LOGIC;
    signal photon_fifos_3_TDATA_int_regslice : STD_LOGIC_VECTOR (47 downto 0);
    signal photon_fifos_3_TVALID_int_regslice : STD_LOGIC;
    signal photon_fifos_3_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_photon_fifos_3_U_vld_out : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component trigger_since_data_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component trigger_photon_data_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (127 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (127 downto 0) );
    end component;


    component trigger_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        threshoffs_address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        threshoffs_ce0 : IN STD_LOGIC;
        threshoffs_q0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component trigger_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    since_data_U : component trigger_since_data_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => since_data_address0,
        ce0 => since_data_ce0,
        we0 => since_data_we0,
        d0 => since_data_d0,
        address1 => since_data_address1,
        ce1 => since_data_ce1,
        q1 => since_data_q1);

    photon_data_U : component trigger_photon_data_RAM_AUTO_1R1W
    generic map (
        DataWidth => 128,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => photon_data_address0,
        ce0 => photon_data_ce0,
        we0 => photon_data_we0,
        d0 => photon_data_d0,
        address1 => photon_data_address1,
        ce1 => photon_data_ce1,
        q1 => photon_data_q1);

    control_s_axi_U : component trigger_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        threshoffs_address0 => threshoffs_address0,
        threshoffs_ce0 => threshoffs_ce0,
        threshoffs_q0 => threshoffs_q0);

    regslice_both_instream_V_data_V_U : component trigger_regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => instream_TDATA,
        vld_in => instream_TVALID,
        ack_in => regslice_both_instream_V_data_V_U_ack_in,
        data_out => instream_TDATA_int_regslice,
        vld_out => instream_TVALID_int_regslice,
        ack_out => instream_TREADY_int_regslice,
        apdone_blk => regslice_both_instream_V_data_V_U_apdone_blk);

    regslice_both_instream_V_keep_V_U : component trigger_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => instream_TKEEP,
        vld_in => instream_TVALID,
        ack_in => regslice_both_instream_V_keep_V_U_ack_in,
        data_out => instream_TKEEP_int_regslice,
        vld_out => regslice_both_instream_V_keep_V_U_vld_out,
        ack_out => instream_TREADY_int_regslice,
        apdone_blk => regslice_both_instream_V_keep_V_U_apdone_blk);

    regslice_both_instream_V_strb_V_U : component trigger_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => instream_TSTRB,
        vld_in => instream_TVALID,
        ack_in => regslice_both_instream_V_strb_V_U_ack_in,
        data_out => instream_TSTRB_int_regslice,
        vld_out => regslice_both_instream_V_strb_V_U_vld_out,
        ack_out => instream_TREADY_int_regslice,
        apdone_blk => regslice_both_instream_V_strb_V_U_apdone_blk);

    regslice_both_instream_V_user_V_U : component trigger_regslice_both
    generic map (
        DataWidth => 9)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => instream_TUSER,
        vld_in => instream_TVALID,
        ack_in => regslice_both_instream_V_user_V_U_ack_in,
        data_out => instream_TUSER_int_regslice,
        vld_out => regslice_both_instream_V_user_V_U_vld_out,
        ack_out => instream_TREADY_int_regslice,
        apdone_blk => regslice_both_instream_V_user_V_U_apdone_blk);

    regslice_both_instream_V_last_V_U : component trigger_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => instream_TLAST,
        vld_in => instream_TVALID,
        ack_in => regslice_both_instream_V_last_V_U_ack_in,
        data_out => instream_TLAST_int_regslice,
        vld_out => regslice_both_instream_V_last_V_U_vld_out,
        ack_out => instream_TREADY_int_regslice,
        apdone_blk => regslice_both_instream_V_last_V_U_apdone_blk);

    regslice_both_outstream_V_data_V_U : component trigger_regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => tmp_data_V_reg_1232_pp0_iter3_reg,
        vld_in => outstream_TVALID_int_regslice,
        ack_in => outstream_TREADY_int_regslice,
        data_out => outstream_TDATA,
        vld_out => regslice_both_outstream_V_data_V_U_vld_out,
        ack_out => outstream_TREADY,
        apdone_blk => regslice_both_outstream_V_data_V_U_apdone_blk);

    regslice_both_outstream_V_keep_V_U : component trigger_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ap_const_lv8_0,
        vld_in => outstream_TVALID_int_regslice,
        ack_in => regslice_both_outstream_V_keep_V_U_ack_in_dummy,
        data_out => outstream_TKEEP,
        vld_out => regslice_both_outstream_V_keep_V_U_vld_out,
        ack_out => outstream_TREADY,
        apdone_blk => regslice_both_outstream_V_keep_V_U_apdone_blk);

    regslice_both_outstream_V_strb_V_U : component trigger_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ap_const_lv8_0,
        vld_in => outstream_TVALID_int_regslice,
        ack_in => regslice_both_outstream_V_strb_V_U_ack_in_dummy,
        data_out => outstream_TSTRB,
        vld_out => regslice_both_outstream_V_strb_V_U_vld_out,
        ack_out => outstream_TREADY,
        apdone_blk => regslice_both_outstream_V_strb_V_U_apdone_blk);

    regslice_both_outstream_V_user_V_U : component trigger_regslice_both
    generic map (
        DataWidth => 13)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => outstream_TUSER_int_regslice,
        vld_in => outstream_TVALID_int_regslice,
        ack_in => regslice_both_outstream_V_user_V_U_ack_in_dummy,
        data_out => outstream_TUSER,
        vld_out => regslice_both_outstream_V_user_V_U_vld_out,
        ack_out => outstream_TREADY,
        apdone_blk => regslice_both_outstream_V_user_V_U_apdone_blk);

    regslice_both_outstream_V_last_V_U : component trigger_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => tmp_last_V_reg_1248_pp0_iter3_reg,
        vld_in => outstream_TVALID_int_regslice,
        ack_in => regslice_both_outstream_V_last_V_U_ack_in_dummy,
        data_out => outstream_TLAST,
        vld_out => regslice_both_outstream_V_last_V_U_vld_out,
        ack_out => outstream_TREADY,
        apdone_blk => regslice_both_outstream_V_last_V_U_apdone_blk);

    regslice_both_timestamp_U : component trigger_regslice_both
    generic map (
        DataWidth => 16)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => timestamp_TDATA,
        vld_in => timestamp_TVALID,
        ack_in => regslice_both_timestamp_U_ack_in,
        data_out => timestamp_TDATA_int_regslice,
        vld_out => timestamp_TVALID_int_regslice,
        ack_out => timestamp_TREADY_int_regslice,
        apdone_blk => regslice_both_timestamp_U_apdone_blk);

    regslice_both_photon_fifos_0_U : component trigger_regslice_both
    generic map (
        DataWidth => 48)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => photon_fifos_0_TDATA_int_regslice,
        vld_in => photon_fifos_0_TVALID_int_regslice,
        ack_in => photon_fifos_0_TREADY_int_regslice,
        data_out => photon_fifos_0_TDATA,
        vld_out => regslice_both_photon_fifos_0_U_vld_out,
        ack_out => photon_fifos_0_TREADY,
        apdone_blk => regslice_both_photon_fifos_0_U_apdone_blk);

    regslice_both_photon_fifos_1_U : component trigger_regslice_both
    generic map (
        DataWidth => 48)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => photon_fifos_1_TDATA_int_regslice,
        vld_in => photon_fifos_1_TVALID_int_regslice,
        ack_in => photon_fifos_1_TREADY_int_regslice,
        data_out => photon_fifos_1_TDATA,
        vld_out => regslice_both_photon_fifos_1_U_vld_out,
        ack_out => photon_fifos_1_TREADY,
        apdone_blk => regslice_both_photon_fifos_1_U_apdone_blk);

    regslice_both_photon_fifos_2_U : component trigger_regslice_both
    generic map (
        DataWidth => 48)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => photon_fifos_2_TDATA_int_regslice,
        vld_in => photon_fifos_2_TVALID_int_regslice,
        ack_in => photon_fifos_2_TREADY_int_regslice,
        data_out => photon_fifos_2_TDATA,
        vld_out => regslice_both_photon_fifos_2_U_vld_out,
        ack_out => photon_fifos_2_TREADY,
        apdone_blk => regslice_both_photon_fifos_2_U_apdone_blk);

    regslice_both_photon_fifos_3_U : component trigger_regslice_both
    generic map (
        DataWidth => 48)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => photon_fifos_3_TDATA_int_regslice,
        vld_in => photon_fifos_3_TVALID_int_regslice,
        ack_in => photon_fifos_3_TREADY_int_regslice,
        data_out => photon_fifos_3_TDATA,
        vld_out => regslice_both_photon_fifos_3_U_vld_out,
        ack_out => photon_fifos_3_TREADY,
        apdone_blk => regslice_both_photon_fifos_3_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                hoffs_1_reg_1380 <= threshoffs_q0(31 downto 24);
                hoffs_2_reg_1385 <= threshoffs_q0(47 downto 40);
                hoffs_3_reg_1390 <= threshoffs_q0(63 downto 56);
                phase_reg_1280 <= phase_fu_353_p1;
                phase_reg_1280_pp0_iter1_reg <= phase_reg_1280;
                photons_lane_phase_1_reg_1339 <= photon_data_q1(63 downto 48);
                photons_lane_phase_2_reg_1352 <= photon_data_q1(95 downto 80);
                photons_lane_phase_3_reg_1365 <= photon_data_q1(127 downto 112);
                photons_lane_phase_reg_1326 <= photon_data_q1(31 downto 16);
                photons_lane_time_V_1_reg_1333 <= photon_data_q1(47 downto 32);
                photons_lane_time_V_2_reg_1346 <= photon_data_q1(79 downto 64);
                photons_lane_time_V_3_reg_1359 <= photon_data_q1(111 downto 96);
                photons_lane_time_V_reg_1320 <= photons_lane_time_V_fu_391_p1;
                sinces_since_1_reg_1296 <= since_data_q1(15 downto 8);
                sinces_since_2_reg_1304 <= since_data_q1(23 downto 16);
                sinces_since_3_reg_1312 <= since_data_q1(31 downto 24);
                sinces_since_reg_1288 <= sinces_since_fu_357_p1;
                tmp_data_V_reg_1232 <= instream_TDATA_int_regslice;
                tmp_data_V_reg_1232_pp0_iter1_reg <= tmp_data_V_reg_1232;
                tmp_last_V_reg_1248 <= instream_TLAST_int_regslice;
                tmp_last_V_reg_1248_pp0_iter1_reg <= tmp_last_V_reg_1248;
                tmp_reg_1253 <= timestamp_TDATA_int_regslice;
                tmp_reg_1253_pp0_iter1_reg <= tmp_reg_1253;
                tmp_user_V_1_reg_1240 <= instream_TUSER_int_regslice;
                tmp_user_V_1_reg_1240_pp0_iter1_reg <= tmp_user_V_1_reg_1240;
                toffs_V_reg_1372 <= threshoffs_q0;
                trunc_ln884_reg_1395 <= trunc_ln884_fu_495_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                hoffs_1_reg_1380_pp0_iter2_reg <= hoffs_1_reg_1380;
                hoffs_2_reg_1385_pp0_iter2_reg <= hoffs_2_reg_1385;
                hoffs_3_reg_1390_pp0_iter2_reg <= hoffs_3_reg_1390;
                icmp_ln100_1_reg_1435 <= icmp_ln100_1_fu_557_p2;
                icmp_ln100_2_reg_1460 <= icmp_ln100_2_fu_599_p2;
                icmp_ln100_3_reg_1485 <= icmp_ln100_3_fu_641_p2;
                icmp_ln100_reg_1410 <= icmp_ln100_fu_516_p2;
                icmp_ln1696_1_reg_1430 <= icmp_ln1696_1_fu_551_p2;
                icmp_ln1696_2_reg_1455 <= icmp_ln1696_2_fu_593_p2;
                icmp_ln1696_3_reg_1480 <= icmp_ln1696_3_fu_635_p2;
                icmp_ln1696_reg_1405 <= icmp_ln1696_fu_511_p2;
                last_group_reg_1400 <= last_group_fu_499_p2;
                or_ln114_1_reg_1523 <= or_ln114_1_fu_826_p2;
                or_ln114_1_reg_1523_pp0_iter4_reg <= or_ln114_1_reg_1523;
                or_ln114_2_reg_1542 <= or_ln114_2_fu_895_p2;
                or_ln114_2_reg_1542_pp0_iter4_reg <= or_ln114_2_reg_1542;
                or_ln114_3_reg_1561 <= or_ln114_3_fu_964_p2;
                or_ln114_3_reg_1561_pp0_iter4_reg <= or_ln114_3_reg_1561;
                or_ln114_reg_1504 <= or_ln114_fu_756_p2;
                or_ln114_reg_1504_pp0_iter4_reg <= or_ln114_reg_1504;
                phase_1_reg_1424 <= tmp_data_V_reg_1232_pp0_iter1_reg(31 downto 16);
                phase_2_reg_1449 <= tmp_data_V_reg_1232_pp0_iter1_reg(47 downto 32);
                phase_3_reg_1474 <= tmp_data_V_reg_1232_pp0_iter1_reg(63 downto 48);
                phase_reg_1280_pp0_iter2_reg <= phase_reg_1280_pp0_iter1_reg;
                photons_lane_phase_13_reg_1513 <= photons_lane_phase_13_fu_810_p3;
                photons_lane_phase_15_reg_1532 <= photons_lane_phase_15_fu_879_p3;
                photons_lane_phase_17_reg_1551 <= photons_lane_phase_17_fu_948_p3;
                photons_lane_phase_19_reg_1570 <= photons_lane_phase_19_fu_1017_p3;
                photons_lane_phase_1_reg_1339_pp0_iter2_reg <= photons_lane_phase_1_reg_1339;
                photons_lane_phase_2_reg_1352_pp0_iter2_reg <= photons_lane_phase_2_reg_1352;
                photons_lane_phase_3_reg_1365_pp0_iter2_reg <= photons_lane_phase_3_reg_1365;
                photons_lane_phase_reg_1326_pp0_iter2_reg <= photons_lane_phase_reg_1326;
                photons_lane_time_V_13_reg_1508 <= photons_lane_time_V_13_fu_803_p3;
                photons_lane_time_V_15_reg_1527 <= photons_lane_time_V_15_fu_872_p3;
                photons_lane_time_V_17_reg_1546 <= photons_lane_time_V_17_fu_941_p3;
                photons_lane_time_V_19_reg_1565 <= photons_lane_time_V_19_fu_1010_p3;
                photons_lane_time_V_1_reg_1333_pp0_iter2_reg <= photons_lane_time_V_1_reg_1333;
                photons_lane_time_V_2_reg_1346_pp0_iter2_reg <= photons_lane_time_V_2_reg_1346;
                photons_lane_time_V_3_reg_1359_pp0_iter2_reg <= photons_lane_time_V_3_reg_1359;
                photons_lane_time_V_reg_1320_pp0_iter2_reg <= photons_lane_time_V_reg_1320;
                sinces_since_1_reg_1296_pp0_iter2_reg <= sinces_since_1_reg_1296;
                sinces_since_2_reg_1304_pp0_iter2_reg <= sinces_since_2_reg_1304;
                sinces_since_3_reg_1312_pp0_iter2_reg <= sinces_since_3_reg_1312;
                sinces_since_reg_1288_pp0_iter2_reg <= sinces_since_reg_1288;
                tmp_data_V_reg_1232_pp0_iter2_reg <= tmp_data_V_reg_1232_pp0_iter1_reg;
                tmp_data_V_reg_1232_pp0_iter3_reg <= tmp_data_V_reg_1232_pp0_iter2_reg;
                tmp_last_V_reg_1248_pp0_iter2_reg <= tmp_last_V_reg_1248_pp0_iter1_reg;
                tmp_last_V_reg_1248_pp0_iter3_reg <= tmp_last_V_reg_1248_pp0_iter2_reg;
                tmp_reg_1253_pp0_iter2_reg <= tmp_reg_1253_pp0_iter1_reg;
                tmp_user_V_1_reg_1240_pp0_iter2_reg <= tmp_user_V_1_reg_1240_pp0_iter1_reg;
                tmp_user_V_1_reg_1240_pp0_iter3_reg <= tmp_user_V_1_reg_1240_pp0_iter2_reg;
                toffs_V_reg_1372_pp0_iter2_reg <= toffs_V_reg_1372;
                trig_1_reg_1518 <= trig_1_fu_817_p2;
                trig_2_reg_1537 <= trig_2_fu_886_p2;
                trig_3_reg_1556 <= trig_3_fu_955_p2;
                trig_reg_1499 <= trig_fu_747_p2;
                update_photon_1_reg_1443 <= update_photon_1_fu_562_p2;
                update_photon_2_reg_1468 <= update_photon_2_fu_604_p2;
                update_photon_3_reg_1493 <= update_photon_3_fu_646_p2;
                update_photon_reg_1418 <= update_photon_fu_521_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                photon_cache_lane_phase <= photons_lane_phase_19_fu_1017_p3;
                photon_cache_lane_phase_1 <= photons_lane_phase_17_fu_948_p3;
                photon_cache_lane_phase_2 <= photons_lane_phase_15_fu_879_p3;
                photon_cache_lane_phase_3 <= photons_lane_phase_13_fu_810_p3;
                photon_cache_lane_time_V <= photons_lane_time_V_19_fu_1010_p3;
                photon_cache_lane_time_V_1 <= photons_lane_time_V_17_fu_941_p3;
                photon_cache_lane_time_V_2 <= photons_lane_time_V_15_fu_872_p3;
                photon_cache_lane_time_V_3 <= photons_lane_time_V_13_fu_803_p3;
                since_cache_since <= sinces_since_9_fu_934_p3;
                since_cache_since_1 <= sinces_since_7_fu_865_p3;
                since_cache_since_2 <= sinces_since_11_fu_1003_p3;
                since_cache_since_3 <= sinces_since_5_fu_796_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, or_ln114_reg_1504, or_ln114_reg_1504_pp0_iter4_reg, or_ln114_1_reg_1523, or_ln114_1_reg_1523_pp0_iter4_reg, or_ln114_2_reg_1542, or_ln114_2_reg_1542_pp0_iter4_reg, or_ln114_3_reg_1561, or_ln114_3_reg_1561_pp0_iter4_reg, regslice_both_outstream_V_data_V_U_apdone_blk, regslice_both_photon_fifos_0_U_apdone_blk, regslice_both_photon_fifos_1_U_apdone_blk, regslice_both_photon_fifos_2_U_apdone_blk, regslice_both_photon_fifos_3_U_apdone_blk, instream_TVALID_int_regslice, outstream_TREADY_int_regslice, timestamp_TVALID_int_regslice, photon_fifos_0_TREADY_int_regslice, photon_fifos_1_TREADY_int_regslice, photon_fifos_2_TREADY_int_regslice, photon_fifos_3_TREADY_int_regslice)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_const_logic_1 = ap_const_logic_1) and ((timestamp_TVALID_int_regslice = ap_const_logic_0) or (instream_TVALID_int_regslice = ap_const_logic_0))) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and ((regslice_both_photon_fifos_3_U_apdone_blk = ap_const_logic_1) or (regslice_both_photon_fifos_2_U_apdone_blk = ap_const_logic_1) or (regslice_both_photon_fifos_1_U_apdone_blk = ap_const_logic_1) or (regslice_both_photon_fifos_0_U_apdone_blk = ap_const_logic_1) or (regslice_both_outstream_V_data_V_U_apdone_blk = ap_const_logic_1) or (outstream_TREADY_int_regslice = ap_const_logic_0) or ((or_ln114_3_reg_1561_pp0_iter4_reg = ap_const_lv1_0) and (photon_fifos_3_TREADY_int_regslice = ap_const_logic_0)) or ((or_ln114_2_reg_1542_pp0_iter4_reg = ap_const_lv1_0) and (photon_fifos_2_TREADY_int_regslice = ap_const_logic_0)) or ((or_ln114_1_reg_1523_pp0_iter4_reg = ap_const_lv1_0) and (photon_fifos_1_TREADY_int_regslice = ap_const_logic_0)) or ((or_ln114_reg_1504_pp0_iter4_reg = ap_const_lv1_0) and (photon_fifos_0_TREADY_int_regslice = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and ((outstream_TREADY_int_regslice = ap_const_logic_0) or ((or_ln114_3_reg_1561 = ap_const_lv1_0) and (photon_fifos_3_TREADY_int_regslice = ap_const_logic_0)) or ((or_ln114_2_reg_1542 = ap_const_lv1_0) and (photon_fifos_2_TREADY_int_regslice = ap_const_logic_0)) or ((or_ln114_1_reg_1523 = ap_const_lv1_0) and (photon_fifos_1_TREADY_int_regslice = ap_const_logic_0)) or ((photon_fifos_0_TREADY_int_regslice = ap_const_logic_0) and (or_ln114_reg_1504 = ap_const_lv1_0)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, or_ln114_reg_1504, or_ln114_reg_1504_pp0_iter4_reg, or_ln114_1_reg_1523, or_ln114_1_reg_1523_pp0_iter4_reg, or_ln114_2_reg_1542, or_ln114_2_reg_1542_pp0_iter4_reg, or_ln114_3_reg_1561, or_ln114_3_reg_1561_pp0_iter4_reg, ap_block_state5_io, regslice_both_outstream_V_data_V_U_apdone_blk, regslice_both_photon_fifos_0_U_apdone_blk, regslice_both_photon_fifos_1_U_apdone_blk, regslice_both_photon_fifos_2_U_apdone_blk, regslice_both_photon_fifos_3_U_apdone_blk, ap_block_state6_io, instream_TVALID_int_regslice, outstream_TREADY_int_regslice, timestamp_TVALID_int_regslice, photon_fifos_0_TREADY_int_regslice, photon_fifos_1_TREADY_int_regslice, photon_fifos_2_TREADY_int_regslice, photon_fifos_3_TREADY_int_regslice)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_const_logic_1 = ap_const_logic_1) and ((timestamp_TVALID_int_regslice = ap_const_logic_0) or (instream_TVALID_int_regslice = ap_const_logic_0))) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state6_io) or (regslice_both_photon_fifos_3_U_apdone_blk = ap_const_logic_1) or (regslice_both_photon_fifos_2_U_apdone_blk = ap_const_logic_1) or (regslice_both_photon_fifos_1_U_apdone_blk = ap_const_logic_1) or (regslice_both_photon_fifos_0_U_apdone_blk = ap_const_logic_1) or (regslice_both_outstream_V_data_V_U_apdone_blk = ap_const_logic_1) or (outstream_TREADY_int_regslice = ap_const_logic_0) or ((or_ln114_3_reg_1561_pp0_iter4_reg = ap_const_lv1_0) and (photon_fifos_3_TREADY_int_regslice = ap_const_logic_0)) or ((or_ln114_2_reg_1542_pp0_iter4_reg = ap_const_lv1_0) and (photon_fifos_2_TREADY_int_regslice = ap_const_logic_0)) or ((or_ln114_1_reg_1523_pp0_iter4_reg = ap_const_lv1_0) and (photon_fifos_1_TREADY_int_regslice = ap_const_logic_0)) or ((or_ln114_reg_1504_pp0_iter4_reg = ap_const_lv1_0) and (photon_fifos_0_TREADY_int_regslice = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state5_io) or (outstream_TREADY_int_regslice = ap_const_logic_0) or ((or_ln114_3_reg_1561 = ap_const_lv1_0) and (photon_fifos_3_TREADY_int_regslice = ap_const_logic_0)) or ((or_ln114_2_reg_1542 = ap_const_lv1_0) and (photon_fifos_2_TREADY_int_regslice = ap_const_logic_0)) or ((or_ln114_1_reg_1523 = ap_const_lv1_0) and (photon_fifos_1_TREADY_int_regslice = ap_const_logic_0)) or ((photon_fifos_0_TREADY_int_regslice = ap_const_logic_0) and (or_ln114_reg_1504 = ap_const_lv1_0)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, or_ln114_reg_1504, or_ln114_reg_1504_pp0_iter4_reg, or_ln114_1_reg_1523, or_ln114_1_reg_1523_pp0_iter4_reg, or_ln114_2_reg_1542, or_ln114_2_reg_1542_pp0_iter4_reg, or_ln114_3_reg_1561, or_ln114_3_reg_1561_pp0_iter4_reg, ap_block_state5_io, regslice_both_outstream_V_data_V_U_apdone_blk, regslice_both_photon_fifos_0_U_apdone_blk, regslice_both_photon_fifos_1_U_apdone_blk, regslice_both_photon_fifos_2_U_apdone_blk, regslice_both_photon_fifos_3_U_apdone_blk, ap_block_state6_io, instream_TVALID_int_regslice, outstream_TREADY_int_regslice, timestamp_TVALID_int_regslice, photon_fifos_0_TREADY_int_regslice, photon_fifos_1_TREADY_int_regslice, photon_fifos_2_TREADY_int_regslice, photon_fifos_3_TREADY_int_regslice)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_const_logic_1 = ap_const_logic_1) and ((timestamp_TVALID_int_regslice = ap_const_logic_0) or (instream_TVALID_int_regslice = ap_const_logic_0))) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state6_io) or (regslice_both_photon_fifos_3_U_apdone_blk = ap_const_logic_1) or (regslice_both_photon_fifos_2_U_apdone_blk = ap_const_logic_1) or (regslice_both_photon_fifos_1_U_apdone_blk = ap_const_logic_1) or (regslice_both_photon_fifos_0_U_apdone_blk = ap_const_logic_1) or (regslice_both_outstream_V_data_V_U_apdone_blk = ap_const_logic_1) or (outstream_TREADY_int_regslice = ap_const_logic_0) or ((or_ln114_3_reg_1561_pp0_iter4_reg = ap_const_lv1_0) and (photon_fifos_3_TREADY_int_regslice = ap_const_logic_0)) or ((or_ln114_2_reg_1542_pp0_iter4_reg = ap_const_lv1_0) and (photon_fifos_2_TREADY_int_regslice = ap_const_logic_0)) or ((or_ln114_1_reg_1523_pp0_iter4_reg = ap_const_lv1_0) and (photon_fifos_1_TREADY_int_regslice = ap_const_logic_0)) or ((or_ln114_reg_1504_pp0_iter4_reg = ap_const_lv1_0) and (photon_fifos_0_TREADY_int_regslice = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state5_io) or (outstream_TREADY_int_regslice = ap_const_logic_0) or ((or_ln114_3_reg_1561 = ap_const_lv1_0) and (photon_fifos_3_TREADY_int_regslice = ap_const_logic_0)) or ((or_ln114_2_reg_1542 = ap_const_lv1_0) and (photon_fifos_2_TREADY_int_regslice = ap_const_logic_0)) or ((or_ln114_1_reg_1523 = ap_const_lv1_0) and (photon_fifos_1_TREADY_int_regslice = ap_const_logic_0)) or ((photon_fifos_0_TREADY_int_regslice = ap_const_logic_0) and (or_ln114_reg_1504 = ap_const_lv1_0)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(instream_TVALID_int_regslice, timestamp_TVALID_int_regslice)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((timestamp_TVALID_int_regslice = ap_const_logic_0) or (instream_TVALID_int_regslice = ap_const_logic_0));
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state5_io_assign_proc : process(or_ln114_reg_1504, or_ln114_1_reg_1523, or_ln114_2_reg_1542, or_ln114_3_reg_1561, outstream_TREADY_int_regslice, photon_fifos_0_TREADY_int_regslice, photon_fifos_1_TREADY_int_regslice, photon_fifos_2_TREADY_int_regslice, photon_fifos_3_TREADY_int_regslice)
    begin
                ap_block_state5_io <= ((outstream_TREADY_int_regslice = ap_const_logic_0) or ((or_ln114_3_reg_1561 = ap_const_lv1_0) and (photon_fifos_3_TREADY_int_regslice = ap_const_logic_0)) or ((or_ln114_2_reg_1542 = ap_const_lv1_0) and (photon_fifos_2_TREADY_int_regslice = ap_const_logic_0)) or ((or_ln114_1_reg_1523 = ap_const_lv1_0) and (photon_fifos_1_TREADY_int_regslice = ap_const_logic_0)) or ((photon_fifos_0_TREADY_int_regslice = ap_const_logic_0) and (or_ln114_reg_1504 = ap_const_lv1_0)));
    end process;


    ap_block_state5_pp0_stage0_iter4_assign_proc : process(or_ln114_reg_1504, or_ln114_1_reg_1523, or_ln114_2_reg_1542, or_ln114_3_reg_1561, outstream_TREADY_int_regslice, photon_fifos_0_TREADY_int_regslice, photon_fifos_1_TREADY_int_regslice, photon_fifos_2_TREADY_int_regslice, photon_fifos_3_TREADY_int_regslice)
    begin
                ap_block_state5_pp0_stage0_iter4 <= ((outstream_TREADY_int_regslice = ap_const_logic_0) or ((or_ln114_3_reg_1561 = ap_const_lv1_0) and (photon_fifos_3_TREADY_int_regslice = ap_const_logic_0)) or ((or_ln114_2_reg_1542 = ap_const_lv1_0) and (photon_fifos_2_TREADY_int_regslice = ap_const_logic_0)) or ((or_ln114_1_reg_1523 = ap_const_lv1_0) and (photon_fifos_1_TREADY_int_regslice = ap_const_logic_0)) or ((photon_fifos_0_TREADY_int_regslice = ap_const_logic_0) and (or_ln114_reg_1504 = ap_const_lv1_0)));
    end process;


    ap_block_state6_io_assign_proc : process(or_ln114_reg_1504_pp0_iter4_reg, or_ln114_1_reg_1523_pp0_iter4_reg, or_ln114_2_reg_1542_pp0_iter4_reg, or_ln114_3_reg_1561_pp0_iter4_reg, outstream_TREADY_int_regslice, photon_fifos_0_TREADY_int_regslice, photon_fifos_1_TREADY_int_regslice, photon_fifos_2_TREADY_int_regslice, photon_fifos_3_TREADY_int_regslice)
    begin
                ap_block_state6_io <= ((outstream_TREADY_int_regslice = ap_const_logic_0) or ((or_ln114_3_reg_1561_pp0_iter4_reg = ap_const_lv1_0) and (photon_fifos_3_TREADY_int_regslice = ap_const_logic_0)) or ((or_ln114_2_reg_1542_pp0_iter4_reg = ap_const_lv1_0) and (photon_fifos_2_TREADY_int_regslice = ap_const_logic_0)) or ((or_ln114_1_reg_1523_pp0_iter4_reg = ap_const_lv1_0) and (photon_fifos_1_TREADY_int_regslice = ap_const_logic_0)) or ((or_ln114_reg_1504_pp0_iter4_reg = ap_const_lv1_0) and (photon_fifos_0_TREADY_int_regslice = ap_const_logic_0)));
    end process;


    ap_block_state6_pp0_stage0_iter5_assign_proc : process(or_ln114_reg_1504_pp0_iter4_reg, or_ln114_1_reg_1523_pp0_iter4_reg, or_ln114_2_reg_1542_pp0_iter4_reg, or_ln114_3_reg_1561_pp0_iter4_reg, regslice_both_outstream_V_data_V_U_apdone_blk, regslice_both_photon_fifos_0_U_apdone_blk, regslice_both_photon_fifos_1_U_apdone_blk, regslice_both_photon_fifos_2_U_apdone_blk, regslice_both_photon_fifos_3_U_apdone_blk, outstream_TREADY_int_regslice, photon_fifos_0_TREADY_int_regslice, photon_fifos_1_TREADY_int_regslice, photon_fifos_2_TREADY_int_regslice, photon_fifos_3_TREADY_int_regslice)
    begin
                ap_block_state6_pp0_stage0_iter5 <= ((regslice_both_photon_fifos_3_U_apdone_blk = ap_const_logic_1) or (regslice_both_photon_fifos_2_U_apdone_blk = ap_const_logic_1) or (regslice_both_photon_fifos_1_U_apdone_blk = ap_const_logic_1) or (regslice_both_photon_fifos_0_U_apdone_blk = ap_const_logic_1) or (regslice_both_outstream_V_data_V_U_apdone_blk = ap_const_logic_1) or (outstream_TREADY_int_regslice = ap_const_logic_0) or ((or_ln114_3_reg_1561_pp0_iter4_reg = ap_const_lv1_0) and (photon_fifos_3_TREADY_int_regslice = ap_const_logic_0)) or ((or_ln114_2_reg_1542_pp0_iter4_reg = ap_const_lv1_0) and (photon_fifos_2_TREADY_int_regslice = ap_const_logic_0)) or ((or_ln114_1_reg_1523_pp0_iter4_reg = ap_const_lv1_0) and (photon_fifos_1_TREADY_int_regslice = ap_const_logic_0)) or ((or_ln114_reg_1504_pp0_iter4_reg = ap_const_lv1_0) and (photon_fifos_0_TREADY_int_regslice = ap_const_logic_0)));
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_reset_idle_pp0 <= ap_const_logic_0;

    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    hoffs_fu_738_p4 <= toffs_V_reg_1372_pp0_iter2_reg(15 downto 8);
    icmp_ln100_1_fu_557_p2 <= "1" when (sinces_since_1_reg_1296 = ap_const_lv8_0) else "0";
    icmp_ln100_2_fu_599_p2 <= "1" when (sinces_since_2_reg_1304 = ap_const_lv8_0) else "0";
    icmp_ln100_3_fu_641_p2 <= "1" when (sinces_since_3_reg_1312 = ap_const_lv8_0) else "0";
    icmp_ln100_fu_516_p2 <= "1" when (sinces_since_reg_1288 = ap_const_lv8_0) else "0";
    icmp_ln114_1_fu_821_p2 <= "0" when (sinces_since_1_reg_1296_pp0_iter2_reg = ap_const_lv8_1) else "1";
    icmp_ln114_2_fu_890_p2 <= "0" when (sinces_since_2_reg_1304_pp0_iter2_reg = ap_const_lv8_1) else "1";
    icmp_ln114_3_fu_959_p2 <= "0" when (sinces_since_3_reg_1312_pp0_iter2_reg = ap_const_lv8_1) else "1";
    icmp_ln114_fu_751_p2 <= "0" when (sinces_since_reg_1288_pp0_iter2_reg = ap_const_lv8_1) else "1";
    icmp_ln1696_1_fu_551_p2 <= "1" when (signed(shl_ln884_1_fu_543_p3) > signed(phase_1_fu_525_p4)) else "0";
    icmp_ln1696_2_fu_593_p2 <= "1" when (signed(shl_ln884_2_fu_585_p3) > signed(phase_2_fu_567_p4)) else "0";
    icmp_ln1696_3_fu_635_p2 <= "1" when (signed(shl_ln884_3_fu_627_p3) > signed(phase_3_fu_609_p4)) else "0";
    icmp_ln1696_fu_511_p2 <= "1" when (signed(shl_ln_fu_504_p3) > signed(phase_reg_1280_pp0_iter1_reg)) else "0";

    instream_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, instream_TVALID_int_regslice)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            instream_TDATA_blk_n <= instream_TVALID_int_regslice;
        else 
            instream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    instream_TREADY <= regslice_both_instream_V_data_V_U_ack_in;

    instream_TREADY_int_regslice_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            instream_TREADY_int_regslice <= ap_const_logic_1;
        else 
            instream_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    last_group_fu_499_p2 <= std_logic_vector(unsigned(tmp_user_V_1_reg_1240_pp0_iter1_reg) + unsigned(ap_const_lv9_1FF));
    or_ln114_1_fu_826_p2 <= (trig_1_fu_817_p2 or icmp_ln114_1_fu_821_p2);
    or_ln114_2_fu_895_p2 <= (trig_2_fu_886_p2 or icmp_ln114_2_fu_890_p2);
    or_ln114_3_fu_964_p2 <= (trig_3_fu_955_p2 or icmp_ln114_3_fu_959_p2);
    or_ln114_fu_756_p2 <= (trig_fu_747_p2 or icmp_ln114_fu_751_p2);
    or_ln174_1_fu_1116_p3 <= (ap_const_lv1_0 & zext_ln174_fu_1112_p1);
    or_ln174_2_fu_1135_p4 <= ((photon_out_id_V_1_fu_1129_p2 & photons_lane_phase_15_reg_1532) & photons_lane_time_V_15_reg_1527);
    or_ln174_3_fu_1147_p3 <= (ap_const_lv1_0 & zext_ln174_2_fu_1143_p1);
    or_ln174_4_fu_1166_p4 <= ((photon_out_id_V_2_fu_1160_p2 & photons_lane_phase_17_reg_1551) & photons_lane_time_V_17_reg_1546);
    or_ln174_5_fu_1178_p3 <= (ap_const_lv1_0 & zext_ln174_4_fu_1174_p1);
    or_ln174_6_fu_1197_p4 <= ((photon_out_id_V_3_fu_1191_p2 & photons_lane_phase_19_reg_1570) & photons_lane_time_V_19_reg_1565);
    or_ln174_7_fu_1209_p3 <= (ap_const_lv1_0 & zext_ln174_6_fu_1205_p1);
    or_ln_fu_1103_p5 <= (((tmp_user_V_1_reg_1240_pp0_iter3_reg & ap_const_lv2_0) & photons_lane_phase_13_reg_1513) & photons_lane_time_V_13_reg_1508);

    outstream_TDATA_blk_n_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, outstream_TREADY_int_regslice)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            outstream_TDATA_blk_n <= outstream_TREADY_int_regslice;
        else 
            outstream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    outstream_TUSER_int_regslice <= ((((trig_3_reg_1556 & trig_2_reg_1537) & trig_1_reg_1518) & trig_reg_1499) & tmp_user_V_1_reg_1240_pp0_iter3_reg);
    outstream_TVALID <= regslice_both_outstream_V_data_V_U_vld_out;

    outstream_TVALID_int_regslice_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            outstream_TVALID_int_regslice <= ap_const_logic_1;
        else 
            outstream_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    phase_1_fu_525_p4 <= tmp_data_V_reg_1232_pp0_iter1_reg(31 downto 16);
    phase_2_fu_567_p4 <= tmp_data_V_reg_1232_pp0_iter1_reg(47 downto 32);
    phase_3_fu_609_p4 <= tmp_data_V_reg_1232_pp0_iter1_reg(63 downto 48);
    phase_fu_353_p1 <= instream_TDATA_int_regslice(16 - 1 downto 0);
    photon_data_address0 <= zext_ln587_fu_651_p1(9 - 1 downto 0);
    photon_data_address1 <= zext_ln587_1_fu_346_p1(9 - 1 downto 0);

    photon_data_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            photon_data_ce0 <= ap_const_logic_1;
        else 
            photon_data_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    photon_data_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            photon_data_ce1 <= ap_const_logic_1;
        else 
            photon_data_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    photon_data_d0 <= (((((((photon_cache_lane_phase & photon_cache_lane_time_V) & photon_cache_lane_phase_1) & photon_cache_lane_time_V_1) & photon_cache_lane_phase_2) & photon_cache_lane_time_V_2) & photon_cache_lane_phase_3) & photon_cache_lane_time_V_3);

    photon_data_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            photon_data_we0 <= ap_const_logic_1;
        else 
            photon_data_we0 <= ap_const_logic_0;
        end if; 
    end process;


    photon_fifos_0_TDATA_blk_n_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, or_ln114_reg_1504, or_ln114_reg_1504_pp0_iter4_reg, photon_fifos_0_TREADY_int_regslice)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (or_ln114_reg_1504_pp0_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (or_ln114_reg_1504 = ap_const_lv1_0)))) then 
            photon_fifos_0_TDATA_blk_n <= photon_fifos_0_TREADY_int_regslice;
        else 
            photon_fifos_0_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    photon_fifos_0_TDATA_int_regslice <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln174_1_fu_1116_p3),48));
    photon_fifos_0_TVALID <= regslice_both_photon_fifos_0_U_vld_out;

    photon_fifos_0_TVALID_int_regslice_assign_proc : process(ap_enable_reg_pp0_iter4, or_ln114_reg_1504, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln114_reg_1504 = ap_const_lv1_0))) then 
            photon_fifos_0_TVALID_int_regslice <= ap_const_logic_1;
        else 
            photon_fifos_0_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    photon_fifos_1_TDATA_blk_n_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, or_ln114_1_reg_1523, or_ln114_1_reg_1523_pp0_iter4_reg, photon_fifos_1_TREADY_int_regslice)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (or_ln114_1_reg_1523_pp0_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (or_ln114_1_reg_1523 = ap_const_lv1_0)))) then 
            photon_fifos_1_TDATA_blk_n <= photon_fifos_1_TREADY_int_regslice;
        else 
            photon_fifos_1_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    photon_fifos_1_TDATA_int_regslice <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln174_3_fu_1147_p3),48));
    photon_fifos_1_TVALID <= regslice_both_photon_fifos_1_U_vld_out;

    photon_fifos_1_TVALID_int_regslice_assign_proc : process(ap_enable_reg_pp0_iter4, or_ln114_1_reg_1523, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln114_1_reg_1523 = ap_const_lv1_0))) then 
            photon_fifos_1_TVALID_int_regslice <= ap_const_logic_1;
        else 
            photon_fifos_1_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    photon_fifos_2_TDATA_blk_n_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, or_ln114_2_reg_1542, or_ln114_2_reg_1542_pp0_iter4_reg, photon_fifos_2_TREADY_int_regslice)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (or_ln114_2_reg_1542_pp0_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (or_ln114_2_reg_1542 = ap_const_lv1_0)))) then 
            photon_fifos_2_TDATA_blk_n <= photon_fifos_2_TREADY_int_regslice;
        else 
            photon_fifos_2_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    photon_fifos_2_TDATA_int_regslice <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln174_5_fu_1178_p3),48));
    photon_fifos_2_TVALID <= regslice_both_photon_fifos_2_U_vld_out;

    photon_fifos_2_TVALID_int_regslice_assign_proc : process(ap_enable_reg_pp0_iter4, or_ln114_2_reg_1542, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln114_2_reg_1542 = ap_const_lv1_0))) then 
            photon_fifos_2_TVALID_int_regslice <= ap_const_logic_1;
        else 
            photon_fifos_2_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    photon_fifos_3_TDATA_blk_n_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, or_ln114_3_reg_1561, or_ln114_3_reg_1561_pp0_iter4_reg, photon_fifos_3_TREADY_int_regslice)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (or_ln114_3_reg_1561_pp0_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (or_ln114_3_reg_1561 = ap_const_lv1_0)))) then 
            photon_fifos_3_TDATA_blk_n <= photon_fifos_3_TREADY_int_regslice;
        else 
            photon_fifos_3_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    photon_fifos_3_TDATA_int_regslice <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln174_7_fu_1209_p3),48));
    photon_fifos_3_TVALID <= regslice_both_photon_fifos_3_U_vld_out;

    photon_fifos_3_TVALID_int_regslice_assign_proc : process(ap_enable_reg_pp0_iter4, or_ln114_3_reg_1561, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln114_3_reg_1561 = ap_const_lv1_0))) then 
            photon_fifos_3_TVALID_int_regslice <= ap_const_logic_1;
        else 
            photon_fifos_3_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    photon_out_id_V_1_fu_1129_p2 <= (photon_out_id_V_fu_1096_p3 or ap_const_lv11_1);
    photon_out_id_V_2_fu_1160_p2 <= (photon_out_id_V_fu_1096_p3 or ap_const_lv11_2);
    photon_out_id_V_3_fu_1191_p2 <= (photon_out_id_V_fu_1096_p3 or ap_const_lv11_3);
    photon_out_id_V_fu_1096_p3 <= (tmp_user_V_1_reg_1240_pp0_iter3_reg & ap_const_lv2_0);
    photons_lane_phase_12_fu_786_p3 <= 
        phase_reg_1280_pp0_iter2_reg when (update_photon_reg_1418(0) = '1') else 
        photons_lane_phase_reg_1326_pp0_iter2_reg;
    photons_lane_phase_13_fu_810_p3 <= 
        select_ln116_2_fu_775_p3 when (icmp_ln100_reg_1410(0) = '1') else 
        photons_lane_phase_12_fu_786_p3;
    photons_lane_phase_14_fu_855_p3 <= 
        phase_1_reg_1424 when (update_photon_1_reg_1443(0) = '1') else 
        photons_lane_phase_1_reg_1339_pp0_iter2_reg;
    photons_lane_phase_15_fu_879_p3 <= 
        select_ln116_5_fu_844_p3 when (icmp_ln100_1_reg_1435(0) = '1') else 
        photons_lane_phase_14_fu_855_p3;
    photons_lane_phase_16_fu_924_p3 <= 
        phase_2_reg_1449 when (update_photon_2_reg_1468(0) = '1') else 
        photons_lane_phase_2_reg_1352_pp0_iter2_reg;
    photons_lane_phase_17_fu_948_p3 <= 
        select_ln116_8_fu_913_p3 when (icmp_ln100_2_reg_1460(0) = '1') else 
        photons_lane_phase_16_fu_924_p3;
    photons_lane_phase_18_fu_993_p3 <= 
        phase_3_reg_1474 when (update_photon_3_reg_1493(0) = '1') else 
        photons_lane_phase_3_reg_1365_pp0_iter2_reg;
    photons_lane_phase_19_fu_1017_p3 <= 
        select_ln116_11_fu_982_p3 when (icmp_ln100_3_reg_1485(0) = '1') else 
        photons_lane_phase_18_fu_993_p3;
    photons_lane_time_V_12_fu_781_p3 <= 
        tmp_reg_1253_pp0_iter2_reg when (update_photon_reg_1418(0) = '1') else 
        photons_lane_time_V_reg_1320_pp0_iter2_reg;
    photons_lane_time_V_13_fu_803_p3 <= 
        select_ln116_1_fu_769_p3 when (icmp_ln100_reg_1410(0) = '1') else 
        photons_lane_time_V_12_fu_781_p3;
    photons_lane_time_V_14_fu_850_p3 <= 
        tmp_reg_1253_pp0_iter2_reg when (update_photon_1_reg_1443(0) = '1') else 
        photons_lane_time_V_1_reg_1333_pp0_iter2_reg;
    photons_lane_time_V_15_fu_872_p3 <= 
        select_ln116_4_fu_838_p3 when (icmp_ln100_1_reg_1435(0) = '1') else 
        photons_lane_time_V_14_fu_850_p3;
    photons_lane_time_V_16_fu_919_p3 <= 
        tmp_reg_1253_pp0_iter2_reg when (update_photon_2_reg_1468(0) = '1') else 
        photons_lane_time_V_2_reg_1346_pp0_iter2_reg;
    photons_lane_time_V_17_fu_941_p3 <= 
        select_ln116_7_fu_907_p3 when (icmp_ln100_2_reg_1460(0) = '1') else 
        photons_lane_time_V_16_fu_919_p3;
    photons_lane_time_V_18_fu_988_p3 <= 
        tmp_reg_1253_pp0_iter2_reg when (update_photon_3_reg_1493(0) = '1') else 
        photons_lane_time_V_3_reg_1359_pp0_iter2_reg;
    photons_lane_time_V_19_fu_1010_p3 <= 
        select_ln116_10_fu_976_p3 when (icmp_ln100_3_reg_1485(0) = '1') else 
        photons_lane_time_V_18_fu_988_p3;
    photons_lane_time_V_fu_391_p1 <= photon_data_q1(16 - 1 downto 0);
    select_ln116_10_fu_976_p3 <= 
        tmp_reg_1253_pp0_iter2_reg when (trig_3_fu_955_p2(0) = '1') else 
        photons_lane_time_V_3_reg_1359_pp0_iter2_reg;
    select_ln116_11_fu_982_p3 <= 
        phase_3_reg_1474 when (trig_3_fu_955_p2(0) = '1') else 
        photons_lane_phase_3_reg_1365_pp0_iter2_reg;
    select_ln116_1_fu_769_p3 <= 
        tmp_reg_1253_pp0_iter2_reg when (trig_fu_747_p2(0) = '1') else 
        photons_lane_time_V_reg_1320_pp0_iter2_reg;
    select_ln116_2_fu_775_p3 <= 
        phase_reg_1280_pp0_iter2_reg when (trig_fu_747_p2(0) = '1') else 
        photons_lane_phase_reg_1326_pp0_iter2_reg;
    select_ln116_3_fu_832_p3 <= 
        hoffs_1_reg_1380_pp0_iter2_reg when (trig_1_fu_817_p2(0) = '1') else 
        sinces_since_1_reg_1296_pp0_iter2_reg;
    select_ln116_4_fu_838_p3 <= 
        tmp_reg_1253_pp0_iter2_reg when (trig_1_fu_817_p2(0) = '1') else 
        photons_lane_time_V_1_reg_1333_pp0_iter2_reg;
    select_ln116_5_fu_844_p3 <= 
        phase_1_reg_1424 when (trig_1_fu_817_p2(0) = '1') else 
        photons_lane_phase_1_reg_1339_pp0_iter2_reg;
    select_ln116_6_fu_901_p3 <= 
        hoffs_2_reg_1385_pp0_iter2_reg when (trig_2_fu_886_p2(0) = '1') else 
        sinces_since_2_reg_1304_pp0_iter2_reg;
    select_ln116_7_fu_907_p3 <= 
        tmp_reg_1253_pp0_iter2_reg when (trig_2_fu_886_p2(0) = '1') else 
        photons_lane_time_V_2_reg_1346_pp0_iter2_reg;
    select_ln116_8_fu_913_p3 <= 
        phase_2_reg_1449 when (trig_2_fu_886_p2(0) = '1') else 
        photons_lane_phase_2_reg_1352_pp0_iter2_reg;
    select_ln116_9_fu_970_p3 <= 
        hoffs_3_reg_1390_pp0_iter2_reg when (trig_3_fu_955_p2(0) = '1') else 
        sinces_since_3_reg_1312_pp0_iter2_reg;
    select_ln116_fu_762_p3 <= 
        hoffs_fu_738_p4 when (trig_fu_747_p2(0) = '1') else 
        sinces_since_reg_1288_pp0_iter2_reg;
    shl_ln884_1_fu_543_p3 <= (tmp_1_fu_534_p4 & ap_const_lv8_0);
    shl_ln884_2_fu_585_p3 <= (tmp_2_fu_576_p4 & ap_const_lv8_0);
    shl_ln884_3_fu_627_p3 <= (tmp_3_fu_618_p4 & ap_const_lv8_0);
    shl_ln_fu_504_p3 <= (trunc_ln884_reg_1395 & ap_const_lv8_0);
    since_data_address0 <= zext_ln587_fu_651_p1(9 - 1 downto 0);
    since_data_address1 <= zext_ln587_1_fu_346_p1(9 - 1 downto 0);

    since_data_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            since_data_ce0 <= ap_const_logic_1;
        else 
            since_data_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    since_data_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            since_data_ce1 <= ap_const_logic_1;
        else 
            since_data_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    since_data_d0 <= (((since_cache_since_2 & since_cache_since) & since_cache_since_1) & since_cache_since_3);

    since_data_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            since_data_we0 <= ap_const_logic_1;
        else 
            since_data_we0 <= ap_const_logic_0;
        end if; 
    end process;

    sinces_since_10_fu_998_p2 <= std_logic_vector(unsigned(sinces_since_3_reg_1312_pp0_iter2_reg) + unsigned(ap_const_lv8_FF));
    sinces_since_11_fu_1003_p3 <= 
        select_ln116_9_fu_970_p3 when (icmp_ln100_3_reg_1485(0) = '1') else 
        sinces_since_10_fu_998_p2;
    sinces_since_4_fu_791_p2 <= std_logic_vector(unsigned(sinces_since_reg_1288_pp0_iter2_reg) + unsigned(ap_const_lv8_FF));
    sinces_since_5_fu_796_p3 <= 
        select_ln116_fu_762_p3 when (icmp_ln100_reg_1410(0) = '1') else 
        sinces_since_4_fu_791_p2;
    sinces_since_6_fu_860_p2 <= std_logic_vector(unsigned(sinces_since_1_reg_1296_pp0_iter2_reg) + unsigned(ap_const_lv8_FF));
    sinces_since_7_fu_865_p3 <= 
        select_ln116_3_fu_832_p3 when (icmp_ln100_1_reg_1435(0) = '1') else 
        sinces_since_6_fu_860_p2;
    sinces_since_8_fu_929_p2 <= std_logic_vector(unsigned(sinces_since_2_reg_1304_pp0_iter2_reg) + unsigned(ap_const_lv8_FF));
    sinces_since_9_fu_934_p3 <= 
        select_ln116_6_fu_901_p3 when (icmp_ln100_2_reg_1460(0) = '1') else 
        sinces_since_8_fu_929_p2;
    sinces_since_fu_357_p1 <= since_data_q1(8 - 1 downto 0);
    threshoffs_address0 <= zext_ln587_1_fu_346_p1(9 - 1 downto 0);

    threshoffs_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            threshoffs_ce0 <= ap_const_logic_1;
        else 
            threshoffs_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    timestamp_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, timestamp_TVALID_int_regslice)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            timestamp_TDATA_blk_n <= timestamp_TVALID_int_regslice;
        else 
            timestamp_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    timestamp_TREADY <= regslice_both_timestamp_U_ack_in;

    timestamp_TREADY_int_regslice_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            timestamp_TREADY_int_regslice <= ap_const_logic_1;
        else 
            timestamp_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    tmp_1_fu_534_p4 <= toffs_V_reg_1372(23 downto 16);
    tmp_2_fu_576_p4 <= toffs_V_reg_1372(39 downto 32);
    tmp_3_fu_618_p4 <= toffs_V_reg_1372(55 downto 48);
    trig_1_fu_817_p2 <= (icmp_ln1696_1_reg_1430 and icmp_ln100_1_reg_1435);
    trig_2_fu_886_p2 <= (icmp_ln1696_2_reg_1455 and icmp_ln100_2_reg_1460);
    trig_3_fu_955_p2 <= (icmp_ln1696_3_reg_1480 and icmp_ln100_3_reg_1485);
    trig_fu_747_p2 <= (icmp_ln1696_reg_1405 and icmp_ln100_reg_1410);
    trunc_ln884_fu_495_p1 <= threshoffs_q0(8 - 1 downto 0);
    update_photon_1_fu_562_p2 <= "1" when (signed(phase_1_fu_525_p4) < signed(photons_lane_phase_1_reg_1339)) else "0";
    update_photon_2_fu_604_p2 <= "1" when (signed(phase_2_fu_567_p4) < signed(photons_lane_phase_2_reg_1352)) else "0";
    update_photon_3_fu_646_p2 <= "1" when (signed(phase_3_fu_609_p4) < signed(photons_lane_phase_3_reg_1365)) else "0";
    update_photon_fu_521_p2 <= "1" when (signed(phase_reg_1280_pp0_iter1_reg) < signed(photons_lane_phase_reg_1326)) else "0";
    zext_ln174_2_fu_1143_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln174_2_fu_1135_p4),44));
    zext_ln174_4_fu_1174_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln174_4_fu_1166_p4),44));
    zext_ln174_6_fu_1205_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln174_6_fu_1197_p4),44));
    zext_ln174_fu_1112_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln_fu_1103_p5),44));
    zext_ln587_1_fu_346_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(instream_TUSER_int_regslice),64));
    zext_ln587_fu_651_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(last_group_reg_1400),64));
end behav;
