// Seed: 3774404312
module module_0 (
    input supply1 id_0,
    input id_1,
    output reg id_2,
    input logic id_3,
    output id_4,
    input id_5,
    input reg id_6,
    output supply0 id_7
);
  assign id_7 = id_0;
  wand id_8 = id_5;
  assign id_8[1] = 1'b0;
  logic id_9;
  assign id_8 = id_0[1];
  always @(posedge 1) begin
    id_2 <= id_6;
  end
  logic id_10;
  logic id_11;
  defparam id_12.id_13 = 1;
endmodule
