#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Jul 25 21:37:12 2022
# Process ID: 6068
# Current directory: C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3236 C:\Microprocessor_Group_33-20220725T070627Z-001\Microprocessor_Group_33\Microprocessor_Group_33.xpr
# Log file: C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/vivado.log
# Journal file: C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.xpr
INFO: [Project 1-313] Project file moved from 'C:/XilinxFiles/Microprocessor_Group_33' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 897.102 ; gain = 169.215
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_CPU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/ASU_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ASU_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Adder_3_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_3_bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Decoder_2_to_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_2_to_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Decoder_3_to_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_3_to_8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/HA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/LUT_16_7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LUT_16_7
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Mux_2_way_3_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_2_way_3_bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Mux_2_way_4_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_2_way_4_bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Mux_8_to_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_8_to_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Mux_8_way_4_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_8_way_4_bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/ProCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ProCounter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/ProgramROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ProgramROM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/RCA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RCA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Register_Bank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Register_Bank
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Slow_Clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clk
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sim_1/new/TB_CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5e7eea775a9c42afb03844f16f0a4475 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramROM [programrom_default]
Compiling architecture behavioral of entity xil_defaultlib.ProCounter [procounter_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA [rca_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3_bit [adder_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_way_3_bit [mux_2_way_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_way_4_bit [mux_2_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_to_1 [mux_8_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_way_4_bit [mux_8_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.ASU_4 [asu_4_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.CPU [cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_cpu
Built simulation snapshot TB_CPU_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.sim/sim_1/behav/xsim/xsim.dir/TB_CPU_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jul 25 21:37:47 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 908.891 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 923.641 ; gain = 14.750
close [ open C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/StartUp.vhd w ]
add_files C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/StartUp.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_CPU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/StartUp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity StartUp
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5e7eea775a9c42afb03844f16f0a4475 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.StartUp [startup_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramROM [programrom_default]
Compiling architecture behavioral of entity xil_defaultlib.ProCounter [procounter_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA [rca_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3_bit [adder_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_way_3_bit [mux_2_way_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_way_4_bit [mux_2_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_to_1 [mux_8_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_way_4_bit [mux_8_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.ASU_4 [asu_4_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.CPU [cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_cpu
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 956.074 ; gain = 3.188
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project {C:/Users/Navindu DS/Desktop/Microprocessor_Group_33/Microprocessor_Group_33.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
close_project
open_project C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sim_1/new/TB_Instruction_Decoder.vhd w ]
add_files -fileset sim_1 C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sim_1/new/TB_Instruction_Decoder.vhd
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_CPU_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5e7eea775a9c42afb03844f16f0a4475 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 981.180 ; gain = 11.199
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sim_1/new/TB_StartUp.vhd w ]
add_files -fileset sim_1 C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sim_1/new/TB_StartUp.vhd
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_CPU_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5e7eea775a9c42afb03844f16f0a4475 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 986.699 ; gain = 1.137
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sim_1/new/TB_Register_Bank.vhd w ]
add_files -fileset sim_1 C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sim_1/new/TB_Register_Bank.vhd
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_CPU_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5e7eea775a9c42afb03844f16f0a4475 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 989.508 ; gain = 1.168
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sim_1/new/TB_ProCounter.vhd w ]
add_files -fileset sim_1 C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sim_1/new/TB_ProCounter.vhd
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_CPU_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5e7eea775a9c42afb03844f16f0a4475 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 992.973 ; gain = 0.461
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sim_1/new/TB_Mux_8_way_4_bit.vhd w ]
add_files -fileset sim_1 C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sim_1/new/TB_Mux_8_way_4_bit.vhd
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_CPU_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5e7eea775a9c42afb03844f16f0a4475 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 995.801 ; gain = 1.320
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sim_1/new/TB_Mux_2_way_4_bit.vhd w ]
add_files -fileset sim_1 C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sim_1/new/TB_Mux_2_way_4_bit.vhd
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_CPU_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5e7eea775a9c42afb03844f16f0a4475 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 998.086 ; gain = 0.039
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sim_1/new/TB_Mux_2_way_3_bit.vhd w ]
add_files -fileset sim_1 C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sim_1/new/TB_Mux_2_way_3_bit.vhd
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_CPU_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5e7eea775a9c42afb03844f16f0a4475 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 999.957 ; gain = 0.000
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sim_1/new/TB_Adder_3_bit.vhd w ]
add_files -fileset sim_1 C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sim_1/new/TB_Adder_3_bit.vhd
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_CPU_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5e7eea775a9c42afb03844f16f0a4475 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1000.672 ; gain = 0.715
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sim_1/new/TB_ASU.vhd w ]
add_files -fileset sim_1 C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sim_1/new/TB_ASU.vhd
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_CPU_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5e7eea775a9c42afb03844f16f0a4475 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1002.801 ; gain = 0.941
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sim_1/new/TB_ProgramROM.vhd w ]
add_files -fileset sim_1 C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sim_1/new/TB_ProgramROM.vhd
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_CPU_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5e7eea775a9c42afb03844f16f0a4475 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1004.617 ; gain = 0.379
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_CPU_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5e7eea775a9c42afb03844f16f0a4475 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.runs/synth_1

launch_runs synth_1 -jobs 4
[Mon Jul 25 22:24:46 2022] Launched synth_1...
Run output will be captured here: C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Jul 25 22:25:29 2022] Launched impl_1...
Run output will be captured here: C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jul 25 22:26:43 2022] Launched impl_1...
Run output will be captured here: C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.runs/impl_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: CPU
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1127.141 ; gain = 102.168
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CPU' [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:33]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Slow_Clk.vhd:34' bound to instance 'Slow_Clk_0' of component 'Slow_Clk' [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:195]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Slow_Clk.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (1#1) [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Slow_Clk.vhd:39]
INFO: [Synth 8-3491] module 'StartUp' declared at 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/StartUp.vhd:34' bound to instance 'StartUpCPU' of component 'StartUp' [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:201]
INFO: [Synth 8-638] synthesizing module 'StartUp' [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/StartUp.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'StartUp' (2#1) [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/StartUp.vhd:40]
INFO: [Synth 8-3491] module 'Instruction_Decoder' declared at 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Instruction_Decoder.vhd:24' bound to instance 'Instruction_Decoder_0' of component 'Instruction_Decoder' [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:208]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder' [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Instruction_Decoder.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Decoder' (3#1) [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Instruction_Decoder.vhd:38]
INFO: [Synth 8-3491] module 'ProgramROM' declared at 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/ProgramROM.vhd:25' bound to instance 'P_ROM' of component 'ProgramROM' [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:223]
INFO: [Synth 8-638] synthesizing module 'ProgramROM' [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/ProgramROM.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'ProgramROM' (4#1) [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/ProgramROM.vhd:30]
INFO: [Synth 8-3491] module 'ProCounter' declared at 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/ProCounter.vhd:24' bound to instance 'Program_Counter' of component 'ProCounter' [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:229]
INFO: [Synth 8-638] synthesizing module 'ProCounter' [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/ProCounter.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'ProCounter' (5#1) [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/ProCounter.vhd:31]
INFO: [Synth 8-3491] module 'Adder_3_bit' declared at 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Adder_3_bit.vhd:24' bound to instance 'Adder_3_bit_0' of component 'Adder_3_bit' [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:237]
INFO: [Synth 8-638] synthesizing module 'Adder_3_bit' [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Adder_3_bit.vhd:29]
INFO: [Synth 8-3491] module 'RCA' declared at 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/RCA.vhd:34' bound to instance 'RCA_0' of component 'RCA' [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Adder_3_bit.vhd:37]
INFO: [Synth 8-638] synthesizing module 'RCA' [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/RCA.vhd:40]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/RCA.vhd:59]
INFO: [Synth 8-638] synthesizing module 'HA' [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (6#1) [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/RCA.vhd:65]
INFO: [Synth 8-638] synthesizing module 'FA' [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/FA.vhd:54]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/FA.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'FA' (7#1) [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'RCA' (8#1) [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/RCA.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Adder_3_bit' (9#1) [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Adder_3_bit.vhd:29]
INFO: [Synth 8-3491] module 'Mux_2_way_3_bit' declared at 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Mux_2_way_3_bit.vhd:33' bound to instance 'Mux_PCounterSel' of component 'Mux_2_way_3_bit' [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:243]
INFO: [Synth 8-638] synthesizing module 'Mux_2_way_3_bit' [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Mux_2_way_3_bit.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_way_3_bit' (10#1) [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Mux_2_way_3_bit.vhd:40]
INFO: [Synth 8-3491] module 'Mux_2_way_4_bit' declared at 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Mux_2_way_4_bit.vhd:34' bound to instance 'Mux_DataSelector' of component 'Mux_2_way_4_bit' [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:252]
INFO: [Synth 8-638] synthesizing module 'Mux_2_way_4_bit' [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Mux_2_way_4_bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_way_4_bit' (11#1) [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Mux_2_way_4_bit.vhd:41]
INFO: [Synth 8-3491] module 'Mux_8_way_4_bit' declared at 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Mux_8_way_4_bit.vhd:34' bound to instance 'Mux_ASU_In_A' of component 'Mux_8_way_4_bit' [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:261]
INFO: [Synth 8-638] synthesizing module 'Mux_8_way_4_bit' [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Mux_8_way_4_bit.vhd:48]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Mux_8_to_1.vhd:34' bound to instance 'bit_0_mux' of component 'Mux_8_to_1' [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Mux_8_way_4_bit.vhd:57]
INFO: [Synth 8-638] synthesizing module 'Mux_8_to_1' [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Mux_8_to_1.vhd:41]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Decoder_3_to_8.vhd:23' bound to instance 'Decoder_3_to_8_Mux' of component 'Decoder_3_to_8' [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Mux_8_to_1.vhd:52]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Decoder_3_to_8.vhd:29]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Decoder_3_to_8.vhd:41]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (12#1) [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Decoder_3_to_8.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (13#1) [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Decoder_3_to_8.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_to_1' (14#1) [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Mux_8_to_1.vhd:41]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Mux_8_to_1.vhd:34' bound to instance 'bit_1_mux' of component 'Mux_8_to_1' [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Mux_8_way_4_bit.vhd:71]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Mux_8_to_1.vhd:34' bound to instance 'bit_2_mux' of component 'Mux_8_to_1' [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Mux_8_way_4_bit.vhd:85]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Mux_8_to_1.vhd:34' bound to instance 'bit_3_mux' of component 'Mux_8_to_1' [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Mux_8_way_4_bit.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_way_4_bit' (15#1) [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Mux_8_way_4_bit.vhd:48]
INFO: [Synth 8-3491] module 'Mux_8_way_4_bit' declared at 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Mux_8_way_4_bit.vhd:34' bound to instance 'Mux_ASU_In_B' of component 'Mux_8_way_4_bit' [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:276]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Register_Bank.vhd:25' bound to instance 'Gen_Registers' of component 'Register_Bank' [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:291]
INFO: [Synth 8-638] synthesizing module 'Register_Bank' [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Register_Bank.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Decoder_3_to_8.vhd:23' bound to instance 'Decoder_3_to_8_0' of component 'Decoder_3_to_8' [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Register_Bank.vhd:58]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_0' of component 'Reg' [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Register_Bank.vhd:65]
INFO: [Synth 8-638] synthesizing module 'Reg' [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Reg.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Reg' (16#1) [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Reg.vhd:42]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_1' of component 'Reg' [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Register_Bank.vhd:74]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_2' of component 'Reg' [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Register_Bank.vhd:83]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_3' of component 'Reg' [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Register_Bank.vhd:92]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_4' of component 'Reg' [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Register_Bank.vhd:101]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_5' of component 'Reg' [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Register_Bank.vhd:110]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_6' of component 'Reg' [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Register_Bank.vhd:119]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_7' of component 'Reg' [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Register_Bank.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'Register_Bank' (17#1) [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Register_Bank.vhd:40]
INFO: [Synth 8-3491] module 'ASU_4' declared at 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/ASU_4.vhd:24' bound to instance 'ArithmeticUnit' of component 'ASU_4' [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:307]
INFO: [Synth 8-638] synthesizing module 'ASU_4' [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/ASU_4.vhd:34]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/ASU_4.vhd:54]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/ASU_4.vhd:63]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/ASU_4.vhd:72]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_3' of component 'FA' [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/ASU_4.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'ASU_4' (18#1) [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/ASU_4.vhd:34]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/LUT_16_7.vhd:35' bound to instance 'S7Segment' of component 'LUT_16_7' [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:318]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/LUT_16_7.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (19#1) [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/LUT_16_7.vhd:40]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg_0[0] with 1st driver pin 'CPU:/Gen_Registers/Q0[0]' [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:261]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg_0[0] with 2nd driver pin 'GND' [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:261]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Reg_0[0] is connected to constant driver, other driver is ignored [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:261]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg_0[1] with 1st driver pin 'CPU:/Gen_Registers/Q0[1]' [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:261]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg_0[1] with 2nd driver pin 'GND' [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:261]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Reg_0[1] is connected to constant driver, other driver is ignored [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:261]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg_0[2] with 1st driver pin 'CPU:/Gen_Registers/Q0[2]' [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:261]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg_0[2] with 2nd driver pin 'GND' [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:261]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Reg_0[2] is connected to constant driver, other driver is ignored [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:261]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg_0[3] with 1st driver pin 'CPU:/Gen_Registers/Q0[3]' [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:261]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg_0[3] with 2nd driver pin 'GND' [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:261]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Reg_0[3] is connected to constant driver, other driver is ignored [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:261]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg_0[0] with 1st driver pin 'CPU:/Gen_Registers/Q0[0]' [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:276]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg_0[0] with 2nd driver pin 'GND' [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:276]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Reg_0[0] is connected to constant driver, other driver is ignored [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:276]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg_0[1] with 1st driver pin 'CPU:/Gen_Registers/Q0[1]' [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:276]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg_0[1] with 2nd driver pin 'GND' [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:276]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Reg_0[1] is connected to constant driver, other driver is ignored [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:276]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg_0[2] with 1st driver pin 'CPU:/Gen_Registers/Q0[2]' [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:276]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg_0[2] with 2nd driver pin 'GND' [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:276]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Reg_0[2] is connected to constant driver, other driver is ignored [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:276]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg_0[3] with 1st driver pin 'CPU:/Gen_Registers/Q0[3]' [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:276]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg_0[3] with 2nd driver pin 'GND' [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:276]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Reg_0[3] is connected to constant driver, other driver is ignored [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:276]
INFO: [Synth 8-256] done synthesizing module 'CPU' (20#1) [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:33]
WARNING: [Synth 8-3917] design CPU has port Anode[3] driven by constant 1
WARNING: [Synth 8-3917] design CPU has port Anode[2] driven by constant 1
WARNING: [Synth 8-3917] design CPU has port Anode[1] driven by constant 1
WARNING: [Synth 8-3917] design CPU has port Anode[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1171.746 ; gain = 146.773
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1171.746 ; gain = 146.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1171.746 ; gain = 146.773
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/constrs_1/imports/project_1/Basys3Labs.xdc]
Finished Parsing XDC File [C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/constrs_1/imports/project_1/Basys3Labs.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1510.547 ; gain = 485.574
83 Infos, 4 Warnings, 24 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1510.547 ; gain = 485.574
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.runs/synth_1

launch_runs synth_1 -jobs 4
[Mon Jul 25 22:30:31 2022] Launched synth_1...
Run output will be captured here: C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Jul 25 22:31:19 2022] Launched impl_1...
Run output will be captured here: C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_CPU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Slow_Clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clk
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5e7eea775a9c42afb03844f16f0a4475 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.StartUp [startup_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramROM [programrom_default]
Compiling architecture behavioral of entity xil_defaultlib.ProCounter [procounter_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA [rca_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3_bit [adder_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_way_3_bit [mux_2_way_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_way_4_bit [mux_2_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_to_1 [mux_8_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_way_4_bit [mux_8_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.ASU_4 [asu_4_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.CPU [cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_cpu
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1513.684 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jul 25 22:33:10 2022...
