<?xml version="1.0" encoding="UTF-8"?>
<ip_inst>
    <header>
        <vendor>Pango</vendor>
        <id>051004</id>
        <display_name>HSST</display_name>
        <name>Titan2 HSSTHP</name>
        <version>1.8a</version>
        <instance>Transceiver_10G</instance>
        <family>Titan2</family>
        <device>PG2T390H</device>
        <package>FFBG900</package>
        <speedgrade>-6</speedgrade>
        <generator version="2023.2-SP1" build="147282">IP Compiler</generator>
    </header>
    <param_list>
        <param>
            <name>i_td_64b66b_32bit_2</name>
            <value>false</value>
        </param>
        <param>
            <name>i_td_8b10b_16bit_1</name>
            <value>false</value>
        </param>
        <param>
            <name>i_p_rx1_clk_fr_core</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH1_TCLK2FABRIC_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_TX_BRIDGE_GEAR_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>CH2_PRE_CURSOR_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_REG_HPLL_REFCLK_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH2_LPLL_LOCKDET_ITER</name>
            <value>0</value>
        </param>
        <param>
            <name>CH2_RXPCS_SKIP_REG3</name>
            <value>0</value>
        </param>
        <param>
            <name>i_tx_64b66b_ext_en_3</name>
            <value>false</value>
        </param>
        <param>
            <name>CH1_RXPCS_CTC</name>
            <item>Bypassed</item>
            <value>Bypassed</value>
        </param>
        <param>
            <name>PMA_CH0_REG_TX_PI_CUR_BUF</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_40bit_only_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH3_REG_RX_PIBUF_IC</name>
            <value>0</value>
        </param>
        <param>
            <name>i_rx_pcs_rst_0</name>
            <value>false</value>
        </param>
        <param>
            <name>CH1_RX_FABRIC_FEQ</name>
            <value>0.0000000000</value>
            <decimal>10</decimal>
        </param>
        <param>
            <name>CH2_RX_FIFO_EN</name>
            <value>true</value>
        </param>
        <param>
            <name>lane_pwr_rst_0</name>
            <value>false</value>
        </param>
        <param>
            <name>CH3_RXPMA_RTERM</name>
            <value>6</value>
        </param>
        <param>
            <name>PCS_CH0_COMMA_MASK_9_8</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_PCS_RCLK_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>o_rd_8b10b_8bit_0</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH1_BYPASS_COMMA_ALIGN</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_MIN_IFG</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH0_LPLL_FBDIV</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_GEAR_RCLK_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_CFG_APATTERN_STATUS_DELAY</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_RAPID_VMIN_1</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_RX_CODE_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_BRIDGE_PCS_RCLK_EN_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_CTC_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_rxpcs_slip_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH2_GEAR_TCLK_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_tx_beacon_en_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH0_CTC_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>TX_CHANNEL1_PLL</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH1_REG_ALG_SOFS_COUNTMAX_I_6_0</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH1_RXBRIDGE_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_20bit_only_0</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH3_RAPID_VMIN_1</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_SKIP_REG3_9_8</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_TX_GEAR_SPLIT</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_32bit_only_0</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH0_BRIDGE_RCLK_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>o_rd_8b10b_8bit_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH0_RXBRG_RADDR_START</name>
            <value>0</value>
        </param>
        <param>
            <name>i_rx_pcs_rst_2</name>
            <value>false</value>
        </param>
        <param>
            <name>CH3_TX_RATE_CHANGE_ON_PORT_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>i_p_tx_data_sel_3</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH1_SKIP_REG1_7_0</name>
            <value>0</value>
        </param>
        <param>
            <name>TX3_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH3_SKIP_REG3_9_8</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH1_SKIP_REG3_9_8</name>
            <value>0</value>
        </param>
        <param>
            <name>CH0_POST_CURSOR_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH1_TX_BYPASS_ENC</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_RXBRG_WADDR_START</name>
            <value>0</value>
        </param>
        <param>
            <name>tx_pwr_rst_3</name>
            <value>false</value>
        </param>
        <param>
            <name>o_rd_16bit_only_2</name>
            <value>false</value>
        </param>
        <param>
            <name>i_p_tx1_clk_fr_core</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH3_GEAR_RCLK_EN_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>i_hpll_wtchdg_clr</name>
            <value>true</value>
        </param>
        <param>
            <name>PCS_CH2_CTC_MODE_RD_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>CH1_RX_PLL_SEL</name>
            <item>HPLL</item>
            <item>LPLL</item>
            <value>HPLL</value>
        </param>
        <param>
            <name>CH3_RXPCS_COMMA_MASK</name>
            <value>0</value>
        </param>
        <param>
            <name>lane_pwr_rst_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH0_GEAR_TCLK_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_GE_AUTO_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_TX_BYPASS_ENC</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_TX_BRIDGE_CLK_POLINV</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH3_REG_RX_DCC_IC_RX</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_RCLK2FABRIC_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_lx_deemp_ctl_0</name>
            <value>false</value>
        </param>
        <param>
            <name>refclk_change_sync_en</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH0_REG_RX_BUSWIDTH</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_8b10b_64bit_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH1_REG_TX_RES_CAL_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH3_REG_CDR_INT_GAIN_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_PMA_TX2RX_SLOOP_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_tdata_1</name>
            <value>false</value>
        </param>
        <param>
            <name>TX0_EN</name>
            <value>true</value>
        </param>
        <param>
            <name>PMA_CH2_REG_TX_CFG_PRE</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_64b66b_caui_32bit_0</name>
            <value>false</value>
        </param>
        <param>
            <name>i_p_rx_polarity_invert_1</name>
            <value>false</value>
        </param>
        <param>
            <name>CH3_RXPCS_SLIP_TRI_MODE</name>
            <value>BOTH</value>
        </param>
        <param>
            <name>CH0_INNER_TDATA_WIDTH</name>
            <item>32</item>
            <value>32</value>
        </param>
        <param>
            <name>PMA_CH1_REG_TX_SYNC_NEW_OW</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_rxpcs_slip_2</name>
            <value>false</value>
        </param>
        <param>
            <name>CH1_RXPCS_SLIP_TRI_MODE</name>
            <value>BOTH</value>
        </param>
        <param>
            <name>o_rd_10bit_only_0</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH3_ANA_RX_REG_O_77_70</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH1_RXBRG_RADDR_START</name>
            <value>0</value>
        </param>
        <param>
            <name>LPLL3_FRQ_INDEX</name>
            <item>0</item>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_CTC_AEMPTY</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH1_APATTERN_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH1_BYPASS_WORD_ALIGN</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_lx_deemp_ctl_3</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH3_BYPASS_COMMA_ALIGN</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_CEB_RAPIDLS_MMAX</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH2_REG_TX_RATE</name>
            <value>0</value>
        </param>
        <param>
            <name>o_rd_64b67b_16bit_3</name>
            <value>false</value>
        </param>
        <param>
            <name>LPLL2_FRQ_INDEX</name>
            <item>0</item>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH1_CEB_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_lane_sync_0</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH2_REG_TX_SYNC_NEW_OW</name>
            <value>0</value>
        </param>
        <param>
            <name>lpll_st_1</name>
            <value>false</value>
        </param>
        <param>
            <name>CH3_RXPCS_A_REG0</name>
            <item>01111100</item>
            <value>01111100</value>
        </param>
        <param>
            <name>CH1_TX_SYNC_PORT_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>o_rd_128b130b_64bit_0</name>
            <value>false</value>
        </param>
        <param>
            <name>CHANNEL3_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH1_PCS_RCLK_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_64b66b_caui_32bit_2</name>
            <value>false</value>
        </param>
        <param>
            <name>i_pll_lock_rx_3</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH0_REG_TX_BUSWIDTH_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_64b66b_64bit_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH0_REG_RX_EQ1_C_SET_FB</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_8b10b_16bit_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH2_BYPASS_WORD_ALIGN</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH3_REG_TX_CFG_POST2</name>
            <value>0</value>
        </param>
        <param>
            <name>o_rxlane_done_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_REG_HPLL_FBDIV0</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH0_LPLL_LOCKDET_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_64b67b_64bit_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH2_REG_RXCLK_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_SKIP_REG0_7_0</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH1_BYPASS_BONDING</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH1_TO_FABRIC_CLK_DIV_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>o_rd_64b66b_64bit_2</name>
            <value>false</value>
        </param>
        <param>
            <name>i_td_64b66b_64bit_0</name>
            <value>true</value>
        </param>
        <param>
            <name>PMA_CH1_REG_TX_CFG_POST2</name>
            <value>0</value>
        </param>
        <param>
            <name>CH2_POST2_CURSOR_EMPHASIS</name>
            <value>0</value>
        </param>
        <param>
            <name>o_rd_64b66b_caui_64bit_2</name>
            <value>false</value>
        </param>
        <param>
            <name>i_p_refckn_p_0</name>
            <value>true</value>
        </param>
        <param>
            <name>CH0_PRE_CURSOR_EMPHASIS</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH0_ANA_RX_REG_O_93_86</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_64b67b_64bit_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH0_TO_FABRIC_CLK_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>i_rx_rate_chng_1</name>
            <value>false</value>
        </param>
        <param>
            <name>i_p_tx_data_sel_1</name>
            <value>false</value>
        </param>
        <param>
            <name>i_p_l1_rxn_p</name>
            <value>false</value>
        </param>
        <param>
            <name>LPLL3_VCO</name>
            <value>2400.0000000000</value>
            <decimal>10</decimal>
        </param>
        <param>
            <name>P_LX_TX_CKDIV_3</name>
            <value>0</value>
        </param>
        <param>
            <name>o_rd_10bit_only_2</name>
            <value>false</value>
        </param>
        <param>
            <name>o_p_clk2core_rx_1</name>
            <value>false</value>
        </param>
        <param>
            <name>i_td_40bit_only_3</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH3_REG_CFG_POST</name>
            <value>0</value>
        </param>
        <param>
            <name>FREE_FRQ</name>
            <value>50.0000</value>
            <decimal>4</decimal>
        </param>
        <param>
            <name>PCS_CH2_BYPASS_GEAR_RRSTN</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH1_REG_RX_DCC_IC_RX</name>
            <value>0</value>
        </param>
        <param>
            <name>o_rd_64b66b_32bit_3</name>
            <value>false</value>
        </param>
        <param>
            <name>i_p_tdata_0</name>
            <value>true</value>
        </param>
        <param>
            <name>i_td_8b10b_16bit_3</name>
            <value>false</value>
        </param>
        <param>
            <name>i_td_40bit_only_2</name>
            <value>false</value>
        </param>
        <param>
            <name>CH3_RXPCS_SKIP_REG3</name>
            <value>0</value>
        </param>
        <param>
            <name>i_pll_lock_rx_0</name>
            <value>false</value>
        </param>
        <param>
            <name>i_p_tx_beacon_en_1</name>
            <value>false</value>
        </param>
        <param>
            <name>o_rd_64b66b_16bit_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH3_RXBU_WIDER_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_BYPASS_BRIDGE_RRSTN</name>
            <value>0</value>
        </param>
        <param>
            <name>CH3_MULT_LANE_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>CH1_PROTOCOL</name>
            <item>CUSTOMERIZEDx1</item>
            <value>CUSTOMERIZEDx1</value>
        </param>
        <param>
            <name>PMA_CH3_REG_CDR_PROP_GAN_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_RXBRG_END_PACKET_7_0</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH1_REG_CDR_INT_GAIN_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>CH2_RX_ENABLE</name>
            <value>0</value>
        </param>
        <param>
            <name>o_rd_8bit_only_2</name>
            <value>false</value>
        </param>
        <param>
            <name>i_td_20bit_only_3</name>
            <value>false</value>
        </param>
        <param>
            <name>CH0_4BYTE_ALIGN_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>i_lpll_wtchdg_clr_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH3_CLK2ALIGNER_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>LPLL0_REF_SEL</name>
            <value>Diff_REFCK0</value>
        </param>
        <param>
            <name>CH1_EN</name>
            <value>DISABLE</value>
        </param>
        <param>
            <name>CH2_RXPCS_A_REG1</name>
            <item>01111100</item>
            <value>01111100</value>
        </param>
        <param>
            <name>i_pll_lock_rx_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH2_RX_DATA_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>TX_CHANNEL3_PLL</name>
            <value>0</value>
        </param>
        <param>
            <name>o_rd_64b67b_32bit_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH1_COMMA_REG1_7_0</name>
            <value>0</value>
        </param>
        <param>
            <name>CH3_TX_DLY_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH1_SKIP_REG2_9_8</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH1_RAPID_IMAX</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_CFG_CONTI_SKP_SET</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_8b10b_32bit_0</name>
            <value>false</value>
        </param>
        <param>
            <name>o_rd_64b66b_32bit_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH0_REG_RX_DCC_IC_RX</name>
            <value>0</value>
        </param>
        <param>
            <name>LPLL3_M</name>
            <value>1</value>
        </param>
        <param>
            <name>PCS_CH0_RX_BYPASS_GEAR</name>
            <value>0</value>
        </param>
        <param>
            <name>HPLL_EN</name>
            <value>true</value>
        </param>
        <param>
            <name>CH1_RXPCS_SKIP_REG2</name>
            <value>0</value>
        </param>
        <param>
            <name>o_rd_64b66b_caui_64bit_3</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH3_CFG_APATTERN_STATUS_DELAY</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_64b66b_caui_64bit_0</name>
            <value>false</value>
        </param>
        <param>
            <name>o_p_clk2core_rx_0</name>
            <value>true</value>
        </param>
        <param>
            <name>o_rd_64b67b_16bit_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH1_REG_ALG_SOFS_SKIP_I</name>
            <value>0</value>
        </param>
        <param>
            <name>o_p_lx_sigdet_sta_0</name>
            <value>true</value>
        </param>
        <param>
            <name>o_rd_8b10b_16bit_0</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH2_RXBRG_END_PACKET_7_0</name>
            <value>0</value>
        </param>
        <param>
            <name>i_rx_8b10b_ext_en_2</name>
            <value>false</value>
        </param>
        <param>
            <name>CH1_RX_DLY_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>i_td_128b130b_64bit_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH2_LPLL_REFDIV</name>
            <value>0</value>
        </param>
        <param>
            <name>o_p_pcs_rx_mcb_status_3</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH1_RXBRIDGE_GEAR_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>CH0_RX_MULT_LANE_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_WL_FIFO_RD</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_SKIP_REG3_7_0</name>
            <value>0</value>
        </param>
        <param>
            <name>CH0_RXPCS_SKIP_REG1</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_SKIP_REG3_7_0</name>
            <value>0</value>
        </param>
        <param>
            <name>LPLL1_N1</name>
            <value>4</value>
        </param>
        <param>
            <name>o_rd_128b130b_32bit_0</name>
            <value>false</value>
        </param>
        <param>
            <name>o_tx_ckdiv_done_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH0_RAPID_VMIN_1</name>
            <value>0</value>
        </param>
        <param>
            <name>o_rd_128b130b_32bit_3</name>
            <value>false</value>
        </param>
        <param>
            <name>CH0_TX_RES_SEL</name>
            <value>100OHM</value>
        </param>
        <param>
            <name>o_rd_10bit_only_1</name>
            <value>false</value>
        </param>
        <param>
            <name>i_td_64b67b_16bit_3</name>
            <value>false</value>
        </param>
        <param>
            <name>TX2_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH0_SKIP_REG1_7_0</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH1_CTC_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH1_LPLL_LOCKDET_ITER</name>
            <value>0</value>
        </param>
        <param>
            <name>i_bond_wtchdg_clr</name>
            <value>false</value>
        </param>
        <param>
            <name>CH0_RXPCS_ALIGN</name>
            <item>GE_MODE</item>
            <item>XAUI_MODE</item>
            <item>RAPIDIO_MODE</item>
            <item>CUSTOMERIZED_MODE</item>
            <item>Bypassed</item>
            <value>Bypassed</value>
        </param>
        <param>
            <name>PCS_CH1_TX_ENCODER_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_RXBRG_RADDR_START</name>
            <value>0</value>
        </param>
        <param>
            <name>CH1_RX_DECODER</name>
            <value>Bypassed</value>
        </param>
        <param>
            <name>CH2_TX_PLL_SEL</name>
            <item>HPLL</item>
            <item>LPLL</item>
            <value>HPLL</value>
        </param>
        <param>
            <name>CH1_RXPCS_COMMA_MASK</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_8b10b_8bit_3</name>
            <value>false</value>
        </param>
        <param>
            <name>i_tx_pma_rst_0</name>
            <value>false</value>
        </param>
        <param>
            <name>o_rd_64b66b_16bit_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH3_LPLL_LOCKDET_ITER</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_PMA_TX2RX_SLOOP_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_CTC_MODE_WR_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_TX_DATA_WIDTH_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>CH2_TX_DLY_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>i_td_32bit_only_2</name>
            <value>false</value>
        </param>
        <param>
            <name>o_rd_8b10b_16bit_3</name>
            <value>false</value>
        </param>
        <param>
            <name>i_td_64b66b_caui_64bit_3</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH2_CFG_CONTI_SKP_SET</name>
            <value>0</value>
        </param>
        <param>
            <name>CH3_TX_RES_SEL</name>
            <value>FROM_RES_CAL</value>
        </param>
        <param>
            <name>PMA_CH0_REG_RX_SIGDET_VTH</name>
            <value>72MV</value>
        </param>
        <param>
            <name>CH2_RX_RATE</name>
            <value>0.000000000</value>
            <decimal>9</decimal>
        </param>
        <param>
            <name>o_p_lx_sigdet_sta_1</name>
            <value>false</value>
        </param>
        <param>
            <name>i_p_pcs_word_align_en_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH3_REG_RX_EQ1_C_SET_FB</name>
            <value>0</value>
        </param>
        <param>
            <name>o_p_l2_txn_p</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_ANA_COM_REG_145_144</name>
            <value>0</value>
        </param>
        <param>
            <name>CH0_POST1_CURSOR_EMPHASIS</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH1_COMMA_REG0_7_0</name>
            <value>0</value>
        </param>
        <param>
            <name>LX_RX_CKDIV_2</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_lx_rx_ckdiv_0</name>
            <value>false</value>
        </param>
        <param>
            <name>i_p_rx2_clk_fr_core</name>
            <value>false</value>
        </param>
        <param>
            <name>i_td_64b66b_caui_64bit_2</name>
            <value>false</value>
        </param>
        <param>
            <name>i_p_lpll_rst_3</name>
            <value>false</value>
        </param>
        <param>
            <name>CH0_TX_ENABLE</name>
            <value>0</value>
        </param>
        <param>
            <name>i_tx_pma_rst_2</name>
            <value>false</value>
        </param>
        <param>
            <name>o_p_l3_txn_p</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH1_BYPASS_GEAR_RRSTN</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_BYPASS_WORD_ALIGN</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_REG_PLL_LOCKDET_FBCT</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH1_REG_RX_RES_TRIM_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_REG_HPLL_PD</name>
            <value>0</value>
        </param>
        <param>
            <name>P_TX_RATE_3</name>
            <value>8</value>
        </param>
        <param>
            <name>CH3_PROTOCOL</name>
            <item>CUSTOMERIZEDx1</item>
            <value>CUSTOMERIZEDx1</value>
        </param>
        <param>
            <name>PCS_CH3_RXBRG_RADDR_START</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_REG_LANE3_PLL_REFCLK_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>TX_CHANNEL0_PLL</name>
            <value>0</value>
        </param>
        <param>
            <name>CH1_RXPCS_COMMA_SEL</name>
            <item>K28.5</item>
            <value>K28.5</value>
        </param>
        <param>
            <name>CHANNEL1_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>o_rd_8b10b_32bit_0</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH1_GE_AUTO_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_SKIP_REG0_9_8</name>
            <value>0</value>
        </param>
        <param>
            <name>CH1_RXPCS_SKIP_REG3</name>
            <value>0</value>
        </param>
        <param>
            <name>HPLL_N1</name>
            <value>66</value>
        </param>
        <param>
            <name>PMA_CH1_LPLL_LOCKDET_FBCT</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_10bit_only_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH1_WL_FIFO_RD</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_rx_highz_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH1_COMMA_REG0_9_8</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_rx1_clk2_fr_core</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH1_RAPID_VMIN_2</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_CEB_DETECT_TIME</name>
            <value>0</value>
        </param>
        <param>
            <name>i_lpll_wtchdg_clr_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH3_CFG_CONTI_SKP_SET</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_CTC_AFULL</name>
            <value>0</value>
        </param>
        <param>
            <name>i_debug_bus_0</name>
            <value>true</value>
        </param>
        <param>
            <name>i_p_rate_change_tclk_on_0</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH1_REG_RX_PIBUF_IC</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH1_REG_PMA_RX2TX_PLOOP_FIFOEN</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_tx_beacon_en_0</name>
            <value>false</value>
        </param>
        <param>
            <name>o_rd_8b10b_16bit_2</name>
            <value>false</value>
        </param>
        <param>
            <name>i_td_64b67b_32bit_0</name>
            <value>false</value>
        </param>
        <param>
            <name>o_rx_ckdiv_done_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH0_PCS_RCLK_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_lpll_rst_0</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH0_GEAR_RCLK_EN_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_pll_tx_sel_1</name>
            <value>false</value>
        </param>
        <param>
            <name>LPLL2_REF_SEL</name>
            <value>Diff_REFCK0</value>
        </param>
        <param>
            <name>CH0_RX_FABRIC_FEQ</name>
            <value>161.1328125000</value>
            <decimal>10</decimal>
        </param>
        <param>
            <name>i_td_128b130b_64bit_0</name>
            <value>false</value>
        </param>
        <param>
            <name>i_debug_bus_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH0_PCS_RCLK_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>LX_RX_CKDIV_3</name>
            <value>0</value>
        </param>
        <param>
            <name>CH1_RXPCS_SKIP_REG1</name>
            <value>0</value>
        </param>
        <param>
            <name>o_rd_64b66b_64bit_0</name>
            <value>true</value>
        </param>
        <param>
            <name>i_p_rx0_clk2_fr_core</name>
            <value>false</value>
        </param>
        <param>
            <name>i_p_lx_rxdct_en_0</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH3_REG_ALG_SOFS_WINCOUNTMAX_I_7_0</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH2_REG_TX_SYNC_NEW</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH1_REG_TX_RATE</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_A_REG0_8</name>
            <value>0</value>
        </param>
        <param>
            <name>CH2_RX_FABRIC_FEQ</name>
            <value>0.0000000000</value>
            <decimal>10</decimal>
        </param>
        <param>
            <name>PCS_CH1_RCLK2FABRIC_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_64b67b_32bit_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH0_RAPID_IMAX</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH3_REG_TXCLK_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_IFG_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>o_p_rdata_0</name>
            <value>true</value>
        </param>
        <param>
            <name>CH0_RX_DLY_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>i_td_128b130b_64bit_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH0_REG_RXCLK_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>CH0_RX_PLL_SEL</name>
            <item>HPLL</item>
            <item>LPLL</item>
            <value>HPLL</value>
        </param>
        <param>
            <name>i_p_tx0_clk2_fr_core</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH2_REG_RX_PIBUF_IC</name>
            <value>0</value>
        </param>
        <param>
            <name>CH3_4BYTE_ALIGN_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>i_rx_64b66b_ext_en_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH3_CTC_ADD_MAX</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH1_REG_TX_CFG_PRE</name>
            <value>0</value>
        </param>
        <param>
            <name>i_rx_64b66b_ext_en_0</name>
            <value>false</value>
        </param>
        <param>
            <name>i_lpll_wtchdg_clr_0</name>
            <value>false</value>
        </param>
        <param>
            <name>i_rx_pma_rst_1</name>
            <value>false</value>
        </param>
        <param>
            <name>CH3_TX_SYNC_PORT_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH2_TCLK2FABRIC_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_pll_tx_sel_3</name>
            <value>false</value>
        </param>
        <param>
            <name>o_rd_8b10b_64bit_3</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH0_CEB_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_tx1_clk2_fr_core</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH3_REG_RATE_CHANGE_TXPCLK_ON_OW</name>
            <value>0</value>
        </param>
        <param>
            <name>i_hssthp_rst_dbg_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH1_REG_RX_SIGDET_VTH</name>
            <value>72MV</value>
        </param>
        <param>
            <name>PMA_CH3_REG_PD_PRE</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_64b67b_16bit_0</name>
            <value>false</value>
        </param>
        <param>
            <name>o_rd_10bit_only_3</name>
            <value>false</value>
        </param>
        <param>
            <name>CH1_POST_CURSOR_EMPHASIS</name>
            <value>0</value>
        </param>
        <param>
            <name>o_rd_64bit_only_2</name>
            <value>false</value>
        </param>
        <param>
            <name>i_td_64b67b_32bit_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH0_ANA_RX_REG_O_77_70</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_TO_FABRIC_CLK_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>i_txlane_rst_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH3_CTC_MODE_WR_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_COMMA_REG1_9_8</name>
            <value>0</value>
        </param>
        <param>
            <name>CH3_TX_ENCODER</name>
            <value>Bypassed</value>
        </param>
        <param>
            <name>i_td_64b67b_16bit_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH0_REG_RATE_CHANGE_TXPCLK_ON</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH1_SKIP_REG1_9_8</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH0_REG_RX_RATE</name>
            <value>0</value>
        </param>
        <param>
            <name>P_LX_TX_CKDIV_1</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_lx_deemp_ctl_1</name>
            <value>false</value>
        </param>
        <param>
            <name>i_tx_pma_rst_1</name>
            <value>false</value>
        </param>
        <param>
            <name>i_td_8b10b_8bit_0</name>
            <value>false</value>
        </param>
        <param>
            <name>i_p_rx0_clk_fr_core</name>
            <value>true</value>
        </param>
        <param>
            <name>PCS_CH2_SKIP_REG2_7_0</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_16bit_only_3</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH2_WR_START_GAP</name>
            <value>0</value>
        </param>
        <param>
            <name>o_p_lpll_lock_3</name>
            <value>false</value>
        </param>
        <param>
            <name>i_pll_lock_rx_1</name>
            <value>false</value>
        </param>
        <param>
            <name>LPLL0_N2</name>
            <value>5</value>
        </param>
        <param>
            <name>PCS_CH0_COMMA_REG1_7_0</name>
            <value>0</value>
        </param>
        <param>
            <name>CH2_RXPCS_BONDING</name>
            <value>Bypassed</value>
        </param>
        <param>
            <name>CH2_RXPMA_RTERM</name>
            <value>6</value>
        </param>
        <param>
            <name>PMA_CH3_REG_RX_RATE</name>
            <value>0</value>
        </param>
        <param>
            <name>CH0_TX_ENCODER</name>
            <value>64B66B_transparent</value>
        </param>
        <param>
            <name>PMA_CH2_ANA_RX_REG_O_77_70</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH1_BYPASS_BOND</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_TCLK2ALIGNER_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_64bit_only_3</name>
            <value>false</value>
        </param>
        <param>
            <name>o_p_clk2core_tx_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH2_COMMA_MASK_7_0</name>
            <value>0</value>
        </param>
        <param>
            <name>i_rx_8b10b_ext_en_0</name>
            <value>false</value>
        </param>
        <param>
            <name>CH1_INNER_TDATA_WIDTH</name>
            <item>20</item>
            <value>20</value>
        </param>
        <param>
            <name>PMA_CH0_REG_RX_RES_TRIM_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_GEAR_RCLK_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_BYPASS_CTC</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_TX_BRIDGE_TCLK_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_TX_BYPASS_BRIDGE_UINT</name>
            <value>0</value>
        </param>
        <param>
            <name>CH0_POST_CURSOR_EMPHASIS</name>
            <value>0</value>
        </param>
        <param>
            <name>o_p_lpll_lock_0</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH1_BRIDGE_PCS_RCLK_EN_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>LPLL0_REF_FRQ</name>
            <value>330.0000000000</value>
            <decimal>10</decimal>
        </param>
        <param>
            <name>i_p_rx_highz_2</name>
            <value>false</value>
        </param>
        <param>
            <name>o_p_l0_txn_p</name>
            <value>true</value>
        </param>
        <param>
            <name>i_rx_pma_rst_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH1_CEB_RAPIDLS_MMAX</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_lx_amp_ctl_3</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH0_TX_BYPASS_GEAR</name>
            <value>0</value>
        </param>
        <param>
            <name>CH0_RX_ENABLE</name>
            <value>0</value>
        </param>
        <param>
            <name>LPLL2_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH0_REG_ALG_SOFS_WINCOUNTMAX_I_7_0</name>
            <value>0</value>
        </param>
        <param>
            <name>i_tx_64b66b_ext_en_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH2_BYPASS_BONDING</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH1_LPLL_REFDIV</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH2_REG_TX_PI_CUR_BUF</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH2_REG_CDR_PROP_GAN_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_RX_CODE_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_TX_BYPASS_GEAR</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_8b10b_16bit_0</name>
            <value>false</value>
        </param>
        <param>
            <name>CH0_RXPCS_BONDING</name>
            <value>Bypassed</value>
        </param>
        <param>
            <name>o_rd_8b10b_64bit_1</name>
            <value>false</value>
        </param>
        <param>
            <name>CH2_RX_RES_SEL</name>
            <value>FROM_RES_CAL</value>
        </param>
        <param>
            <name>PMA_CH3_REG_TX_BUSWIDTH_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>i_tx_8b10b_ext_en_1</name>
            <value>false</value>
        </param>
        <param>
            <name>CH1_RXPMA_EQ_MODE</name>
            <value>LEQ</value>
        </param>
        <param>
            <name>i_p_rx_polarity_invert_3</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH3_SKIP_REG2_9_8</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_pcs_word_align_en_3</name>
            <value>false</value>
        </param>
        <param>
            <name>o_p_lx_cdr_align_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH2_PCS_TCLK_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>CH1_TX_RATE</name>
            <value>0.000000000</value>
            <decimal>9</decimal>
        </param>
        <param>
            <name>CH3_RX_PLL_SEL</name>
            <item>HPLL</item>
            <item>LPLL</item>
            <value>HPLL</value>
        </param>
        <param>
            <name>i_pll_lock_tx_3</name>
            <value>false</value>
        </param>
        <param>
            <name>i_td_8b10b_64bit_0</name>
            <value>false</value>
        </param>
        <param>
            <name>CH1_TX_PLL_SEL</name>
            <item>HPLL</item>
            <item>LPLL</item>
            <value>HPLL</value>
        </param>
        <param>
            <name>o_rx_ckdiv_done_0</name>
            <value>false</value>
        </param>
        <param>
            <name>CH2_TX_RATE_CHANGE_ON_PORT_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>o_rx_ckdiv_done_3</name>
            <value>false</value>
        </param>
        <param>
            <name>CH3_TDATA_WIDTH</name>
            <item>8</item>
            <item>10</item>
            <item>16</item>
            <item>20</item>
            <item>32</item>
            <item>40</item>
            <item>64</item>
            <item>80</item>
            <value>20</value>
        </param>
        <param>
            <name>PCS_CH3_RXBRIDGE_GEAR_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH1_A_REG1_7_0</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_64b66b_32bit_1</name>
            <value>false</value>
        </param>
        <param>
            <name>CH0_RX_DECODER</name>
            <value>64B66B_transparent</value>
        </param>
        <param>
            <name>i_p_rx_polarity_invert_0</name>
            <value>false</value>
        </param>
        <param>
            <name>i_p_l3_rxn_p</name>
            <value>false</value>
        </param>
        <param>
            <name>tx_pwr_rst_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH2_REG_ALG_SOFS_WINCOUNTMAX_I_11_8</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_BYPASS_BONDING</name>
            <value>0</value>
        </param>
        <param>
            <name>LPLL0_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH0_REG_TX_PD_POST</name>
            <value>0</value>
        </param>
        <param>
            <name>CH3_PRE_CURSOR_EMPHASIS</name>
            <value>0</value>
        </param>
        <param>
            <name>o_rd_64b66b_64bit_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH0_REG_RATE_CHANGE_TXPCLK_ON_OW</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH0_REG_ALG_SOFS_SKIP_I</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_REG_PLL_LOCKDET_REFCT_0</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_64b66b_16bit_3</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH3_RXBRIDGE_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH3_LPLL_LOCKDET_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>i_lpll_rst_2</name>
            <value>false</value>
        </param>
        <param>
            <name>o_rd_32bit_only_2</name>
            <value>false</value>
        </param>
        <param>
            <name>i_p_pll_ref_clk_0</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH2_REG_TX_CFG_POST2</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_64b67b_32bit_3</name>
            <value>false</value>
        </param>
        <param>
            <name>CH1_POST1_CURSOR_EMPHASIS</name>
            <value>0</value>
        </param>
        <param>
            <name>CH3_PROTOCOL_DEFAULT</name>
            <value>false</value>
        </param>
        <param>
            <name>CH2_MULT_LANE_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_BYPASS_COMMA_ALIGN</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_64b66b_32bit_0</name>
            <value>false</value>
        </param>
        <param>
            <name>i_p_lx_amp_ctl_1</name>
            <value>false</value>
        </param>
        <param>
            <name>i_td_8bit_only_1</name>
            <value>false</value>
        </param>
        <param>
            <name>CHANNEL2_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_20bit_only_1</name>
            <value>false</value>
        </param>
        <param>
            <name>i_hpll_rst</name>
            <value>true</value>
        </param>
        <param>
            <name>i_tx_pma_rst_3</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH0_CTC_MAX_DEL</name>
            <value>0</value>
        </param>
        <param>
            <name>o_rd_64b67b_32bit_0</name>
            <value>false</value>
        </param>
        <param>
            <name>LX_RX_CKDIV_1</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH3_REG_TX_PRBS_GEN_WIDTH_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>CH0_RXPCS_SKIP_REG3</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH1_CEB_DETECT_TIME</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_APATTERN_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>CH0_RDATA_WIDTH</name>
            <item>32</item>
            <item>64</item>
            <value>64</value>
        </param>
        <param>
            <name>CH2_RXPMA_EQ_MODE</name>
            <value>LEQ</value>
        </param>
        <param>
            <name>i_p_tdata_3</name>
            <value>false</value>
        </param>
        <param>
            <name>CH2_PROTOCOL</name>
            <item>CUSTOMERIZEDx1</item>
            <value>CUSTOMERIZEDx1</value>
        </param>
        <param>
            <name>o_rd_80bit_only_1</name>
            <value>false</value>
        </param>
        <param>
            <name>o_p_pcs_lsm_synced_1</name>
            <value>false</value>
        </param>
        <param>
            <name>LPLL0_N1</name>
            <value>4</value>
        </param>
        <param>
            <name>i_rx_pcs_rst_3</name>
            <value>false</value>
        </param>
        <param>
            <name>refclk_change_en</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH1_TX_BYPASS_BRIDGE_UINT</name>
            <value>0</value>
        </param>
        <param>
            <name>CH2_EN</name>
            <value>DISABLE</value>
        </param>
        <param>
            <name>PMA_CH3_LPLL_POWERUP</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_SKIP_REG1_9_8</name>
            <value>0</value>
        </param>
        <param>
            <name>o_rd_64b66b_caui_32bit_3</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH0_CTC_AFULL</name>
            <value>0</value>
        </param>
        <param>
            <name>CH0_RX_FIFO_EN</name>
            <value>true</value>
        </param>
        <param>
            <name>PCS_CH0_GE_AUTO_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>CH1_RXPCS_ALIGN_TIMER</name>
            <value>65535</value>
        </param>
        <param>
            <name>PCS_CH2_TCLK2FABRIC_DIV_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>INNER_RST_EN</name>
            <value>true</value>
        </param>
        <param>
            <name>PCS_CH3_RCLK2FABRIC_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH1_REG_CFG_POST</name>
            <value>0</value>
        </param>
        <param>
            <name>CH2_INNER_TDATA_WIDTH</name>
            <item>20</item>
            <value>20</value>
        </param>
        <param>
            <name>i_txlane_rst_0</name>
            <value>false</value>
        </param>
        <param>
            <name>i_rxlane_rst_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH1_REG_TX_PI_CUR_BUF</name>
            <value>0</value>
        </param>
        <param>
            <name>CH2_TX_MULT_LANE_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>LPLL2_N2</name>
            <value>5</value>
        </param>
        <param>
            <name>PMA_CH0_ANA_RX_REG_O_61_55</name>
            <value>0</value>
        </param>
        <param>
            <name>CH3_RXPCS_A_MODE</name>
            <item>1BYTE</item>
            <value>1BYTE</value>
        </param>
        <param>
            <name>CH1_PRE_CURSOR_EMPHASIS</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_REG_HSST_LAST_REFCLK1_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>o_rd_40bit_only_1</name>
            <value>false</value>
        </param>
        <param>
            <name>CH0_RXPMA_EQ_MODE</name>
            <value>LEQ</value>
        </param>
        <param>
            <name>PMA_CH3_REG_RX_RES_TRIM_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_CEB_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>CH0_RXPMA_RTERM</name>
            <value>6</value>
        </param>
        <param>
            <name>PCS_CH2_SKIP_REG1_7_0</name>
            <value>0</value>
        </param>
        <param>
            <name>CH2_RX_DECODER</name>
            <value>Bypassed</value>
        </param>
        <param>
            <name>o_p_rdata_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH2_REG_PMA_RX2TX_PLOOP_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_128b130b_32bit_0</name>
            <value>false</value>
        </param>
        <param>
            <name>CH3_RXPCS_ALIGN</name>
            <item>GE_MODE</item>
            <item>XAUI_MODE</item>
            <item>RAPIDIO_MODE</item>
            <item>CUSTOMERIZED_MODE</item>
            <item>FOUR_BYTE_ALIGN_MODE</item>
            <item>Bypassed</item>
            <value>Bypassed</value>
        </param>
        <param>
            <name>PMA_CH0_REG_PD_PRE</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH1_REG_ALG_SOFS_COUNTMAX_I_14_7</name>
            <value>0</value>
        </param>
        <param>
            <name>CH1_RXPCS_COMMA_REG0</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_tx0_clk_fr_core</name>
            <value>true</value>
        </param>
        <param>
            <name>i_p_tx2_clk2_fr_core</name>
            <value>false</value>
        </param>
        <param>
            <name>o_rd_8b10b_32bit_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH1_RAPID_VMIN_1</name>
            <value>0</value>
        </param>
        <param>
            <name>i_tx_64b66b_ext_en_0</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH1_REG_TX_BUSWIDTH_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>i_hssthp_rst_dbg_0</name>
            <value>true</value>
        </param>
        <param>
            <name>i_lpll_rst_3</name>
            <value>false</value>
        </param>
        <param>
            <name>i_td_64b67b_64bit_0</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH0_REG_CFG_POST</name>
            <value>0</value>
        </param>
        <param>
            <name>o_rd_8bit_only_1</name>
            <value>false</value>
        </param>
        <param>
            <name>o_rd_20bit_only_2</name>
            <value>false</value>
        </param>
        <param>
            <name>LPLL2_M</name>
            <value>1</value>
        </param>
        <param>
            <name>PMA_ANA_COM_REG_142</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_RAPID_VMIN_2</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_64bit_only_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH2_CEB_RAPIDLS_MMAX</name>
            <value>0</value>
        </param>
        <param>
            <name>HPLL_OUT</name>
            <value>5156.2500000000</value>
            <decimal>10</decimal>
        </param>
        <param>
            <name>o_rd_16bit_only_3</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH2_REG_RX_SIGDET_VTH</name>
            <value>72MV</value>
        </param>
        <param>
            <name>PCS_CH0_A_REG0_8</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_tx_data_sel_2</name>
            <value>false</value>
        </param>
        <param>
            <name>o_p_lx_sigdet_sta_3</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH0_REG_TX_PRBS_GEN_WIDTH_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>tx_pwr_rst_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH3_RX_DATA_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>o_rd_8b10b_32bit_3</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH2_PCS_RCLK_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>CH1_RXPCS_A_REG1</name>
            <item>01111100</item>
            <value>01111100</value>
        </param>
        <param>
            <name>i_p_tx_ckdiv_3</name>
            <value>false</value>
        </param>
        <param>
            <name>CH0_TX_RATE</name>
            <value>10.312500000</value>
            <decimal>9</decimal>
        </param>
        <param>
            <name>PCS_CH0_RX_DATA_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_lpllpowerdown_3</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH1_BYPASS_CTC</name>
            <value>0</value>
        </param>
        <param>
            <name>CH3_RX_FIFO_EN</name>
            <value>true</value>
        </param>
        <param>
            <name>P_TX_RATE_0</name>
            <value>1</value>
        </param>
        <param>
            <name>PCS_CH1_TCLK2FABRIC_DIV_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_REG_PMA_RX2TX_PLOOP_FIFOEN</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_RAPID_IMAX</name>
            <value>0</value>
        </param>
        <param>
            <name>CH3_RX_RATE</name>
            <value>0.000000000</value>
            <decimal>9</decimal>
        </param>
        <param>
            <name>PCS_CH1_COMMA_REG1_9_8</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_tx_ckdiv_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH0_WL_FIFO_RD</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_20bit_only_2</name>
            <value>false</value>
        </param>
        <param>
            <name>i_p_l2_rxn_p</name>
            <value>false</value>
        </param>
        <param>
            <name>i_p_rx3_clk2_fr_core</name>
            <value>false</value>
        </param>
        <param>
            <name>CH0_MULT_LANE_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>o_p_lpll_lock_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH0_REG_TX_RATE</name>
            <value>0</value>
        </param>
        <param>
            <name>i_pll_lock_tx_0</name>
            <value>false</value>
        </param>
        <param>
            <name>i_p_lx_rxdct_en_3</name>
            <value>false</value>
        </param>
        <param>
            <name>i_td_64b67b_64bit_3</name>
            <value>false</value>
        </param>
        <param>
            <name>i_txlane_rst_3</name>
            <value>false</value>
        </param>
        <param>
            <name>CH2_PROTOCOL_DEFAULT</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH1_REG_PD_PRE</name>
            <value>0</value>
        </param>
        <param>
            <name>RX_CHANNEL3_PLL</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH0_REG_ALG_SOFS_COUNTMAX_I_6_0</name>
            <value>0</value>
        </param>
        <param>
            <name>o_p_clk2core_tx_0</name>
            <value>true</value>
        </param>
        <param>
            <name>PCS_CH2_RXBU_WIDER_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH1_TO_FABRIC_CLK_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH3_REG_ALG_SOFS_WINCOUNTMAX_I_11_8</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_TX_PCS_CLK_EN_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>LPLL1_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>CH2_TX_FABRIC_FEQ</name>
            <value>0.0000000000</value>
            <decimal>10</decimal>
        </param>
        <param>
            <name>PMA_CH3_REG_TX_SYNC_NEW_OW</name>
            <value>0</value>
        </param>
        <param>
            <name>o_rd_64b66b_caui_32bit_1</name>
            <value>false</value>
        </param>
        <param>
            <name>lane_pwr_rst_3</name>
            <value>false</value>
        </param>
        <param>
            <name>HPLL_REF_SEL</name>
            <value>Diff_REFCK0</value>
        </param>
        <param>
            <name>i_rxpma_clk_slip_1</name>
            <value>false</value>
        </param>
        <param>
            <name>CH3_EN</name>
            <value>DISABLE</value>
        </param>
        <param>
            <name>i_p_pll_rx_sel_3</name>
            <value>false</value>
        </param>
        <param>
            <name>i_rxlane_rst_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH2_TCLK2ALIGNER_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_128b130b_32bit_3</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH0_CTC_MODE_RD_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_RX_SLAVE</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_MIN_IFG</name>
            <value>0</value>
        </param>
        <param>
            <name>CH3_RX_DECODER</name>
            <value>Bypassed</value>
        </param>
        <param>
            <name>i_td_10bit_only_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH3_A_REG0_7_0</name>
            <value>0</value>
        </param>
        <param>
            <name>i_txlane_rst_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH2_BYPASS_BOND</name>
            <value>0</value>
        </param>
        <param>
            <name>CH0_RX_RATE</name>
            <value>10.312500000</value>
            <decimal>9</decimal>
        </param>
        <param>
            <name>P_RX_RATE_0</name>
            <value>1</value>
        </param>
        <param>
            <name>PMA_CH2_REG_RX_EQ1_C_SET_FB</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_COMMA_REG1_7_0</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_REG_LANE1_PLL_REFCLK_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_REG_HSST_LAST_REFCLK0_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH1_REG_ALG_SOFS_WINCOUNTMAX_I_7_0</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH1_RX_SAMPLE_UNION</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_16bit_only_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH0_CEB_DETECT_TIME</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_CTC_AFULL</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_TX_GEAR_SPLIT</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH1_LPLL_LOCKDET_REFCT</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH3_REG_TX_CFG_PRE</name>
            <value>0</value>
        </param>
        <param>
            <name>CH1_RXPCS_A_REG0</name>
            <item>01111100</item>
            <value>01111100</value>
        </param>
        <param>
            <name>CH2_TX_RES_SEL</name>
            <value>FROM_RES_CAL</value>
        </param>
        <param>
            <name>i_p_lx_elecidle_en_3</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH1_REG_RX_RATE</name>
            <value>0</value>
        </param>
        <param>
            <name>o_rd_80bit_only_2</name>
            <value>false</value>
        </param>
        <param>
            <name>LPLL1_N2</name>
            <value>5</value>
        </param>
        <param>
            <name>FREE_CLOCK_FREQ</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH1_CLK2ALIGNER_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>o_p_rdata_1</name>
            <value>false</value>
        </param>
        <param>
            <name>i_p_pcs_word_align_en_0</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH0_APATTERN_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH1_CTC_MAX_DEL</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_SKIP_REG2_7_0</name>
            <value>0</value>
        </param>
        <param>
            <name>o_p_lx_cdr_align_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH0_TX_ENCODER_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_TX_BYPASS_ENC</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_BRIDGE_RCLK_EN_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>o_rd_64bit_only_1</name>
            <value>false</value>
        </param>
        <param>
            <name>o_p_rdata_3</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH1_IFG_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH0_REG_TX_BUSWIDTH</name>
            <value>0</value>
        </param>
        <param>
            <name>o_p_clk2core_rx_2</name>
            <value>false</value>
        </param>
        <param>
            <name>CH1_RX_MULT_LANE_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH1_REG_PMA_RX2TX_PLOOP_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_RX_SAMPLE_UNION</name>
            <value>0</value>
        </param>
        <param>
            <name>CH0_TDATA_WIDTH</name>
            <item>32</item>
            <item>64</item>
            <value>64</value>
        </param>
        <param>
            <name>o_rd_64b67b_32bit_3</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH1_MIN_IFG</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH3_ANA_RX_REG_O_93_86</name>
            <value>0</value>
        </param>
        <param>
            <name>CALIB_INSERT_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>o_rd_64b66b_caui_64bit_1</name>
            <value>false</value>
        </param>
        <param>
            <name>o_tx_ckdiv_done_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH1_PMA_TX2RX_SLOOP_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH2_REG_ALG_SOFS_WINCOUNTMAX_I_7_0</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_10bit_only_3</name>
            <value>false</value>
        </param>
        <param>
            <name>i_tx_pcs_rst_1</name>
            <value>false</value>
        </param>
        <param>
            <name>CH0_TX_SYNC_PORT_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH1_PMA_TX2RX_PLOOP_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>o_rxlane_done_0</name>
            <value>true</value>
        </param>
        <param>
            <name>PCS_CH0_BRIDGE_RCLK_EN_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH0_REG_PRBS_CHK_WIDTH_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_8bit_only_3</name>
            <value>false</value>
        </param>
        <param>
            <name>o_rd_20bit_only_3</name>
            <value>false</value>
        </param>
        <param>
            <name>CH0_RXPCS_COMMA_MASK</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH1_TX_BYPASS_BRIDGE_FIFO</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_TX_GEAR_CLK_EN_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_TCLK2FABRIC_DIV_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_SKIP_REG0_7_0</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_pll_rx_sel_0</name>
            <value>false</value>
        </param>
        <param>
            <name>o_rd_32bit_only_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH1_CFG_APATTERN_STATUS_DELAY</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_TX_DATA_WIDTH_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH1_REG_CDR_INT_SAT_MIN_9_3</name>
            <value>0</value>
        </param>
        <param>
            <name>o_rxlane_done_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH3_CTC_MAX_DEL</name>
            <value>0</value>
        </param>
        <param>
            <name>CH1_TX_RATE_CHANGE_ON_PORT_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH1_SKIP_REG0_9_8</name>
            <value>0</value>
        </param>
        <param>
            <name>CH0_PROTOCOL</name>
            <item>GE</item>
            <item>SGMII</item>
            <item>PCIEx1</item>
            <item>CUSTOMERIZEDx1</item>
            <value>CUSTOMERIZEDx1</value>
        </param>
        <param>
            <name>PMA_CH1_ANA_RX_REG_O_61_55</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_64bit_only_0</name>
            <value>false</value>
        </param>
        <param>
            <name>o_txlane_done_0</name>
            <value>true</value>
        </param>
        <param>
            <name>SINGLEHPLL_BONDING</name>
            <value>0</value>
        </param>
        <param>
            <name>CH3_TX_PLL_SEL</name>
            <item>HPLL</item>
            <item>LPLL</item>
            <value>HPLL</value>
        </param>
        <param>
            <name>CH2_TX_RATE</name>
            <value>0.000000000</value>
            <decimal>9</decimal>
        </param>
        <param>
            <name>i_p_l0_rxn_p</name>
            <value>true</value>
        </param>
        <param>
            <name>CH0_RXPCS_A_MODE</name>
            <item>1BYTE</item>
            <value>1BYTE</value>
        </param>
        <param>
            <name>PMA_CH1_LPLL_LOCKDET_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_TX_DATA_WIDTH_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>o_tx_ckdiv_done_3</name>
            <value>false</value>
        </param>
        <param>
            <name>P_RX_RATE_1</name>
            <value>8</value>
        </param>
        <param>
            <name>CH3_INNER_TDATA_WIDTH</name>
            <item>20</item>
            <value>20</value>
        </param>
        <param>
            <name>PCS_CH1_A_REG0_7_0</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_64b66b_caui_32bit_3</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH0_TX_BRIDGE_GEAR_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_BYPASS_DENC</name>
            <value>0</value>
        </param>
        <param>
            <name>o_rd_32bit_only_0</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH2_ALIGN_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>CH2_RXPCS_ALIGN</name>
            <item>GE_MODE</item>
            <item>XAUI_MODE</item>
            <item>RAPIDIO_MODE</item>
            <item>CUSTOMERIZED_MODE</item>
            <item>FOUR_BYTE_ALIGN_MODE</item>
            <item>Bypassed</item>
            <value>Bypassed</value>
        </param>
        <param>
            <name>PCS_CH2_A_REG1_7_0</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_BYPASS_BRIDGE_RRSTN</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH2_REG_RATE_CHANGE_TXPCLK_ON_OW</name>
            <value>0</value>
        </param>
        <param>
            <name>CH2_RXPCS_COMMA_SEL</name>
            <item>K28.5</item>
            <value>K28.5</value>
        </param>
        <param>
            <name>CH2_4BYTE_ALIGN_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>i_td_64b66b_64bit_1</name>
            <value>false</value>
        </param>
        <param>
            <name>o_p_lpll_lock_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH2_REG_CDR_INT_SAT_MAX_9_5</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH1_COMMA_MASK_7_0</name>
            <value>0</value>
        </param>
        <param>
            <name>P_APB_EN</name>
            <value>true</value>
        </param>
        <param>
            <name>o_rd_40bit_only_3</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH0_SKIP_REG2_9_8</name>
            <value>0</value>
        </param>
        <param>
            <name>i_rx_pma_rst_0</name>
            <value>false</value>
        </param>
        <param>
            <name>i_p_lx_elecidle_en_0</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH3_REG_CDR_INT_SAT_MIN_9_3</name>
            <value>0</value>
        </param>
        <param>
            <name>LPLL3_REF_FRQ</name>
            <value>330.0000000000</value>
            <decimal>10</decimal>
        </param>
        <param>
            <name>CH3_INNER_RDATA_WIDTH</name>
            <item>20</item>
            <value>20</value>
        </param>
        <param>
            <name>CH1_RXPCS_ALIGN</name>
            <item>GE_MODE</item>
            <item>XAUI_MODE</item>
            <item>RAPIDIO_MODE</item>
            <item>CUSTOMERIZED_MODE</item>
            <item>FOUR_BYTE_ALIGN_MODE</item>
            <item>Bypassed</item>
            <value>Bypassed</value>
        </param>
        <param>
            <name>PMA_CH3_REG_TX_PI_CUR_BUF</name>
            <value>0</value>
        </param>
        <param>
            <name>LPLL0_VCO</name>
            <value>2400.0000000000</value>
            <decimal>10</decimal>
        </param>
        <param>
            <name>i_p_pll_tx_sel_0</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH2_CTC_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>CH3_RXPCS_A_REG1</name>
            <item>01111100</item>
            <value>01111100</value>
        </param>
        <param>
            <name>CH1_RX_FIFO_EN</name>
            <value>true</value>
        </param>
        <param>
            <name>CH1_MULT_LANE_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_ALIGN_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_COMMA_REG1_7_0</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_lx_deemp_ctl_2</name>
            <value>false</value>
        </param>
        <param>
            <name>CH1_RX_RES_SEL</name>
            <value>FROM_RES_CAL</value>
        </param>
        <param>
            <name>PCS_CH2_BYPASS_DENC</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_8bit_only_2</name>
            <value>false</value>
        </param>
        <param>
            <name>i_p_tx_data_sel_0</name>
            <value>false</value>
        </param>
        <param>
            <name>i_rx_pcs_rst_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH1_REG_TX_BUSWIDTH</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_64b66b_16bit_1</name>
            <value>false</value>
        </param>
        <param>
            <name>o_p_pcs_lsm_synced_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH3_MIN_IFG</name>
            <value>0</value>
        </param>
        <param>
            <name>lane_pwr_rst_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_REG_HSST_NEXT_REFCLK0_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_64b66b_16bit_0</name>
            <value>false</value>
        </param>
        <param>
            <name>CH0_RXPCS_BONDING_RANGE</name>
            <item>80BIT</item>
            <value>80BIT</value>
        </param>
        <param>
            <name>PMA_CH3_REG_RX_SIGDET_VTH</name>
            <value>72MV</value>
        </param>
        <param>
            <name>PMA_CH3_REG_TX_PD_POST</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH1_A_REG0_8</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_WL_FIFO_RD</name>
            <value>0</value>
        </param>
        <param>
            <name>CH0_RX_COMMA_REG0</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_TCLK2FABRIC_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>i_tx_8b10b_ext_en_3</name>
            <value>false</value>
        </param>
        <param>
            <name>o_rd_8b10b_8bit_2</name>
            <value>false</value>
        </param>
        <param>
            <name>LPLL2_REF_FRQ</name>
            <value>330.0000000000</value>
            <decimal>10</decimal>
        </param>
        <param>
            <name>PMA_CH2_REG_PD_PRE</name>
            <value>0</value>
        </param>
        <param>
            <name>CH2_RXPCS_CTC</name>
            <item>Bypassed</item>
            <value>Bypassed</value>
        </param>
        <param>
            <name>CH0_TX_FABRIC_FEQ</name>
            <value>161.1328125000</value>
            <decimal>10</decimal>
        </param>
        <param>
            <name>PMA_CH2_ANA_RX_REG_O_93_86</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH3_REG_PRBS_CHK_WIDTH_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_ALIGN_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>CH2_RXPCS_A_REG0</name>
            <item>01111100</item>
            <value>01111100</value>
        </param>
        <param>
            <name>PCS_CH1_BYPASS_DENC</name>
            <value>0</value>
        </param>
        <param>
            <name>CH1_TDATA_WIDTH</name>
            <item>8</item>
            <item>10</item>
            <item>16</item>
            <item>20</item>
            <item>32</item>
            <item>40</item>
            <item>64</item>
            <item>80</item>
            <value>20</value>
        </param>
        <param>
            <name>PCS_CH3_CEB_DETECT_TIME</name>
            <value>0</value>
        </param>
        <param>
            <name>o_p_refck2core_0</name>
            <value>true</value>
        </param>
        <param>
            <name>o_p_pcs_lsm_synced_0</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH3_RX_SPLIT</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH1_RXBRG_WADDR_START</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_A_REG1_8</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_SKIP_REG2_7_0</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_CTC_MAX_DEL</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_CEB_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>o_rd_64b67b_16bit_0</name>
            <value>false</value>
        </param>
        <param>
            <name>o_rd_64b66b_32bit_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH1_REG_TX_PRBS_GEN_WIDTH_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_WR_START_GAP</name>
            <value>0</value>
        </param>
        <param>
            <name>CH2_TX_ENABLE</name>
            <value>0</value>
        </param>
        <param>
            <name>CH0_RXPCS_COMMA_SEL</name>
            <item>K28.5</item>
            <value>K28.5</value>
        </param>
        <param>
            <name>i_rxpma_clk_slip_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH2_CTC_MODE_WR_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>i_rx_8b10b_ext_en_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH1_REG_ALG_SOFS_WINCOUNTMAX_I_11_8</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH1_RX_SPLIT</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_TO_FABRIC_CLK_DIV_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_BYPASS_DENC</name>
            <value>0</value>
        </param>
        <param>
            <name>CH1_RXPMA_RTERM</name>
            <value>6</value>
        </param>
        <param>
            <name>PMA_CH0_LPLL_LOCKDET_ITER</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH3_LPLL_REFDIV</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_32bit_only_3</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH2_REG_CFG_POST</name>
            <value>0</value>
        </param>
        <param>
            <name>o_rd_64b67b_64bit_2</name>
            <value>false</value>
        </param>
        <param>
            <name>CH2_POST_CURSOR_EMPHASIS</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_BRIDGE_RCLK_EN_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH1_REG_RX_BUSWIDTH</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_tdata_2</name>
            <value>false</value>
        </param>
        <param>
            <name>o_p_lx_cdr_align_0</name>
            <value>true</value>
        </param>
        <param>
            <name>i_td_8bit_only_0</name>
            <value>false</value>
        </param>
        <param>
            <name>TX_CHANNEL2_PLL</name>
            <value>0</value>
        </param>
        <param>
            <name>i_rx_64b66b_ext_en_1</name>
            <value>false</value>
        </param>
        <param>
            <name>CH1_TX_ENABLE</name>
            <value>0</value>
        </param>
        <param>
            <name>o_rd_32bit_only_3</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH0_RX_SLAVE</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_CFG_RX_BRIDGE_CLK_POLINV</name>
            <value>0</value>
        </param>
        <param>
            <name>i_hssthp_rst_dbg_3</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH2_PMA_TX2RX_SLOOP_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_COMMA_REG0_7_0</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH0_LPLL_LOCKDET_FBCT</name>
            <value>0</value>
        </param>
        <param>
            <name>CH1_4BYTE_ALIGN_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>i_p_rxpcs_slip_3</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH3_REG_PMA_RX2TX_PLOOP_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>CH0_RXPCS_ALIGN_TIMER</name>
            <value>65535</value>
        </param>
        <param>
            <name>i_p_lx_elecidle_en_1</name>
            <value>false</value>
        </param>
        <param>
            <name>CH3_RX_ENABLE</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH2_REG_RX_BUSWIDTH</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_RXBRG_WADDR_START</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_COMMA_REG0_9_8</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH3_REG_TX_BUSWIDTH</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_64b66b_16bit_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH1_REG_RATE_CHANGE_TXPCLK_ON_OW</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_TX_BYPASS_BRIDGE_FIFO</name>
            <value>0</value>
        </param>
        <param>
            <name>o_p_lx_cdr_align_3</name>
            <value>false</value>
        </param>
        <param>
            <name>i_td_80bit_only_0</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH3_REG_TX_RATE</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH1_REG_RX_BUSWIDTH_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH2_REG_TX_BUSWIDTH</name>
            <value>0</value>
        </param>
        <param>
            <name>CH2_RXPCS_SKIP_REG0</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_80bit_only_1</name>
            <value>false</value>
        </param>
        <param>
            <name>i_p_lpllpowerdown_0</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH2_RX_SPLIT</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_8b10b_64bit_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH0_PMA_TX2RX_PLOOP_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>i_rx_8b10b_ext_en_3</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH2_REG_TXCLK_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>CH1_TX_MULT_LANE_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH1_RXBU_WIDER_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH0_REG_CDR_INT_SAT_MAX_9_5</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_rx3_clk_fr_core</name>
            <value>false</value>
        </param>
        <param>
            <name>i_td_32bit_only_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH2_A_REG0_7_0</name>
            <value>0</value>
        </param>
        <param>
            <name>o_rx_ckdiv_done_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH3_RAPID_IMAX</name>
            <value>0</value>
        </param>
        <param>
            <name>P_RX_RATE_2</name>
            <value>8</value>
        </param>
        <param>
            <name>CH2_RXPCS_SKIP_REG1</name>
            <value>0</value>
        </param>
        <param>
            <name>CH1_RX_COMMA_REG0</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_pcs_word_align_en_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH2_LPLL_LOCKDET_FBCT</name>
            <value>0</value>
        </param>
        <param>
            <name>CH3_POST2_CURSOR_EMPHASIS</name>
            <value>0</value>
        </param>
        <param>
            <name>SHOW_HSSTHP_OPTINAL</name>
            <value>true</value>
        </param>
        <param>
            <name>PMA_REG_HSST_NEXT_REFCLK1_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_RCLK2FABRIC_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_eye_en_1</name>
            <value>false</value>
        </param>
        <param>
            <name>CH1_PROTOCOL_DEFAULT</name>
            <value>false</value>
        </param>
        <param>
            <name>CH0_PROTOCOL_DEFAULT</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH1_REG_CDR_PROP_GAN_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>CH1_TX_RES_SEL</name>
            <value>FROM_RES_CAL</value>
        </param>
        <param>
            <name>PMA_CH2_REG_RX_RES_TRIM_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>CH3_RXPCS_CTC</name>
            <item>Bypassed</item>
            <value>Bypassed</value>
        </param>
        <param>
            <name>PMA_CH0_REG_ALG_SOFS_COUNTMAX_I_14_7</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_rx_highz_0</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH2_REG_RATE_CHANGE_TXPCLK_ON</name>
            <value>0</value>
        </param>
        <param>
            <name>o_rd_8bit_only_3</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH3_REG_ALG_SOFS_SKIP_I</name>
            <value>0</value>
        </param>
        <param>
            <name>RX2_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>TX1_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH1_LPLL_FBDIV</name>
            <value>0</value>
        </param>
        <param>
            <name>HPLL_M</name>
            <value>1</value>
        </param>
        <param>
            <name>CH3_RX_MULT_LANE_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>i_tx_8b10b_ext_en_2</name>
            <value>false</value>
        </param>
        <param>
            <name>SHOW_INNER_RST_OPTINAL</name>
            <value>true</value>
        </param>
        <param>
            <name>CH3_RX_RES_SEL</name>
            <value>FROM_RES_CAL</value>
        </param>
        <param>
            <name>PCS_CH1_PCS_TCLK_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH3_REG_TX_SYNC_NEW</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_tx3_clk2_fr_core</name>
            <value>false</value>
        </param>
        <param>
            <name>o_p_clk2core_rx_3</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH3_ANA_RX_REG_O_61_55</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH1_CTC_MODE_WR_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>CH3_POST_CURSOR_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>i_tx_rate_chng_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH3_CTC_AEMPTY</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH0_REG_CDR_PROP_GAN_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>CH1_RDATA_WIDTH</name>
            <item>8</item>
            <item>10</item>
            <item>16</item>
            <item>20</item>
            <item>32</item>
            <item>40</item>
            <item>64</item>
            <item>80</item>
            <value>20</value>
        </param>
        <param>
            <name>CH0_TX_PLL_SEL</name>
            <item>HPLL</item>
            <item>LPLL</item>
            <value>HPLL</value>
        </param>
        <param>
            <name>i_td_8b10b_8bit_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH2_CTC_ADD_MAX</name>
            <value>0</value>
        </param>
        <param>
            <name>SHOW_ADVANCE_OPTINAL</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH2_GEAR_RCLK_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_pll_rx_sel_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH2_CLK2ALIGNER_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>LPLL3_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>o_rd_64b66b_32bit_0</name>
            <value>false</value>
        </param>
        <param>
            <name>LPLL2_VCO</name>
            <value>2400.0000000000</value>
            <decimal>10</decimal>
        </param>
        <param>
            <name>i_tx_rate_chng_0</name>
            <value>false</value>
        </param>
        <param>
            <name>LPLL1_REF_FRQ</name>
            <value>330.0000000000</value>
            <decimal>10</decimal>
        </param>
        <param>
            <name>PCS_CH2_PCS_RCLK_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_COMMA_MASK_9_8</name>
            <value>0</value>
        </param>
        <param>
            <name>lpll_st_2</name>
            <value>false</value>
        </param>
        <param>
            <name>CH1_POST2_CURSOR_EMPHASIS</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_BYPASS_GEAR_RRSTN</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_RXBU_WIDER_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>CH3_TX_FIFO_EN</name>
            <value>true</value>
        </param>
        <param>
            <name>PCS_CH1_TX_GEAR_SPLIT</name>
            <value>0</value>
        </param>
        <param>
            <name>i_rxpma_clk_slip_0</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH0_REG_TX_SYNC_NEW</name>
            <value>0</value>
        </param>
        <param>
            <name>CH2_RX_MULT_LANE_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH2_REG_CDR_INT_SAT_MIN_9_3</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_hpllpowerdown</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH3_TO_FABRIC_CLK_DIV_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_APATTERN_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>o_p_pcs_rx_mcb_status_0</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_REG_PLL_LOCKDET_ITER</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH1_RX_BYPASS_GEAR</name>
            <value>0</value>
        </param>
        <param>
            <name>CH2_RX_COMMA_REG0</name>
            <value>0</value>
        </param>
        <param>
            <name>CH2_POST1_CURSOR_EMPHASIS</name>
            <value>0</value>
        </param>
        <param>
            <name>o_rd_80bit_only_0</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH1_REG_RATE_CHANGE_TXPCLK_ON</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_TX_PCS_CLK_EN_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_rx_data_sel_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH3_TCLK2ALIGNER_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_GEAR_TCLK_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_BYPASS_COMMA_ALIGN</name>
            <value>0</value>
        </param>
        <param>
            <name>CH0_RXPCS_SKIP_REG2</name>
            <value>0</value>
        </param>
        <param>
            <name>CH3_RXPCS_SKIP_REG2</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_RX_SAMPLE_UNION</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_ANA_COM_REG_148</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_SKIP_REG0_7_0</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH0_REG_TX_CFG_PRE</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_tx2_clk_fr_core</name>
            <value>false</value>
        </param>
        <param>
            <name>i_rxpma_clk_slip_3</name>
            <value>false</value>
        </param>
        <param>
            <name>i_p_rx_data_sel_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH0_REG_CDR_INT_SAT_MIN_9_3</name>
            <value>0</value>
        </param>
        <param>
            <name>o_rd_20bit_only_0</name>
            <value>false</value>
        </param>
        <param>
            <name>o_p_lx_oob_sta_3</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH2_PMA_TX2RX_PLOOP_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>o_rd_8b10b_64bit_0</name>
            <value>false</value>
        </param>
        <param>
            <name>LX_RX_CKDIV_0</name>
            <value>3</value>
        </param>
        <param>
            <name>i_p_lpllpowerdown_1</name>
            <value>false</value>
        </param>
        <param>
            <name>tx_pwr_rst_0</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH0_REG_ALG_SOFS_COUNTMAX_I_19_15</name>
            <value>0</value>
        </param>
        <param>
            <name>o_p_pcs_rx_mcb_status_1</name>
            <value>false</value>
        </param>
        <param>
            <name>CH2_RXPCS_COMMA_MASK</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_RX_BYPASS_GEAR</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_64b66b_caui_32bit_1</name>
            <value>false</value>
        </param>
        <param>
            <name>RX_CHANNEL0_PLL</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_pcs_mcb_ext_en_3</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH1_SKIP_REG2_7_0</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH1_REG_TXCLK_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>i_tx_pcs_rst_0</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH3_TX_BYPASS_ENC</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_SKIP_REG3_7_0</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_tx_ckdiv_0</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_ANA_COM_REG_151_150</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH1_TX_DATA_WIDTH_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH1_CTC_AFULL</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH2_REG_ALG_SOFS_SKIP_I</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_RX_SAMPLE_UNION</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH0_REG_TX_CFG_POST1</name>
            <value>0</value>
        </param>
        <param>
            <name>i_rxlane_rst_0</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH0_A_REG1_7_0</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_PCS_TCLK_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_CFG_APATTERN_STATUS_DELAY</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_SKIP_REG0_9_8</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_GEAR_RCLK_EN_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>i_rx_rate_chng_0</name>
            <value>false</value>
        </param>
        <param>
            <name>CHANNEL0_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>LPLL1_VCO</name>
            <value>2400.0000000000</value>
            <decimal>10</decimal>
        </param>
        <param>
            <name>CH3_RX_FABRIC_FEQ</name>
            <value>0.0000000000</value>
            <decimal>10</decimal>
        </param>
        <param>
            <name>PCS_CH2_TX_ENCODER_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>lpll_st_3</name>
            <value>false</value>
        </param>
        <param>
            <name>P_LX_TX_CKDIV_0</name>
            <value>3</value>
        </param>
        <param>
            <name>o_p_lx_sigdet_sta_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH2_TX_BRIDGE_GEAR_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_lpllpowerdown_2</name>
            <value>false</value>
        </param>
        <param>
            <name>i_p_rx_data_sel_3</name>
            <value>false</value>
        </param>
        <param>
            <name>LPLL1_REF_SEL</name>
            <value>Diff_REFCK0</value>
        </param>
        <param>
            <name>PCS_CH3_PMA_TX2RX_PLOOP_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_SKIP_REG3_9_8</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH1_GEAR_RCLK_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH0_REG_CDR_INT_GAIN_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_128b130b_32bit_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH3_REG_TX_CFG_POST1</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH1_TX_BRIDGE_TCLK_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_64b66b_64bit_3</name>
            <value>false</value>
        </param>
        <param>
            <name>i_hssthp_rst_dbg_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH0_TX_BYPASS_BRIDGE_UINT</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH1_RXBRG_END_PACKET_7_0</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_eye_en_3</name>
            <value>false</value>
        </param>
        <param>
            <name>i_p_tx_beacon_en_3</name>
            <value>false</value>
        </param>
        <param>
            <name>CH1_TX_FABRIC_FEQ</name>
            <value>0.0000000000</value>
            <decimal>10</decimal>
        </param>
        <param>
            <name>rx_pwr_rst_0</name>
            <value>false</value>
        </param>
        <param>
            <name>CH1_PRE_CURSOR_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>o_rd_128b130b_32bit_2</name>
            <value>false</value>
        </param>
        <param>
            <name>LPLL3_N2</name>
            <value>5</value>
        </param>
        <param>
            <name>CH3_RXPCS_SKIP_REG1</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH2_REG_TX_CFG_POST1</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_rxpcs_slip_0</name>
            <value>true</value>
        </param>
        <param>
            <name>PMA_CH0_REG_RX_PIBUF_IC</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH3_LPLL_FBDIV</name>
            <value>0</value>
        </param>
        <param>
            <name>o_rd_64b66b_16bit_0</name>
            <value>false</value>
        </param>
        <param>
            <name>CH1_TX_DLY_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH0_BYPASS_CTC</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_A_REG1_8</name>
            <value>0</value>
        </param>
        <param>
            <name>o_rd_64b67b_64bit_0</name>
            <value>false</value>
        </param>
        <param>
            <name>CH0_RXPCS_A_REG1</name>
            <item>01111100</item>
            <value>01111100</value>
        </param>
        <param>
            <name>o_rd_16bit_only_1</name>
            <value>false</value>
        </param>
        <param>
            <name>CH0_RXPCS_A_REG0</name>
            <item>01111100</item>
            <value>01111100</value>
        </param>
        <param>
            <name>PCS_CH3_COMMA_REG0_7_0</name>
            <value>0</value>
        </param>
        <param>
            <name>CH0_TX_RATE_CHANGE_ON_PORT_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH1_BRIDGE_RCLK_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>o_p_refck2core_1</name>
            <value>false</value>
        </param>
        <param>
            <name>i_p_eye_en_0</name>
            <value>false</value>
        </param>
        <param>
            <name>RX_CHANNEL2_PLL</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_BYPASS_BONDING</name>
            <value>0</value>
        </param>
        <param>
            <name>i_debug_bus_3</name>
            <value>false</value>
        </param>
        <param>
            <name>i_td_64b67b_16bit_2</name>
            <value>false</value>
        </param>
        <param>
            <name>i_p_rx_polarity_invert_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_ANA_COM_REG_157_156</name>
            <value>0</value>
        </param>
        <param>
            <name>CH2_INNER_RDATA_WIDTH</name>
            <item>20</item>
            <value>20</value>
        </param>
        <param>
            <name>PMA_CH2_REG_TX_PD_POST</name>
            <value>0</value>
        </param>
        <param>
            <name>CH0_EN</name>
            <value>Fullduplex</value>
        </param>
        <param>
            <name>CH2_RXPCS_BONDING_RANGE</name>
            <item>80BIT</item>
            <value>80BIT</value>
        </param>
        <param>
            <name>i_tx_rate_chng_3</name>
            <value>false</value>
        </param>
        <param>
            <name>o_rd_16bit_only_0</name>
            <value>false</value>
        </param>
        <param>
            <name>i_pll_lock_tx_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH1_REG_TX_CFG_POST1</name>
            <value>0</value>
        </param>
        <param>
            <name>LPLL2_N1</name>
            <value>4</value>
        </param>
        <param>
            <name>o_rd_64b67b_16bit_2</name>
            <value>false</value>
        </param>
        <param>
            <name>o_rd_64b67b_64bit_1</name>
            <value>false</value>
        </param>
        <param>
            <name>o_rd_8b10b_64bit_2</name>
            <value>false</value>
        </param>
        <param>
            <name>CH2_RXPCS_COMMA_REG0</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_BYPASS_WORD_ALIGN</name>
            <value>0</value>
        </param>
        <param>
            <name>o_p_clk2core_tx_3</name>
            <value>false</value>
        </param>
        <param>
            <name>i_td_40bit_only_0</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH2_REG_RX_DCC_IC_RX</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_lx_rx_ckdiv_3</name>
            <value>false</value>
        </param>
        <param>
            <name>RX3_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>i_td_16bit_only_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH1_WR_START_GAP</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_RXBRG_END_PACKET_9_8</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_RXBRG_END_PACKET_9_8</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH1_REG_TX_SYNC_NEW</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH1_LPLL_POWERUP</name>
            <value>0</value>
        </param>
        <param>
            <name>CH3_RDATA_WIDTH</name>
            <item>8</item>
            <item>10</item>
            <item>16</item>
            <item>20</item>
            <item>32</item>
            <item>40</item>
            <item>64</item>
            <item>80</item>
            <value>20</value>
        </param>
        <param>
            <name>i_lpll_rst_0</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH0_PCS_TCLK_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>o_rd_40bit_only_2</name>
            <value>false</value>
        </param>
        <param>
            <name>P_RX_RATE_3</name>
            <value>8</value>
        </param>
        <param>
            <name>PCS_CH3_GE_AUTO_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>CH2_RXPCS_SLIP_TRI_MODE</name>
            <value>BOTH</value>
        </param>
        <param>
            <name>CH3_TX_ENABLE</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_64bit_only_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH1_CTC_ADD_MAX</name>
            <value>0</value>
        </param>
        <param>
            <name>i_tx_rate_chng_1</name>
            <value>false</value>
        </param>
        <param>
            <name>CH0_RXPCS_SKIP_REG0</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_10bit_only_0</name>
            <value>false</value>
        </param>
        <param>
            <name>o_tx_ckdiv_done_0</name>
            <value>false</value>
        </param>
        <param>
            <name>i_tx_64b66b_ext_en_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH0_REG_RX_BUSWIDTH_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_lx_elecidle_en_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH2_REG_ALG_SOFS_COUNTMAX_I_14_7</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_REG_HPLL_FBDIV1</name>
            <value>0</value>
        </param>
        <param>
            <name>CH3_POST_CURSOR_EMPHASIS</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_lpll_rst_2</name>
            <value>false</value>
        </param>
        <param>
            <name>CH3_POST1_CURSOR_EMPHASIS</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH0_LPLL_REFDIV</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH2_REG_TX_BUSWIDTH_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>LPLL1_M</name>
            <value>1</value>
        </param>
        <param>
            <name>PCS_CH2_COMMA_DET_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_BRIDGE_RCLK_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH1_REG_PRBS_CHK_WIDTH_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>LPLL3_N1</name>
            <value>4</value>
        </param>
        <param>
            <name>i_rx_rate_chng_2</name>
            <value>false</value>
        </param>
        <param>
            <name>CH2_RXPCS_A_MODE</name>
            <item>1BYTE</item>
            <value>1BYTE</value>
        </param>
        <param>
            <name>i_td_64b66b_32bit_3</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH0_RXBRIDGE_GEAR_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH1_RXBRG_END_PACKET_9_8</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_TO_FABRIC_CLK_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>i_debug_bus_1</name>
            <value>false</value>
        </param>
        <param>
            <name>o_rd_64b66b_caui_32bit_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH1_SKIP_REG3_7_0</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_REG_PLL_LOCKDET_REFCT_2_1</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH0_REG_TXCLK_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH2_REG_RX_BUSWIDTH_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_RX_CODE_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>o_rd_64b67b_64bit_3</name>
            <value>false</value>
        </param>
        <param>
            <name>CH2_RXPCS_ALIGN_TIMER</name>
            <value>65535</value>
        </param>
        <param>
            <name>i_p_eye_en_2</name>
            <value>false</value>
        </param>
        <param>
            <name>CH2_RXPCS_SKIP_REG2</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_IFG_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_CFG_RX_BRIDGE_CLK_POLINV</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_rx_highz_3</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH0_COMMA_REG0_9_8</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_refckn_p_1</name>
            <value>false</value>
        </param>
        <param>
            <name>CH3_RX_COMMA_REG0</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_RXBRG_WADDR_START</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_COMMA_DET_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>hpll_st</name>
            <value>true</value>
        </param>
        <param>
            <name>o_txlane_done_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH3_CEB_RAPIDLS_MMAX</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_COMMA_MASK_7_0</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_TX_BRIDGE_CLK_POLINV</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_RAPID_VMIN_2</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH1_ANA_RX_REG_O_93_86</name>
            <value>0</value>
        </param>
        <param>
            <name>RX1_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH1_COMMA_DET_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH2_REG_RX_RATE</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_RX_SLAVE</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_lpll_rst_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH0_REG_ALG_SOFS_WINCOUNTMAX_I_11_8</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH1_REG_ALG_SOFS_COUNTMAX_I_19_15</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH2_REG_TX_RES_CAL_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_8b10b_32bit_3</name>
            <value>false</value>
        </param>
        <param>
            <name>o_txlane_done_3</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH0_RXBRIDGE_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_COMMA_MASK_7_0</name>
            <value>0</value>
        </param>
        <param>
            <name>CH1_POST_CURSOR_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>CH3_RXPCS_ALIGN_TIMER</name>
            <value>65535</value>
        </param>
        <param>
            <name>PCS_CH2_COMMA_MASK_9_8</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_rx_data_sel_0</name>
            <value>false</value>
        </param>
        <param>
            <name>i_rx_pma_rst_3</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH3_TCLK2FABRIC_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>i_tx_pcs_rst_3</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH2_REG_TX_PRBS_GEN_WIDTH_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH1_CFG_CONTI_SKP_SET</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH3_REG_CDR_INT_SAT_MAX_9_5</name>
            <value>0</value>
        </param>
        <param>
            <name>o_rd_64b66b_caui_64bit_0</name>
            <value>false</value>
        </param>
        <param>
            <name>o_rd_40bit_only_0</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH1_CTC_MODE_RD_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>i_rx_rate_chng_3</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH0_LPLL_POWERUP</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_PCS_RCLK_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>CH0_RXPCS_COMMA_REG0</name>
            <value>0</value>
        </param>
        <param>
            <name>LPLL0_M</name>
            <value>1</value>
        </param>
        <param>
            <name>CH0_TX_FIFO_EN</name>
            <value>true</value>
        </param>
        <param>
            <name>PMA_CH2_REG_ALG_SOFS_COUNTMAX_I_6_0</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH1_RX_CODE_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>i_lpll_rst_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH1_TX_GEAR_CLK_EN_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH2_ANA_RX_REG_O_61_55</name>
            <value>0</value>
        </param>
        <param>
            <name>o_rd_64b66b_64bit_3</name>
            <value>false</value>
        </param>
        <param>
            <name>CH0_TX_DLY_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>P_TX_RATE_2</name>
            <value>8</value>
        </param>
        <param>
            <name>CH1_RXPCS_A_MODE</name>
            <item>1BYTE</item>
            <value>1BYTE</value>
        </param>
        <param>
            <name>CH0_RX_RES_SEL</name>
            <value>100OHM</value>
        </param>
        <param>
            <name>PCS_CH1_PCS_RCLK_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_COMMA_REG0_9_8</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH3_REG_TX_RES_CAL_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH3_LPLL_LOCKDET_FBCT</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_pcs_mcb_ext_en_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH2_REG_ALG_SOFS_COUNTMAX_I_19_15</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH1_BRIDGE_RCLK_EN_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH1_TX_PCS_CLK_EN_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH1_CTC_AEMPTY</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_RXBRIDGE_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_TX_BRIDGE_CLK_POLINV</name>
            <value>0</value>
        </param>
        <param>
            <name>P_LX_TX_CKDIV_2</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH0_REG_TX_CFG_POST2</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_RAPID_VMIN_2</name>
            <value>0</value>
        </param>
        <param>
            <name>o_txlane_done_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH1_TX_BRIDGE_CLK_POLINV</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_TX_SLAVE</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH1_REG_RXCLK_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH3_LPLL_LOCKDET_REFCT</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_8b10b_8bit_1</name>
            <value>false</value>
        </param>
        <param>
            <name>i_td_80bit_only_2</name>
            <value>false</value>
        </param>
        <param>
            <name>o_rd_20bit_only_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH3_REG_RX_BUSWIDTH_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_REG_LANE2_PLL_REFCLK_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_BYPASS_BOND</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH0_REG_TX_SYNC_NEW_OW</name>
            <value>0</value>
        </param>
        <param>
            <name>o_p_hpll_lock</name>
            <value>true</value>
        </param>
        <param>
            <name>PCS_CH3_COMMA_REG1_9_8</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_RXBRIDGE_GEAR_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH1_TX_BRIDGE_GEAR_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>o_rd_128b130b_64bit_3</name>
            <value>false</value>
        </param>
        <param>
            <name>o_rd_64bit_only_3</name>
            <value>false</value>
        </param>
        <param>
            <name>i_p_lx_amp_ctl_2</name>
            <value>false</value>
        </param>
        <param>
            <name>CH2_TX_ENCODER</name>
            <value>Bypassed</value>
        </param>
        <param>
            <name>PCS_CH2_BYPASS_CTC</name>
            <value>0</value>
        </param>
        <param>
            <name>CH1_RX_RATE</name>
            <value>0.000000000</value>
            <decimal>9</decimal>
        </param>
        <param>
            <name>CH3_RX_DLY_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>o_rd_64b66b_caui_32bit_0</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_ANA_COM_REG_154</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_tx_ckdiv_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH3_TX_BYPASS_BRIDGE_UINT</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH0_LPLL_LOCKDET_REFCT</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH1_RX_SLAVE</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_TX_SLAVE</name>
            <value>0</value>
        </param>
        <param>
            <name>CH2_TX_SYNC_PORT_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH1_TX_BYPASS_GEAR</name>
            <value>0</value>
        </param>
        <param>
            <name>o_rd_128b130b_32bit_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH0_REG_TX_RES_CAL_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH2_LPLL_LOCKDET_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_CTC_MODE_RD_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>LPLL3_REF_SEL</name>
            <value>Diff_REFCK0</value>
        </param>
        <param>
            <name>CH2_RX_DLY_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>o_rd_8bit_only_0</name>
            <value>false</value>
        </param>
        <param>
            <name>o_rd_8b10b_16bit_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH2_TX_BYPASS_BRIDGE_FIFO</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_tx3_clk_fr_core</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH1_REG_RX_EQ1_C_SET_FB</name>
            <value>0</value>
        </param>
        <param>
            <name>CH0_PRE_CURSOR_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH3_BYPASS_BOND</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_16bit_only_0</name>
            <value>false</value>
        </param>
        <param>
            <name>RX0_EN</name>
            <value>true</value>
        </param>
        <param>
            <name>PMA_CH1_REG_TX_PD_POST</name>
            <value>0</value>
        </param>
        <param>
            <name>CH1_RX_ENABLE</name>
            <value>0</value>
        </param>
        <param>
            <name>rx_pwr_rst_2</name>
            <value>false</value>
        </param>
        <param>
            <name>i_p_lx_rxdct_en_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH2_TO_FABRIC_CLK_DIV_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH2_LPLL_POWERUP</name>
            <value>0</value>
        </param>
        <param>
            <name>CH3_RXPCS_BONDING</name>
            <value>Bypassed</value>
        </param>
        <param>
            <name>PCS_CH1_COMMA_MASK_9_8</name>
            <value>0</value>
        </param>
        <param>
            <name>o_rxlane_done_3</name>
            <value>false</value>
        </param>
        <param>
            <name>CH1_RXPCS_BONDING_RANGE</name>
            <item>80BIT</item>
            <value>80BIT</value>
        </param>
        <param>
            <name>o_rd_64b67b_32bit_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH0_BRIDGE_PCS_RCLK_EN_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>CH1_TX_ENCODER</name>
            <value>Bypassed</value>
        </param>
        <param>
            <name>PCS_CH3_SKIP_REG0_9_8</name>
            <value>0</value>
        </param>
        <param>
            <name>LPLL1_FRQ_INDEX</name>
            <item>0</item>
            <value>0</value>
        </param>
        <param>
            <name>i_pll_lock_tx_1</name>
            <value>false</value>
        </param>
        <param>
            <name>P_TX_RATE_1</name>
            <value>8</value>
        </param>
        <param>
            <name>o_rd_128b130b_64bit_1</name>
            <value>false</value>
        </param>
        <param>
            <name>i_rxlane_rst_3</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH1_BYPASS_BRIDGE_RRSTN</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH1_RX_DATA_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_COMMA_REG1_9_8</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CFG_PLLPOWERUP</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_SKIP_REG1_9_8</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH1_ANA_RX_REG_O_77_70</name>
            <value>0</value>
        </param>
        <param>
            <name>o_rd_64bit_only_0</name>
            <value>false</value>
        </param>
        <param>
            <name>CH3_TX_MULT_LANE_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_REG_HPLL_REFCLK_DIV</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_pll_rx_sel_1</name>
            <value>false</value>
        </param>
        <param>
            <name>CH1_TX_FIFO_EN</name>
            <value>true</value>
        </param>
        <param>
            <name>PMA_CH2_REG_PRBS_CHK_WIDTH_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_REG_PMA_RX2TX_PLOOP_FIFOEN</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_128b130b_32bit_1</name>
            <value>false</value>
        </param>
        <param>
            <name>HPLL_REF_FRQ</name>
            <value>156.2500000000</value>
            <decimal>10</decimal>
        </param>
        <param>
            <name>PMA_CH2_LPLL_FBDIV</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_CTC_ADD_MAX</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_TX_GEAR_SPLIT</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH3_REG_ALG_SOFS_COUNTMAX_I_14_7</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_REG_PMA_RX2TX_PLOOP_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>i_rx_64b66b_ext_en_3</name>
            <value>false</value>
        </param>
        <param>
            <name>i_td_64b66b_caui_64bit_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH3_REG_ALG_SOFS_COUNTMAX_I_6_0</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_TX_GEAR_CLK_EN_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>o_rd_64b66b_16bit_3</name>
            <value>false</value>
        </param>
        <param>
            <name>o_p_pcs_rx_mcb_status_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH0_TX_BRIDGE_TCLK_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>CH3_TX_FABRIC_FEQ</name>
            <value>0.0000000000</value>
            <decimal>10</decimal>
        </param>
        <param>
            <name>o_p_lx_oob_sta_0</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH3_TX_ENCODER_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>rx_pwr_rst_1</name>
            <value>false</value>
        </param>
        <param>
            <name>i_p_lx_rx_ckdiv_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH2_LPLL_LOCKDET_REFCT</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_8b10b_32bit_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_REG_LANE0_PLL_REFCLK_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH3_REG_ALG_SOFS_COUNTMAX_I_19_15</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_SKIP_REG1_9_8</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH1_GEAR_RCLK_EN_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>CH3_RXPCS_COMMA_SEL</name>
            <item>K28.5</item>
            <value>K28.5</value>
        </param>
        <param>
            <name>CH0_INNER_RDATA_WIDTH</name>
            <item>32</item>
            <value>32</value>
        </param>
        <param>
            <name>i_p_pll_tx_sel_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH1_TCLK2ALIGNER_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>CH2_RX_PLL_SEL</name>
            <item>HPLL</item>
            <item>LPLL</item>
            <value>HPLL</value>
        </param>
        <param>
            <name>o_p_lx_oob_sta_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH0_A_REG0_7_0</name>
            <value>0</value>
        </param>
        <param>
            <name>i_lpll_wtchdg_clr_3</name>
            <value>false</value>
        </param>
        <param>
            <name>i_p_lx_amp_ctl_0</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH0_IFG_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_lx_rxdct_en_1</name>
            <value>false</value>
        </param>
        <param>
            <name>o_rd_8b10b_8bit_3</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH0_CTC_AEMPTY</name>
            <value>0</value>
        </param>
        <param>
            <name>CH0_TX_MULT_LANE_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_pcs_mcb_ext_en_0</name>
            <value>false</value>
        </param>
        <param>
            <name>CH1_RXPCS_SKIP_REG0</name>
            <value>0</value>
        </param>
        <param>
            <name>o_rd_80bit_only_3</name>
            <value>false</value>
        </param>
        <param>
            <name>HSSTHP_SEL</name>
            <item>HSSTHP_664_918</item>
            <item>HSSTHP_664_1224</item>
            <item>HSSTHP_664_1530</item>
            <item>HSSTHP_664_1836</item>
            <value>HSSTHP_664_918</value>
        </param>
        <param>
            <name>lpll_st_0</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH0_TX_BYPASS_BRIDGE_FIFO</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_BYPASS_GEAR_RRSTN</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_128b130b_64bit_3</name>
            <value>false</value>
        </param>
        <param>
            <name>RX_CHANNEL1_PLL</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH1_CFG_RX_BRIDGE_CLK_POLINV</name>
            <value>0</value>
        </param>
        <param>
            <name>CH3_RXPCS_BONDING_RANGE</name>
            <item>80BIT</item>
            <value>80BIT</value>
        </param>
        <param>
            <name>PCS_CH0_CFG_RX_BRIDGE_CLK_POLINV</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_REG_HPLL_PD_OW</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_BYPASS_BRIDGE_RRSTN</name>
            <value>0</value>
        </param>
        <param>
            <name>CH3_PRE_CURSOR_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>rx_pwr_rst_3</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH3_TX_PCS_CLK_EN_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>i_tx_pcs_rst_2</name>
            <value>false</value>
        </param>
        <param>
            <name>i_p_lx_rx_ckdiv_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH3_RXBRG_END_PACKET_7_0</name>
            <value>0</value>
        </param>
        <param>
            <name>CH2_POST_CURSOR_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH1_A_REG1_8</name>
            <value>0</value>
        </param>
        <param>
            <name>HPLL_FRQ_INDEX</name>
            <item>0</item>
            <item>1</item>
            <item>2</item>
            <item>3</item>
            <item>4</item>
            <item>5</item>
            <item>6</item>
            <item>7</item>
            <item>8</item>
            <item>9</item>
            <item>10</item>
            <item>11</item>
            <item>12</item>
            <item>13</item>
            <item>14</item>
            <item>15</item>
            <item>16</item>
            <item>17</item>
            <item>18</item>
            <item>19</item>
            <item>20</item>
            <item>21</item>
            <item>22</item>
            <item>23</item>
            <item>24</item>
            <item>25</item>
            <item>26</item>
            <item>27</item>
            <item>28</item>
            <value>6</value>
        </param>
        <param>
            <name>PCS_CH0_RX_SPLIT</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_BRIDGE_PCS_RCLK_EN_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_SKIP_REG1_7_0</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_RX_BYPASS_GEAR</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_A_REG1_8</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH3_REG_RXCLK_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH2_REG_CDR_INT_GAIN_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_8b10b_64bit_3</name>
            <value>false</value>
        </param>
        <param>
            <name>CH0_POST2_CURSOR_EMPHASIS</name>
            <value>0</value>
        </param>
        <param>
            <name>o_rd_8b10b_32bit_1</name>
            <value>false</value>
        </param>
        <param>
            <name>i_p_hpll_rst</name>
            <value>false</value>
        </param>
        <param>
            <name>CH1_INNER_RDATA_WIDTH</name>
            <item>20</item>
            <value>20</value>
        </param>
        <param>
            <name>CH3_TX_RATE</name>
            <value>0.000000000</value>
            <decimal>9</decimal>
        </param>
        <param>
            <name>CH3_RXPCS_COMMA_REG0</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_CLK2ALIGNER_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>HPLL_VCO</name>
            <value>10312.5000000000</value>
            <decimal>10</decimal>
        </param>
        <param>
            <name>PCS_CH0_RXBRG_END_PACKET_9_8</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH1_REG_CDR_INT_SAT_MAX_9_5</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_TX_BYPASS_GEAR</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH3_REG_RX_BUSWIDTH</name>
            <value>0</value>
        </param>
        <param>
            <name>CALIB_EN</name>
            <value>true</value>
        </param>
        <param>
            <name>CH2_PRE_CURSOR_EMPHASIS</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_REG_PMA_RX2TX_PLOOP_FIFOEN</name>
            <value>0</value>
        </param>
        <param>
            <name>o_rd_128b130b_64bit_2</name>
            <value>false</value>
        </param>
        <param>
            <name>i_td_80bit_only_3</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH0_TCLK2FABRIC_DIV_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>o_p_l1_txn_p</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH3_REG_RATE_CHANGE_TXPCLK_ON</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_COMMA_DET_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_A_REG1_7_0</name>
            <value>0</value>
        </param>
        <param>
            <name>o_p_clk2core_tx_1</name>
            <value>false</value>
        </param>
        <param>
            <name>CH2_TDATA_WIDTH</name>
            <item>8</item>
            <item>10</item>
            <item>16</item>
            <item>20</item>
            <item>32</item>
            <item>40</item>
            <item>64</item>
            <item>80</item>
            <value>20</value>
        </param>
        <param>
            <name>PCS_CH1_ALIGN_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_TX_GEAR_CLK_EN_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_rx2_clk2_fr_core</name>
            <value>false</value>
        </param>
        <param>
            <name>i_p_pcs_mcb_ext_en_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH1_TX_SLAVE</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_WR_START_GAP</name>
            <value>0</value>
        </param>
        <param>
            <name>CH0_RXPCS_SLIP_TRI_MODE</name>
            <value>RISE</value>
        </param>
        <param>
            <name>PCS_CH2_A_REG0_8</name>
            <value>0</value>
        </param>
        <param>
            <name>CH0_RXPCS_CTC</name>
            <item>Bypassed</item>
            <value>Bypassed</value>
        </param>
        <param>
            <name>CH2_RDATA_WIDTH</name>
            <item>8</item>
            <item>10</item>
            <item>16</item>
            <item>20</item>
            <item>32</item>
            <item>40</item>
            <item>64</item>
            <item>80</item>
            <value>20</value>
        </param>
        <param>
            <name>PCS_CH1_SKIP_REG0_7_0</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH1_GEAR_TCLK_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_TX_SLAVE</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_8b10b_32bit_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH3_TX_BRIDGE_TCLK_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_COMMA_REG0_7_0</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_REG_PLL_LOCKDET_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>CH3_RXPMA_EQ_MODE</name>
            <value>LEQ</value>
        </param>
        <param>
            <name>o_p_pcs_lsm_synced_3</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH2_SKIP_REG2_9_8</name>
            <value>0</value>
        </param>
        <param>
            <name>CH2_TX_FIFO_EN</name>
            <value>true</value>
        </param>
        <param>
            <name>o_p_lx_oob_sta_2</name>
            <value>false</value>
        </param>
        <param>
            <name>LPLL0_FRQ_INDEX</name>
            <item>0</item>
            <value>0</value>
        </param>
        <param>
            <name>CH3_RXPCS_SKIP_REG0</name>
            <value>0</value>
        </param>
        <param>
            <name>i_tx_8b10b_ext_en_0</name>
            <value>false</value>
        </param>
        <param>
            <name>CH1_RXPCS_BONDING</name>
            <value>Bypassed</value>
        </param>
        <param>
            <name>PCS_CH3_BRIDGE_RCLK_SEL</name>
            <value>0</value>
        </param>
    </param_list>
    <pin_list>
        <pin>
            <name>i_free_clk</name>
            <text>i_free_clk</text>
            <dir>input</dir>
            <pos>top</pos>
        </pin>
        <pin>
            <name>i_hpll_rst</name>
            <text>i_hpll_rst</text>
            <dir>input</dir>
            <pos>top</pos>
        </pin>
        <pin>
            <name>i_hpll_wtchdg_clr</name>
            <text>i_hpll_wtchdg_clr</text>
            <dir>input</dir>
            <pos>top</pos>
        </pin>
        <pin>
            <name>i_hsst_fifo_clr_0</name>
            <text>i_hsst_fifo_clr_0</text>
            <dir>input</dir>
            <pos>top</pos>
        </pin>
        <pin>
            <name>i_loop_dbg_0</name>
            <text>i_loop_dbg_0</text>
            <dir>input</dir>
            <pos>top</pos>
            <msb>2</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>o_hpll_wtchdg_st</name>
            <text>o_hpll_wtchdg_st  </text>
            <dir>output</dir>
            <pos>top</pos>
            <msb>1</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>o_hpll_done</name>
            <text>o_hpll_done</text>
            <dir>output</dir>
            <pos>top</pos>
        </pin>
        <pin>
            <name>o_txlane_done_0</name>
            <text>o_txlane_done_0</text>
            <dir>output</dir>
            <pos>top</pos>
        </pin>
        <pin>
            <name>o_rxlane_done_0</name>
            <text>o_rxlane_done_0</text>
            <dir>output</dir>
            <pos>top</pos>
        </pin>
        <pin>
            <name>i_p_refckn_0</name>
            <text>i_p_refckn_0</text>
            <dir>input</dir>
            <pos>top</pos>
        </pin>
        <pin>
            <name>i_p_refckp_0</name>
            <text>i_p_refckp_0</text>
            <dir>input</dir>
            <pos>top</pos>
        </pin>
        <pin>
            <name>o_p_clk2core_tx_0</name>
            <text>o_p_clk2core_tx_0</text>
            <dir>output</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>i_p_tx0_clk_fr_core</name>
            <text>i_p_tx0_clk_fr_core</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>o_p_clk2core_rx_0</name>
            <text>o_p_clk2core_rx_0</text>
            <dir>output</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>i_p_rx0_clk_fr_core</name>
            <text>i_p_rx0_clk_fr_core</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>o_p_refck2core_0</name>
            <text>o_p_refck2core_0</text>
            <dir>output</dir>
            <pos>top</pos>
        </pin>
        <pin>
            <name>o_p_hpll_lock</name>
            <text>o_p_hpll_lock</text>
            <dir>output</dir>
            <pos>bottom</pos>
        </pin>
        <pin>
            <name>o_p_rx_sigdet_sta_0</name>
            <text>o_p_rx_sigdet_sta_0</text>
            <dir>output</dir>
            <pos>bottom</pos>
        </pin>
        <pin>
            <name>o_p_lx_cdr_align_0</name>
            <text>o_p_lx_cdr_align_0</text>
            <dir>output</dir>
            <pos>bottom</pos>
        </pin>
        <pin>
            <name>i_p_rxpcs_slip_0</name>
            <text>i_p_rxpcs_slip_0</text>
            <dir>input</dir>
            <pos>bottom</pos>
        </pin>
        <pin>
            <name>i_p_pcs_nearend_loop_0</name>
            <text>i_p_pcs_nearend_loop_0 </text>
            <dir>input</dir>
            <pos>bottom</pos>
        </pin>
        <pin>
            <name>i_p_pcs_farend_loop_0</name>
            <text>i_p_pcs_farend_loop_0  </text>
            <dir>input</dir>
            <pos>bottom</pos>
        </pin>
        <pin>
            <name>i_p_pma_nearend_ploop_0</name>
            <text>i_p_pma_nearend_ploop_0</text>
            <dir>input</dir>
            <pos>bottom</pos>
        </pin>
        <pin>
            <name>i_p_pma_nearend_sloop_0</name>
            <text>i_p_pma_nearend_sloop_0</text>
            <dir>input</dir>
            <pos>bottom</pos>
        </pin>
        <pin>
            <name>i_p_pma_farend_ploop_0</name>
            <text>i_p_pma_farend_ploop_0 </text>
            <dir>input</dir>
            <pos>bottom</pos>
        </pin>
        <pin>
            <name>i_p_cfg_clk</name>
            <text>i_p_cfg_clk</text>
            <dir>input</dir>
            <pos>bottom</pos>
        </pin>
        <pin>
            <name>i_p_cfg_rst</name>
            <text>i_p_cfg_rst</text>
            <dir>input</dir>
            <pos>bottom</pos>
        </pin>
        <pin>
            <name>i_p_cfg_psel</name>
            <text>i_p_cfg_psel</text>
            <dir>input</dir>
            <pos>bottom</pos>
        </pin>
        <pin>
            <name>i_p_cfg_enable</name>
            <text>i_p_cfg_enable</text>
            <dir>input</dir>
            <pos>bottom</pos>
        </pin>
        <pin>
            <name>i_p_cfg_write</name>
            <text>i_p_cfg_write</text>
            <dir>input</dir>
            <pos>bottom</pos>
        </pin>
        <pin>
            <name>i_p_cfg_addr</name>
            <text>i_p_cfg_addr</text>
            <dir>input</dir>
            <pos>bottom</pos>
            <msb>15</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>i_p_cfg_wdata</name>
            <text>i_p_cfg_wdata</text>
            <dir>input</dir>
            <pos>bottom</pos>
            <msb>7</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>o_p_cfg_rdata</name>
            <text>o_p_cfg_rdata</text>
            <dir>output</dir>
            <pos>bottom</pos>
            <msb>7</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>o_p_cfg_int</name>
            <text>o_p_cfg_int</text>
            <dir>output</dir>
            <pos>bottom</pos>
        </pin>
        <pin>
            <name>o_p_cfg_ready</name>
            <text>o_p_cfg_ready</text>
            <dir>output</dir>
            <pos>bottom</pos>
        </pin>
        <pin>
            <name>o_p_calib_done</name>
            <text>o_p_calib_done</text>
            <dir>output</dir>
            <pos>bottom</pos>
        </pin>
        <pin>
            <name>i_p_l0rxn</name>
            <text>i_p_l0rxn</text>
            <dir>input</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>i_p_l0rxp</name>
            <text>i_p_l0rxp</text>
            <dir>input</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>o_p_l0txn</name>
            <text>o_p_l0txn</text>
            <dir>output</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>o_p_l0txp</name>
            <text>o_p_l0txp</text>
            <dir>output</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>i_txd_0</name>
            <text>i_txd_0</text>
            <dir>input</dir>
            <pos>left</pos>
            <msb>63</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>i_txq_0</name>
            <text>i_txq_0</text>
            <dir>input</dir>
            <pos>left</pos>
            <msb>6</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>i_txh_0</name>
            <text>i_txh_0</text>
            <dir>input</dir>
            <pos>left</pos>
            <msb>1</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>o_rxstatus_0</name>
            <text>o_rxstatus_0</text>
            <dir>output</dir>
            <pos>left</pos>
            <msb>5</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>o_rxd_0</name>
            <text>o_rxd_0</text>
            <dir>output</dir>
            <pos>left</pos>
            <msb>63</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>o_rxh_0</name>
            <text>o_rxh_0</text>
            <dir>output</dir>
            <pos>left</pos>
            <msb>1</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>o_rxh_h_0</name>
            <text>o_rxh_h_0</text>
            <dir>output</dir>
            <pos>left</pos>
            <msb>1</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>o_rxd_vld_0</name>
            <text>o_rxd_vld_0</text>
            <dir>output</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>o_rxd_vld_h_0</name>
            <text>o_rxd_vld_h_0</text>
            <dir>output</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>o_rxh_vld_0</name>
            <text>o_rxh_vld_0</text>
            <dir>output</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>o_rxh_vld_h_0</name>
            <text>o_rxh_vld_h_0</text>
            <dir>output</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>o_rxq_start_0</name>
            <text>o_rxq_start_0</text>
            <dir>output</dir>
            <pos>left</pos>
        </pin>
    </pin_list>
    <synthesis>
        <script><![CDATA[set_option -vlog_std v2001]]></script>
        <script><![CDATA[set_option -disable_io_insertion 1]]></script>
    </synthesis>
    <file_list>
        <output>
            <file pathname="generate.log" format="log" description="Generate Log"/>
            <file pathname="rtl/ipm2t_hssthp_Transceiver_10G_lane1_wrapper_v1_5.v" format="verilog" description="Compiled File"/>
            <file pathname="rtl/ipm2t_hssthp_Transceiver_10G_lane2_wrapper_v1_5.v" format="verilog" description="Compiled File"/>
            <file pathname="rtl/ipm2t_hssthp_Transceiver_10G_lane3_wrapper_v1_5.v" format="verilog" description="Compiled File"/>
            <file pathname="example_design/bench/Transceiver_10G_top_tb.v" format="verilog" description="Compiled File"/>
            <file pathname="example_design/rtl/Transceiver_10G_top.v" format="verilog" description="Compiled File"/>
            <file pathname="example_design/rtl/Transceiver_10G_if.v" format="verilog" description="Compiled File"/>
            <file pathname="example_design/rtl/Transceiver_10G_src.v" format="verilog" description="Compiled File"/>
            <file pathname="example_design/rtl/Transceiver_10G_chk.v" format="verilog" description="Compiled File"/>
            <file pathname="example_design/rtl/Transceiver_10G_if_top.v" format="verilog" description="Compiled File"/>
            <file pathname="example_design/rtl/Transceiver_10G_dut_top.v" format="verilog" description="Compiled File"/>
            <file pathname="Transceiver_10G_tmpl.v" format="verilog" description="Instantiation Template"/>
            <file pathname="Transceiver_10G_tmpl.vhdl" format="vhdl" description="Instantiation Template"/>
        </output>
        <source>
            <file pathname="rtl/ipm2t_hssthp_4bytes_boundary_40b.v"/>
            <file pathname="rtl/ipm2t_hssthp_apb_bridge_v1_0.v"/>
            <file pathname="rtl/ipm2t_hssthp_Transceiver_10G_bufds_wrapper_v1_0.v"/>
            <file pathname="rtl/ipm2t_hssthp_Transceiver_10G_hpll_wrapper_v1_6.v"/>
            <file pathname="rtl/ipm2t_hssthp_Transceiver_10G_lane0_wrapper_v1_5.v"/>
            <file pathname="rtl/ipm2t_hssthp_Transceiver_10G_wrapper_v1_8a.v"/>
            <file pathname="rtl/ipm2t_hssthp_rst/ipm2t_hssthp_fifo_clr_v1_0.v"/>
            <file pathname="rtl/ipm2t_hssthp_rst/ipm2t_hssthp_hpll_rst_fsm_v1_3.v"/>
            <file pathname="rtl/ipm2t_hssthp_rst/ipm2t_hssthp_lpll_rst_fsm_v1_0.v"/>
            <file pathname="rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_debounce_v1_0.v"/>
            <file pathname="rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_hpll_v1_3.v"/>
            <file pathname="rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_lpll_v1_1.v"/>
            <file pathname="rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_rx_v1_5b.v"/>
            <file pathname="rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_sync_v1_0.v"/>
            <file pathname="rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_tx_v1_5.v"/>
            <file pathname="rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_v1_8a.v"/>
            <file pathname="rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_wtchdg_v1_0.v"/>
            <file pathname="rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rxlane_rst_fsm_v1_5b.v"/>
            <file pathname="rtl/ipm2t_hssthp_rst/ipm2t_hssthp_txlane_rst_fsm_v1_5.v"/>
            <file pathname="Transceiver_10G.v"/>
        </source>
    </file_list>
</ip_inst>
