\contentsline {section}{\numberline {1}Introduction}{2}{section.1}%
\contentsline {subsection}{\numberline {1.1}Motivation}{2}{subsection.1.1}%
\contentsline {subsection}{\numberline {1.2}Project Scope}{3}{subsection.1.2}%
\contentsline {subsection}{\numberline {1.3}Project Objectives}{3}{subsection.1.3}%
\contentsline {section}{\numberline {2}Background Research and Knowledge}{4}{section.2}%
\contentsline {subsection}{\numberline {2.1}RISC-V}{4}{subsection.2.1}%
\contentsline {subsection}{\numberline {2.2}Architecture}{4}{subsection.2.2}%
\contentsline {subsubsection}{\numberline {2.2.1}Unpipeline}{4}{subsubsection.2.2.1}%
\contentsline {subsubsection}{\numberline {2.2.2}Pipeline}{4}{subsubsection.2.2.2}%
\contentsline {subsection}{\numberline {2.3}Verilog}{4}{subsection.2.3}%
\contentsline {subsection}{\numberline {2.4}Simulation Tools}{5}{subsection.2.4}%
\contentsline {subsection}{\numberline {2.5}RISC-V Toolchain}{5}{subsection.2.5}%
\contentsline {subsubsection}{\numberline {2.5.1}Developping using Assembly Code}{5}{subsubsection.2.5.1}%
\contentsline {subsubsection}{\numberline {2.5.2}RISC-V GNU Compiler Toolchain}{5}{subsubsection.2.5.2}%
\contentsline {section}{\numberline {3}Design}{5}{section.3}%
\contentsline {subsection}{\numberline {3.1}Parameters}{5}{subsection.3.1}%
\contentsline {subsection}{\numberline {3.2}Unpipelined Design}{6}{subsection.3.2}%
\contentsline {subsection}{\numberline {3.3}Pipelined Design}{7}{subsection.3.3}%
\contentsline {subsubsection}{\numberline {3.3.1}IF Stage}{11}{subsubsection.3.3.1}%
\contentsline {paragraph}{\numberline {3.3.1.1}PC}{11}{paragraph.3.3.1.1}%
\contentsline {paragraph}{\numberline {3.3.1.2}Branch Predictor}{12}{paragraph.3.3.1.2}%
\contentsline {subsubsection}{\numberline {3.3.2}ID Stage}{13}{subsubsection.3.3.2}%
\contentsline {paragraph}{\numberline {3.3.2.1}Controller}{13}{paragraph.3.3.2.1}%
\contentsline {paragraph}{\numberline {3.3.2.2}Forward Controller}{15}{paragraph.3.3.2.2}%
\contentsline {paragraph}{\numberline {3.3.2.3}Stall Unit}{17}{paragraph.3.3.2.3}%
\contentsline {paragraph}{\numberline {3.3.2.4}2 Entries Muxes}{18}{paragraph.3.3.2.4}%
\contentsline {subsubsection}{\numberline {3.3.3}EX Stage}{18}{subsubsection.3.3.3}%
\contentsline {paragraph}{\numberline {3.3.3.1}Arithmetic Logic Unit}{18}{paragraph.3.3.3.1}%
\contentsline {paragraph}{\numberline {3.3.3.2}Branch Unit}{19}{paragraph.3.3.3.2}%
\contentsline {subsubsection}{\numberline {3.3.4}MEM Stage}{20}{subsubsection.3.3.4}%
\contentsline {paragraph}{\numberline {3.3.4.1}Load Store Unit}{20}{paragraph.3.3.4.1}%
\contentsline {subsubsection}{\numberline {3.3.5}WB Stage}{21}{subsubsection.3.3.5}%
\contentsline {paragraph}{\numberline {3.3.5.1}3 Entries Mux}{21}{paragraph.3.3.5.1}%
\contentsline {subsubsection}{\numberline {3.3.6}Pipeline Registers}{22}{subsubsection.3.3.6}%
\contentsline {subsubsection}{\numberline {3.3.7}ROM, RAM and Register File}{23}{subsubsection.3.3.7}%
\contentsline {paragraph}{\numberline {3.3.7.1}ROM}{23}{paragraph.3.3.7.1}%
\contentsline {paragraph}{\numberline {3.3.7.2}RAM}{24}{paragraph.3.3.7.2}%
\contentsline {paragraph}{\numberline {3.3.7.3}Register File}{24}{paragraph.3.3.7.3}%
\contentsline {section}{\numberline {4}Testing}{25}{section.4}%
\contentsline {subsection}{\numberline {4.1}Testbenches}{25}{subsection.4.1}%
\contentsline {subsection}{\numberline {4.2}Continuous Integration}{26}{subsection.4.2}%
\contentsline {section}{\numberline {5}Developing programs for the CPU}{27}{section.5}%
\contentsline {section}{\numberline {6}Conclusion}{29}{section.6}%
\contentsline {section}{References}{29}{section*.2}%
\contentsline {section}{\numberline {A}Detailed Pipelined CPU Design}{30}{appendix.A}%
