#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Apr 28 14:06:18 2023
# Process ID: 28800
# Current directory: C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent33752 C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Giga_Cluster\Giga_Cluster.xpr
# Log file: C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/vivado.log
# Journal file: C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster\vivado.jou
# Running On: Vamsi, OS: Windows, CPU Frequency: 2611 MHz, CPU Physical cores: 10, Host memory: 16832 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1705.895 ; gain = 277.637
update_compile_order -fileset sources_1
import_files -norecurse C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sim_1/new/Giga_tb.vhd w ]
add_files -fileset sim_1 C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sim_1/new/Giga_tb.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
import_files -norecurse {C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/MegaCluster2/MegaCluster2.srcs/sources_1/new/MegaCluster2.vhd C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/MegaCluster3/MegaCluster3.srcs/sources_1/new/MegaCluster3.vhd C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/MEgaCluster4/MegaCluster4.srcs/sources_1/new/MegaCluster4.vhd}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/sources_1/imports/new/Cluster.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/sources_1/imports/new/Cluster.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/Mega_Cluster.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/Mega_Cluster.vhd
import_files -force -norecurse C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Giga_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Giga_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Giga_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/Mega_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster'
ERROR: [VRFC 10-2987] 'mini_cluster' is not compiled in library 'xil_defaultlib' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/Mega_Cluster.vhd:75]
ERROR: [VRFC 10-2987] 'mini_cluster' is not compiled in library 'xil_defaultlib' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/Mega_Cluster.vhd:78]
ERROR: [VRFC 10-2987] 'mini_cluster' is not compiled in library 'xil_defaultlib' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/Mega_Cluster.vhd:90]
ERROR: [VRFC 10-2987] 'mini_cluster' is not compiled in library 'xil_defaultlib' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/Mega_Cluster.vhd:101]
ERROR: [VRFC 10-9458] unit 'behavioral' is ignored due to previous errors [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/Mega_Cluster.vhd:42]
INFO: [VRFC 10-8704] VHDL file 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/Mega_Cluster.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
import_files -norecurse {C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/imports/new/Cluster.vhd C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/imports/new/D_flipflop.vhd C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/imports/new/CU.vhd}
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Giga_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Giga_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Giga_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/D_flipflop.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'D_flipflop'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/sources_1/imports/new/D_flipflop.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'D_flipflop'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/CU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CU'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/sources_1/imports/new/CU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CU'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mini_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/Mega_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/Project2/MegaCluster2/MegaCluster2.srcs/sources_1/new/MegaCluster2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MegaCluster2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/Project2/MegaCluster3/MegaCluster3.srcs/sources_1/new/MegaCluster3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MegaCluster3'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/Project2/MEgaCluster4/MegaCluster4.srcs/sources_1/new/MegaCluster4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MegaCluster4'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/new/Giga_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Giga_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sim_1/new/Giga_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Giga_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Giga_tb_behav xil_defaultlib.Giga_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Giga_tb_behav xil_defaultlib.Giga_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-8944] expression has 40 elements; formal 'output' expects 16 [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sim_1/new/Giga_tb.vhd:45]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit giga_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Giga_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Giga_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Giga_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/Mega_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/new/Giga_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Giga_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sim_1/new/Giga_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Giga_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Giga_tb_behav xil_defaultlib.Giga_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Giga_tb_behav xil_defaultlib.Giga_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-8944] expression has 40 elements; formal 'output' expects 16 [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sim_1/new/Giga_tb.vhd:45]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit giga_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Giga_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Giga_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Giga_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sim_1/new/Giga_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Giga_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Giga_tb_behav xil_defaultlib.Giga_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Giga_tb_behav xil_defaultlib.Giga_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.MegaCluster2 [megacluster2_default]
Compiling architecture behavioral of entity xil_defaultlib.MegaCluster3 [megacluster3_default]
Compiling architecture behavioral of entity xil_defaultlib.MegaCluster4 [megacluster4_default]
Compiling architecture behavioral of entity xil_defaultlib.Giga_Cluster [giga_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.giga_tb
Built simulation snapshot Giga_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Giga_tb_behav -key {Behavioral:sim_1:Functional:Giga_tb} -tclbatch {Giga_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Giga_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Giga_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1819.664 ; gain = 30.602
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Giga_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Giga_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Giga_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/Mega_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/new/Giga_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Giga_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sim_1/new/Giga_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Giga_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Giga_tb_behav xil_defaultlib.Giga_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Giga_tb_behav xil_defaultlib.Giga_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.MegaCluster2 [megacluster2_default]
Compiling architecture behavioral of entity xil_defaultlib.MegaCluster3 [megacluster3_default]
Compiling architecture behavioral of entity xil_defaultlib.MegaCluster4 [megacluster4_default]
Compiling architecture behavioral of entity xil_defaultlib.Giga_Cluster [giga_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.giga_tb
Built simulation snapshot Giga_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Giga_tb_behav -key {Behavioral:sim_1:Functional:Giga_tb} -tclbatch {Giga_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Giga_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Giga_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1846.172 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: Giga_Cluster
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2747.160 ; gain = 416.922
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Giga_Cluster' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/new/Giga_Cluster.vhd:43]
INFO: [Synth 8-638] synthesizing module 'Mega_Cluster' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/Mega_Cluster.vhd:42]
INFO: [Synth 8-638] synthesizing module 'Mini_Cluster' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/Cluster.vhd:47]
INFO: [Synth 8-638] synthesizing module 'CU' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/CU.vhd:48]
INFO: [Synth 8-638] synthesizing module 'D_flipflop' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/D_flipflop.vhd:41]
WARNING: [Synth 8-614] signal 'curr_val' is read in the process but is not in the sensitivity list [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/D_flipflop.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'D_flipflop' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/D_flipflop.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/CU.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'CU' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/CU.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'Mini_Cluster' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/Cluster.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'Mega_Cluster' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/Mega_Cluster.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MegaCluster2' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/Project2/MegaCluster2/MegaCluster2.srcs/sources_1/new/MegaCluster2.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'MegaCluster2' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/Project2/MegaCluster2/MegaCluster2.srcs/sources_1/new/MegaCluster2.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MegaCluster3' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/Project2/MegaCluster3/MegaCluster3.srcs/sources_1/new/MegaCluster3.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'MegaCluster3' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/Project2/MegaCluster3/MegaCluster3.srcs/sources_1/new/MegaCluster3.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MegaCluster4' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/Project2/MEgaCluster4/MegaCluster4.srcs/sources_1/new/MegaCluster4.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'MegaCluster4' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/Project2/MEgaCluster4/MegaCluster4.srcs/sources_1/new/MegaCluster4.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Giga_Cluster' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/new/Giga_Cluster.vhd:43]
WARNING: [Synth 8-7129] Port C[2] in module CU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2825.039 ; gain = 494.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2842.953 ; gain = 512.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2842.953 ; gain = 512.715
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2842.953 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2963.137 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3008.254 ; gain = 678.016
21 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 3008.254 ; gain = 1162.082
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Giga_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Giga_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Giga_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/new/Giga_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Giga_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sim_1/new/Giga_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Giga_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Giga_tb_behav xil_defaultlib.Giga_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Giga_tb_behav xil_defaultlib.Giga_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.MegaCluster2 [megacluster2_default]
Compiling architecture behavioral of entity xil_defaultlib.MegaCluster3 [megacluster3_default]
Compiling architecture behavioral of entity xil_defaultlib.MegaCluster4 [megacluster4_default]
Compiling architecture behavioral of entity xil_defaultlib.Giga_Cluster [giga_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.giga_tb
Built simulation snapshot Giga_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Giga_tb_behav -key {Behavioral:sim_1:Functional:Giga_tb} -tclbatch {Giga_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Giga_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Giga_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3017.059 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Giga_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Giga_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Giga_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/new/Giga_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Giga_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sim_1/new/Giga_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Giga_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Giga_tb_behav xil_defaultlib.Giga_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Giga_tb_behav xil_defaultlib.Giga_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.MegaCluster2 [megacluster2_default]
Compiling architecture behavioral of entity xil_defaultlib.MegaCluster3 [megacluster3_default]
Compiling architecture behavioral of entity xil_defaultlib.MegaCluster4 [megacluster4_default]
Compiling architecture behavioral of entity xil_defaultlib.Giga_Cluster [giga_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.giga_tb
Built simulation snapshot Giga_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Giga_tb_behav -key {Behavioral:sim_1:Functional:Giga_tb} -tclbatch {Giga_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Giga_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Giga_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3040.031 ; gain = 22.031
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Giga_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Giga_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Giga_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/Mega_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/new/Giga_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Giga_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sim_1/new/Giga_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Giga_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Giga_tb_behav xil_defaultlib.Giga_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Giga_tb_behav xil_defaultlib.Giga_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.MegaCluster2 [megacluster2_default]
Compiling architecture behavioral of entity xil_defaultlib.MegaCluster3 [megacluster3_default]
Compiling architecture behavioral of entity xil_defaultlib.MegaCluster4 [megacluster4_default]
Compiling architecture behavioral of entity xil_defaultlib.Giga_Cluster [giga_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.giga_tb
Built simulation snapshot Giga_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Giga_tb_behav -key {Behavioral:sim_1:Functional:Giga_tb} -tclbatch {Giga_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Giga_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Giga_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
export_ip_user_files -of_objects  [get_files C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/sources_1/imports/new/CU.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/sources_1/imports/new/CU.vhd
export_ip_user_files -of_objects  [get_files C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/sources_1/imports/new/D_flipflop.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/sources_1/imports/new/D_flipflop.vhd
remove_files  C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/sources_1/imports/new/CU.vhd
WARNING: [Vivado 12-818] No files matched 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/sources_1/imports/new/CU.vhd'
file delete -force C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/sources_1/imports/new/CU.vhd
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Giga_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Giga_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Giga_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/Project2/MegaCluster2/MegaCluster2.srcs/sources_1/new/MegaCluster2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MegaCluster2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/Project2/MegaCluster3/MegaCluster3.srcs/sources_1/new/MegaCluster3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MegaCluster3'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/new/Giga_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Giga_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sim_1/new/Giga_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Giga_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Giga_tb_behav xil_defaultlib.Giga_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Giga_tb_behav xil_defaultlib.Giga_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.MegaCluster2 [megacluster2_default]
Compiling architecture behavioral of entity xil_defaultlib.MegaCluster3 [megacluster3_default]
Compiling architecture behavioral of entity xil_defaultlib.MegaCluster4 [megacluster4_default]
Compiling architecture behavioral of entity xil_defaultlib.Giga_Cluster [giga_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.giga_tb
Built simulation snapshot Giga_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Giga_tb_behav -key {Behavioral:sim_1:Functional:Giga_tb} -tclbatch {Giga_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Giga_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Giga_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Giga_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Giga_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Giga_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/Project2/MegaCluster2/MegaCluster2.srcs/sources_1/new/MegaCluster2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MegaCluster2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/Project2/MegaCluster3/MegaCluster3.srcs/sources_1/new/MegaCluster3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MegaCluster3'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/new/Giga_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Giga_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sim_1/new/Giga_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Giga_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Giga_tb_behav xil_defaultlib.Giga_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Giga_tb_behav xil_defaultlib.Giga_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.MegaCluster2 [megacluster2_default]
Compiling architecture behavioral of entity xil_defaultlib.MegaCluster3 [megacluster3_default]
Compiling architecture behavioral of entity xil_defaultlib.MegaCluster4 [megacluster4_default]
Compiling architecture behavioral of entity xil_defaultlib.Giga_Cluster [giga_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.giga_tb
Built simulation snapshot Giga_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Giga_tb_behav -key {Behavioral:sim_1:Functional:Giga_tb} -tclbatch {Giga_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Giga_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Giga_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3044.352 ; gain = 0.504
close_sim
INFO: [Simtcl 6-16] Simulation closed
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 3076.121 ; gain = 31.770
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Giga_Cluster' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/new/Giga_Cluster.vhd:43]
WARNING: [Synth 8-614] signal 'INPUT5' is read in the process but is not in the sensitivity list [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/new/Giga_Cluster.vhd:59]
INFO: [Synth 8-638] synthesizing module 'Mega_Cluster' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/Mega_Cluster.vhd:42]
INFO: [Synth 8-638] synthesizing module 'Mini_Cluster' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/Cluster.vhd:47]
INFO: [Synth 8-638] synthesizing module 'CU' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/CU.vhd:48]
INFO: [Synth 8-638] synthesizing module 'D_flipflop' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/D_flipflop.vhd:41]
WARNING: [Synth 8-614] signal 'curr_val' is read in the process but is not in the sensitivity list [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/D_flipflop.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'D_flipflop' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/D_flipflop.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/CU.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'CU' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/CU.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'Mini_Cluster' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/Cluster.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'Mega_Cluster' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/Mega_Cluster.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MegaCluster2' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/Project2/MegaCluster2/MegaCluster2.srcs/sources_1/new/MegaCluster2.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'MegaCluster2' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/Project2/MegaCluster2/MegaCluster2.srcs/sources_1/new/MegaCluster2.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MegaCluster3' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/Project2/MegaCluster3/MegaCluster3.srcs/sources_1/new/MegaCluster3.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'MegaCluster3' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/Project2/MegaCluster3/MegaCluster3.srcs/sources_1/new/MegaCluster3.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MegaCluster4' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/Project2/MEgaCluster4/MegaCluster4.srcs/sources_1/new/MegaCluster4.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'MegaCluster4' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/Project2/MEgaCluster4/MegaCluster4.srcs/sources_1/new/MegaCluster4.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Giga_Cluster' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/new/Giga_Cluster.vhd:43]
WARNING: [Synth 8-7129] Port C[2] in module CU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3165.602 ; gain = 121.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3186.469 ; gain = 142.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3186.469 ; gain = 142.117
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 3200.988 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3200.988 ; gain = 156.637
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Giga_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Giga_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Giga_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/new/Giga_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Giga_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sim_1/new/Giga_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Giga_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Giga_tb_behav xil_defaultlib.Giga_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Giga_tb_behav xil_defaultlib.Giga_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.MegaCluster2 [megacluster2_default]
Compiling architecture behavioral of entity xil_defaultlib.MegaCluster3 [megacluster3_default]
Compiling architecture behavioral of entity xil_defaultlib.MegaCluster4 [megacluster4_default]
Compiling architecture behavioral of entity xil_defaultlib.Giga_Cluster [giga_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.giga_tb
Built simulation snapshot Giga_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Giga_tb_behav -key {Behavioral:sim_1:Functional:Giga_tb} -tclbatch {Giga_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Giga_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Giga_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3200.988 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Giga_Cluster' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/new/Giga_Cluster.vhd:43]
WARNING: [Synth 8-614] signal 'INPUT5' is read in the process but is not in the sensitivity list [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/new/Giga_Cluster.vhd:59]
INFO: [Synth 8-638] synthesizing module 'Mega_Cluster' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/Mega_Cluster.vhd:42]
INFO: [Synth 8-638] synthesizing module 'Mini_Cluster' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/Cluster.vhd:47]
INFO: [Synth 8-638] synthesizing module 'CU' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/CU.vhd:48]
INFO: [Synth 8-638] synthesizing module 'D_flipflop' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/D_flipflop.vhd:41]
WARNING: [Synth 8-614] signal 'curr_val' is read in the process but is not in the sensitivity list [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/D_flipflop.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'D_flipflop' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/D_flipflop.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/CU.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'CU' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/CU.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'Mini_Cluster' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/Cluster.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'Mega_Cluster' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/Mega_Cluster.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MegaCluster2' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/Project2/MegaCluster2/MegaCluster2.srcs/sources_1/new/MegaCluster2.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'MegaCluster2' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/Project2/MegaCluster2/MegaCluster2.srcs/sources_1/new/MegaCluster2.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MegaCluster3' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/Project2/MegaCluster3/MegaCluster3.srcs/sources_1/new/MegaCluster3.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'MegaCluster3' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/Project2/MegaCluster3/MegaCluster3.srcs/sources_1/new/MegaCluster3.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MegaCluster4' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/Project2/MEgaCluster4/MegaCluster4.srcs/sources_1/new/MegaCluster4.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'MegaCluster4' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/Project2/MEgaCluster4/MegaCluster4.srcs/sources_1/new/MegaCluster4.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Giga_Cluster' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/new/Giga_Cluster.vhd:43]
WARNING: [Synth 8-7129] Port C[2] in module CU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3200.988 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3216.129 ; gain = 15.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3216.129 ; gain = 15.141
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 3230.461 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3230.461 ; gain = 29.473
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3230.461 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Giga_Cluster' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/new/Giga_Cluster.vhd:43]
INFO: [Synth 8-638] synthesizing module 'Mega_Cluster' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/Mega_Cluster.vhd:42]
INFO: [Synth 8-638] synthesizing module 'Mini_Cluster' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/Cluster.vhd:47]
INFO: [Synth 8-638] synthesizing module 'CU' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/CU.vhd:48]
INFO: [Synth 8-638] synthesizing module 'D_flipflop' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/D_flipflop.vhd:41]
WARNING: [Synth 8-614] signal 'curr_val' is read in the process but is not in the sensitivity list [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/D_flipflop.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'D_flipflop' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/D_flipflop.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/CU.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'CU' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/CU.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'Mini_Cluster' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/Cluster.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'Mega_Cluster' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/Mega_Cluster.vhd:42]
ERROR: [Synth 8-690] width mismatch in assignment; target has 40 bits, source has 32 bits [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/new/Giga_Cluster.vhd:77]
ERROR: [Synth 8-285] failed synthesizing module 'Giga_Cluster' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/new/Giga_Cluster.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3230.461 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3230.461 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Giga_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Giga_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Giga_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/Mega_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/Project2/MegaCluster2/MegaCluster2.srcs/sources_1/new/MegaCluster2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MegaCluster2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/new/Giga_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Giga_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sim_1/new/Giga_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Giga_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Giga_tb_behav xil_defaultlib.Giga_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Giga_tb_behav xil_defaultlib.Giga_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-666] expression has 32 elements; expected 40 [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/new/Giga_Cluster.vhd:77]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit giga_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Giga_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Giga_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Giga_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/new/Giga_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Giga_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sim_1/new/Giga_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Giga_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Giga_tb_behav xil_defaultlib.Giga_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Giga_tb_behav xil_defaultlib.Giga_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.MegaCluster2 [megacluster2_default]
Compiling architecture behavioral of entity xil_defaultlib.MegaCluster3 [megacluster3_default]
Compiling architecture behavioral of entity xil_defaultlib.MegaCluster4 [megacluster4_default]
Compiling architecture behavioral of entity xil_defaultlib.Giga_Cluster [giga_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.giga_tb
Built simulation snapshot Giga_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Giga_tb_behav -key {Behavioral:sim_1:Functional:Giga_tb} -tclbatch {Giga_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Giga_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Giga_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3235.457 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: Giga_Cluster
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 3235.457 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Giga_Cluster' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/new/Giga_Cluster.vhd:43]
INFO: [Synth 8-638] synthesizing module 'Mega_Cluster' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/Mega_Cluster.vhd:42]
INFO: [Synth 8-638] synthesizing module 'Mini_Cluster' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/Cluster.vhd:47]
INFO: [Synth 8-638] synthesizing module 'CU' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/CU.vhd:48]
INFO: [Synth 8-638] synthesizing module 'D_flipflop' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/D_flipflop.vhd:41]
WARNING: [Synth 8-614] signal 'curr_val' is read in the process but is not in the sensitivity list [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/D_flipflop.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'D_flipflop' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/D_flipflop.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/CU.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'CU' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/CU.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'Mini_Cluster' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/Cluster.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'Mega_Cluster' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/Mega_Cluster.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MegaCluster2' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/Project2/MegaCluster2/MegaCluster2.srcs/sources_1/new/MegaCluster2.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'MegaCluster2' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/Project2/MegaCluster2/MegaCluster2.srcs/sources_1/new/MegaCluster2.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MegaCluster3' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/Project2/MegaCluster3/MegaCluster3.srcs/sources_1/new/MegaCluster3.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'MegaCluster3' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/Project2/MegaCluster3/MegaCluster3.srcs/sources_1/new/MegaCluster3.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MegaCluster4' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/Project2/MEgaCluster4/MegaCluster4.srcs/sources_1/new/MegaCluster4.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'MegaCluster4' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/Project2/MEgaCluster4/MegaCluster4.srcs/sources_1/new/MegaCluster4.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Giga_Cluster' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/new/Giga_Cluster.vhd:43]
WARNING: [Synth 8-7129] Port C[2] in module CU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3235.457 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3235.457 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3235.457 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 3235.457 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3235.457 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3235.457 ; gain = 0.000
20 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3235.457 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3235.457 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Giga_Cluster' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/new/Giga_Cluster.vhd:43]
INFO: [Synth 8-638] synthesizing module 'Mega_Cluster' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/Mega_Cluster.vhd:42]
INFO: [Synth 8-638] synthesizing module 'Mini_Cluster' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/Cluster.vhd:47]
INFO: [Synth 8-638] synthesizing module 'CU' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/CU.vhd:48]
INFO: [Synth 8-638] synthesizing module 'D_flipflop' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/D_flipflop.vhd:41]
WARNING: [Synth 8-614] signal 'curr_val' is read in the process but is not in the sensitivity list [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/D_flipflop.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'D_flipflop' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/D_flipflop.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/CU.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'CU' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/CU.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'Mini_Cluster' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/Cluster.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'Mega_Cluster' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/Mega_Cluster.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MegaCluster2' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/Project2/MegaCluster2/MegaCluster2.srcs/sources_1/new/MegaCluster2.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'MegaCluster2' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/Project2/MegaCluster2/MegaCluster2.srcs/sources_1/new/MegaCluster2.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MegaCluster3' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/Project2/MegaCluster3/MegaCluster3.srcs/sources_1/new/MegaCluster3.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'MegaCluster3' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/Project2/MegaCluster3/MegaCluster3.srcs/sources_1/new/MegaCluster3.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MegaCluster4' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/Project2/MEgaCluster4/MegaCluster4.srcs/sources_1/new/MegaCluster4.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'MegaCluster4' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/Project2/MEgaCluster4/MegaCluster4.srcs/sources_1/new/MegaCluster4.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Giga_Cluster' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/new/Giga_Cluster.vhd:43]
WARNING: [Synth 8-7129] Port C[2] in module CU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3235.457 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3244.258 ; gain = 8.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3244.258 ; gain = 8.801
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 3258.660 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3258.660 ; gain = 23.203
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Giga_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Giga_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Giga_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/Mega_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/new/Giga_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Giga_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sim_1/new/Giga_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Giga_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Giga_tb_behav xil_defaultlib.Giga_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Giga_tb_behav xil_defaultlib.Giga_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.MegaCluster2 [megacluster2_default]
Compiling architecture behavioral of entity xil_defaultlib.MegaCluster3 [megacluster3_default]
Compiling architecture behavioral of entity xil_defaultlib.MegaCluster4 [megacluster4_default]
Compiling architecture behavioral of entity xil_defaultlib.Giga_Cluster [giga_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.giga_tb
Built simulation snapshot Giga_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Giga_tb_behav -key {Behavioral:sim_1:Functional:Giga_tb} -tclbatch {Giga_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Giga_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Giga_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3271.859 ; gain = 13.199
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: Giga_Cluster
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3271.859 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Giga_Cluster' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/new/Giga_Cluster.vhd:43]
INFO: [Synth 8-638] synthesizing module 'Mega_Cluster' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/Mega_Cluster.vhd:42]
INFO: [Synth 8-638] synthesizing module 'Mini_Cluster' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/Cluster.vhd:47]
INFO: [Synth 8-638] synthesizing module 'CU' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/CU.vhd:48]
INFO: [Synth 8-638] synthesizing module 'D_flipflop' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/D_flipflop.vhd:41]
WARNING: [Synth 8-614] signal 'curr_val' is read in the process but is not in the sensitivity list [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/D_flipflop.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'D_flipflop' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/D_flipflop.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/CU.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'CU' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/CU.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'Mini_Cluster' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/Cluster.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'Mega_Cluster' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/Mega_Cluster.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MegaCluster2' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/Project2/MegaCluster2/MegaCluster2.srcs/sources_1/new/MegaCluster2.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'MegaCluster2' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/Project2/MegaCluster2/MegaCluster2.srcs/sources_1/new/MegaCluster2.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MegaCluster3' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/Project2/MegaCluster3/MegaCluster3.srcs/sources_1/new/MegaCluster3.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'MegaCluster3' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/Project2/MegaCluster3/MegaCluster3.srcs/sources_1/new/MegaCluster3.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MegaCluster4' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/Project2/MEgaCluster4/MegaCluster4.srcs/sources_1/new/MegaCluster4.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'MegaCluster4' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/Project2/MEgaCluster4/MegaCluster4.srcs/sources_1/new/MegaCluster4.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Giga_Cluster' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/new/Giga_Cluster.vhd:43]
WARNING: [Synth 8-7129] Port C[2] in module CU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3271.859 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3271.859 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3271.859 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 3271.859 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3271.859 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3271.859 ; gain = 0.000
20 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3271.859 ; gain = 0.000
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Giga_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Giga_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Giga_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/Mega_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/new/Giga_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Giga_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sim_1/new/Giga_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Giga_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Giga_tb_behav xil_defaultlib.Giga_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Giga_tb_behav xil_defaultlib.Giga_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.MegaCluster2 [megacluster2_default]
Compiling architecture behavioral of entity xil_defaultlib.MegaCluster3 [megacluster3_default]
Compiling architecture behavioral of entity xil_defaultlib.MegaCluster4 [megacluster4_default]
Compiling architecture behavioral of entity xil_defaultlib.Giga_Cluster [giga_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.giga_tb
Built simulation snapshot Giga_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Giga_tb_behav -key {Behavioral:sim_1:Functional:Giga_tb} -tclbatch {Giga_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Giga_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Giga_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3276.078 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Giga_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Giga_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Giga_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/Mega_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/new/Giga_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Giga_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sim_1/new/Giga_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Giga_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Giga_tb_behav xil_defaultlib.Giga_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Giga_tb_behav xil_defaultlib.Giga_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.MegaCluster2 [megacluster2_default]
Compiling architecture behavioral of entity xil_defaultlib.MegaCluster3 [megacluster3_default]
Compiling architecture behavioral of entity xil_defaultlib.MegaCluster4 [megacluster4_default]
Compiling architecture behavioral of entity xil_defaultlib.Giga_Cluster [giga_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.giga_tb
Built simulation snapshot Giga_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Giga_tb_behav -key {Behavioral:sim_1:Functional:Giga_tb} -tclbatch {Giga_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Giga_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Giga_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3276.078 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Giga_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Giga_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Giga_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/Mega_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/new/Giga_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Giga_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sim_1/new/Giga_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Giga_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Giga_tb_behav xil_defaultlib.Giga_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Giga_tb_behav xil_defaultlib.Giga_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.MegaCluster2 [megacluster2_default]
Compiling architecture behavioral of entity xil_defaultlib.MegaCluster3 [megacluster3_default]
Compiling architecture behavioral of entity xil_defaultlib.MegaCluster4 [megacluster4_default]
Compiling architecture behavioral of entity xil_defaultlib.Giga_Cluster [giga_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.giga_tb
Built simulation snapshot Giga_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Giga_tb_behav -key {Behavioral:sim_1:Functional:Giga_tb} -tclbatch {Giga_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Giga_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Giga_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3276.078 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Giga_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Giga_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Giga_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/Project2/MegaCluster2/MegaCluster2.srcs/sources_1/new/MegaCluster2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MegaCluster2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/Project2/MegaCluster3/MegaCluster3.srcs/sources_1/new/MegaCluster3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MegaCluster3'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/Project2/MEgaCluster4/MegaCluster4.srcs/sources_1/new/MegaCluster4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MegaCluster4'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/new/Giga_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Giga_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sim_1/new/Giga_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Giga_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Giga_tb_behav xil_defaultlib.Giga_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Giga_tb_behav xil_defaultlib.Giga_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.MegaCluster2 [megacluster2_default]
Compiling architecture behavioral of entity xil_defaultlib.MegaCluster3 [megacluster3_default]
Compiling architecture behavioral of entity xil_defaultlib.MegaCluster4 [megacluster4_default]
Compiling architecture behavioral of entity xil_defaultlib.Giga_Cluster [giga_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.giga_tb
Built simulation snapshot Giga_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Giga_tb_behav -key {Behavioral:sim_1:Functional:Giga_tb} -tclbatch {Giga_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Giga_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Giga_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3276.078 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Giga_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Giga_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Giga_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/Project2/MegaCluster3/MegaCluster3.srcs/sources_1/new/MegaCluster3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MegaCluster3'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/new/Giga_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Giga_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sim_1/new/Giga_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Giga_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Giga_tb_behav xil_defaultlib.Giga_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Giga_tb_behav xil_defaultlib.Giga_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.MegaCluster2 [megacluster2_default]
Compiling architecture behavioral of entity xil_defaultlib.MegaCluster3 [megacluster3_default]
Compiling architecture behavioral of entity xil_defaultlib.MegaCluster4 [megacluster4_default]
Compiling architecture behavioral of entity xil_defaultlib.Giga_Cluster [giga_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.giga_tb
Built simulation snapshot Giga_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Giga_tb_behav -key {Behavioral:sim_1:Functional:Giga_tb} -tclbatch {Giga_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Giga_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Giga_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3276.078 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: Giga_Cluster
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3276.078 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Giga_Cluster' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/new/Giga_Cluster.vhd:43]
INFO: [Synth 8-638] synthesizing module 'Mega_Cluster' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/Mega_Cluster.vhd:42]
INFO: [Synth 8-638] synthesizing module 'Mini_Cluster' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/Cluster.vhd:47]
INFO: [Synth 8-638] synthesizing module 'CU' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/CU.vhd:48]
INFO: [Synth 8-638] synthesizing module 'D_flipflop' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/D_flipflop.vhd:41]
WARNING: [Synth 8-614] signal 'curr_val' is read in the process but is not in the sensitivity list [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/D_flipflop.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'D_flipflop' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/D_flipflop.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/CU.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'CU' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/CU.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'Mini_Cluster' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/Cluster.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'Mega_Cluster' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/new/Mega_Cluster.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MegaCluster2' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/Project2/MegaCluster2/MegaCluster2.srcs/sources_1/new/MegaCluster2.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'MegaCluster2' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/Project2/MegaCluster2/MegaCluster2.srcs/sources_1/new/MegaCluster2.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MegaCluster3' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/Project2/MegaCluster3/MegaCluster3.srcs/sources_1/new/MegaCluster3.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'MegaCluster3' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/Project2/MegaCluster3/MegaCluster3.srcs/sources_1/new/MegaCluster3.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MegaCluster4' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/Project2/MEgaCluster4/MegaCluster4.srcs/sources_1/new/MegaCluster4.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'MegaCluster4' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/imports/Project2/MEgaCluster4/MegaCluster4.srcs/sources_1/new/MegaCluster4.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Giga_Cluster' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/new/Giga_Cluster.vhd:43]
WARNING: [Synth 8-7129] Port C[2] in module CU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3276.078 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3276.078 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3276.078 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 3276.078 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3276.078 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3276.078 ; gain = 0.000
20 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3276.078 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Giga_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Giga_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Giga_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sources_1/new/Giga_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Giga_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sim_1/new/Giga_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Giga_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Giga_tb_behav xil_defaultlib.Giga_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Giga_tb_behav xil_defaultlib.Giga_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.MegaCluster2 [megacluster2_default]
Compiling architecture behavioral of entity xil_defaultlib.MegaCluster3 [megacluster3_default]
Compiling architecture behavioral of entity xil_defaultlib.MegaCluster4 [megacluster4_default]
Compiling architecture behavioral of entity xil_defaultlib.Giga_Cluster [giga_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.giga_tb
Built simulation snapshot Giga_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Giga_tb_behav -key {Behavioral:sim_1:Functional:Giga_tb} -tclbatch {Giga_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Giga_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Giga_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 3336.230 ; gain = 9.188
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Giga_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Giga_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Giga_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.srcs/sim_1/new/Giga_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Giga_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Giga_tb_behav xil_defaultlib.Giga_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Giga_tb_behav xil_defaultlib.Giga_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.MegaCluster2 [megacluster2_default]
Compiling architecture behavioral of entity xil_defaultlib.MegaCluster3 [megacluster3_default]
Compiling architecture behavioral of entity xil_defaultlib.MegaCluster4 [megacluster4_default]
Compiling architecture behavioral of entity xil_defaultlib.Giga_Cluster [giga_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.giga_tb
Built simulation snapshot Giga_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Giga_tb_behav -key {Behavioral:sim_1:Functional:Giga_tb} -tclbatch {Giga_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Giga_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Giga_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3349.730 ; gain = 13.500
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Giga_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Giga_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Giga_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Giga_tb_behav xil_defaultlib.Giga_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Giga_tb_behav xil_defaultlib.Giga_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Giga_Cluster/Giga_Cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Giga_tb_behav -key {Behavioral:sim_1:Functional:Giga_tb} -tclbatch {Giga_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Giga_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Giga_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3349.730 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue May  2 20:24:49 2023...
