# Note:
The simulation output files are attached in this folder, which show the following
1. start_bit.jpg: The beginning of the transmission session
2. interrupt.jpg: The interrupt generated, leads to the same sample being resent
3. recv_data.jpg: The data being sampled 16 times and then stored in a register at the negative clock edge
4. recv_data_reg.jpg: The data register storing the values being received.
