

================================================================
== Vitis HLS Report for 'mod_exp'
================================================================
* Date:           Thu Dec  5 16:42:34 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        rsa_opt1_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.882 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   197121|   393473|  1.971 ms|  3.935 ms|  197121|  393473|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------+-------------+---------+---------+----------+----------+-----+-----+---------+
        |                       |             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |        Instance       |    Module   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------+-------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_mod_product_fu_72  |mod_product  |      766|      766|  7.660 us|  7.660 us|    1|    1|      yes|
        +-----------------------+-------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-----------+---------+---------+------------+-----------+-----------+------+----------+
        |           |  Latency (cycles) |  Iteration |  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |   Latency  |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+------------+-----------+-----------+------+----------+
        |- MOD_EXP  |   197120|   393472|  770 ~ 1537|          -|          -|   256|        no|
        +-----------+---------+---------+------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|      29|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|  991329|  398976|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|    2752|    -|
|Register         |        -|    -|    2838|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|  994167|  401757|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      280|  220|  106400|   53200|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|     934|     755|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+-------------+---------+----+--------+--------+-----+
    |        Instance       |    Module   | BRAM_18K| DSP|   FF   |   LUT  | URAM|
    +-----------------------+-------------+---------+----+--------+--------+-----+
    |grp_mod_product_fu_72  |mod_product  |        0|   0|  991329|  398976|    0|
    +-----------------------+-------------+---------+----+--------+--------+-----+
    |Total                  |             |        0|   0|  991329|  398976|    0|
    +-----------------------+-------------+---------+----+--------+--------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |i_2_fu_126_p2                    |         +|   0|  0|  14|           9|           1|
    |ap_predicate_op1563_call_state2  |       and|   0|  0|   2|           1|           1|
    |icmp_ln42_fu_120_p2              |      icmp|   0|  0|  11|           9|          10|
    |ap_block_state1                  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  29|          20|          13|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+------+-----------+-----+-----------+
    |           Name          |  LUT | Input Size| Bits| Total Bits|
    +-------------------------+------+-----------+-----+-----------+
    |ap_NS_fsm                |  2693|       1539|    1|       1539|
    |ap_done                  |     9|          2|    1|          2|
    |grp_mod_product_fu_72_a  |    14|          3|  256|        768|
    |i_fu_42                  |     9|          2|    9|         18|
    |m_V_fu_50                |     9|          2|  256|        512|
    |shr_i4_fu_46             |     9|          2|  256|        512|
    |t_fu_38                  |     9|          2|  256|        512|
    +-------------------------+------+-----------+-----+-----------+
    |Total                    |  2752|       1552| 1035|       3863|
    +-------------------------+------+-----------+-----+-----------+

    * Register: 
    +----------------------+------+----+------+-----------+
    |         Name         |  FF  | LUT| Bits | Const Bits|
    +----------------------+------+----+------+-----------+
    |ap_CS_fsm             |  1538|   0|  1538|          0|
    |ap_done_reg           |     1|   0|     1|          0|
    |i_2_reg_205           |     9|   0|     9|          0|
    |i_fu_42               |     9|   0|     9|          0|
    |m_V_1277_reg_219      |   256|   0|   256|          0|
    |m_V_fu_50             |   256|   0|   256|          0|
    |ref_tmp3_reg_224      |   256|   0|   256|          0|
    |shr_i4_fu_46          |   256|   0|   256|          0|
    |t_fu_38               |   256|   0|   256|          0|
    |trunc_ln1497_reg_210  |     1|   0|     1|          0|
    +----------------------+------+----+------+-----------+
    |Total                 |  2838|   0|  2838|          0|
    +----------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|       mod_exp|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|       mod_exp|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|       mod_exp|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|       mod_exp|  return value|
|ap_continue  |   in|    1|  ap_ctrl_hs|       mod_exp|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|       mod_exp|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|       mod_exp|  return value|
|ap_return    |  out|  256|  ap_ctrl_hs|       mod_exp|  return value|
|y            |   in|  256|     ap_none|             y|        scalar|
|d            |   in|  256|     ap_none|             d|        scalar|
|N            |   in|  256|     ap_none|             N|        scalar|
+-------------+-----+-----+------------+--------------+--------------+

