<paper id="1599313551"><title>Formal Verification of Digital Circuits Using Symbolic Ternary System Models</title><year>1990</year><authors><author org="Carnegie - Mellon University#TAB#" id="2472051909">Randal E. Bryant</author><author org="University of British Columbia, #TAB#" id="1833467962">Carl-Johan H. Seger</author></authors><n_citation>64</n_citation><doc_type>Conference</doc_type><references><reference>1666015432</reference><reference>1983253480</reference><reference>1986780597</reference><reference>2010065567</reference><reference>2023808162</reference><reference>2063169916</reference><reference>2080267935</reference><reference>2110210775</reference><reference>2117189826</reference><reference>2137557050</reference><reference>2147051650</reference><reference>2150119568</reference></references><venue id="1162450063" type="C">Computer Aided Verification</venue><doi>10.1007/BFb0023717</doi><keywords><keyword weight="0.54925">Formal equivalence checking</keyword><keyword weight="0.52052">Digital electronics</keyword><keyword weight="0.55444">Boolean circuit</keyword><keyword weight="0.53642">Sequential logic</keyword><keyword weight="0.43869">Computer science</keyword><keyword weight="0.4616">Algorithm</keyword><keyword weight="0.45447">Theoretical computer science</keyword><keyword weight="0.51475">Logic simulation</keyword><keyword weight="0.53837">High-level verification</keyword><keyword weight="0.53348">Asynchronous circuit</keyword><keyword weight="0.54319">Formal verification</keyword></keywords><publisher>Springer, Berlin, Heidelberg</publisher><abstract>Ternary system modeling involves extending the traditional set of binary values {0, 1} with a third value X indicating an unknown or indeterminate condition. By making this extension, we can model a wider range of circuit phenomena. We can also efficiently verify sequential circuits in which the effect of a given operation depends on only a subset of the total system state.</abstract></paper>