Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Nov  9 15:15:40 2020
| Host         : DESKTOP-PH469GS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file combination_lock_timing_summary_routed.rpt -pb combination_lock_timing_summary_routed.pb -rpx combination_lock_timing_summary_routed.rpx -warn_on_violation
| Design       : combination_lock
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (45)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (9)
5. checking no_input_delay (7)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (45)
-------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: U1/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: U1/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: U1/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: U1/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: U1/FSM_onehot_state_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (9)
------------------------------------------------
 There are 9 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     18.016        0.000                      0                   11        0.185        0.000                      0                   11        7.500        0.000                       0                    15  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 8.000}      20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        18.016        0.000                      0                   11        0.185        0.000                      0                   11        7.500        0.000                       0                    15  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       18.016ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.016ns  (required time - arrival time)
  Source:                 syncC/buff2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            U1/FSM_onehot_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.359ns  (logic 0.518ns (38.120%)  route 0.841ns (61.880%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 24.972 - 20.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  Clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.741     5.410    syncC/Clk_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  syncC/buff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.518     5.928 r  syncC/buff2_reg/Q
                         net (fo=5, routed)           0.841     6.769    U1/O3
    SLICE_X40Y48         FDSE                                         r  U1/FSM_onehot_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  Clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.580    24.973    U1/Clk_IBUF_BUFG
    SLICE_X40Y48         FDSE                                         r  U1/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.277    25.249    
                         clock uncertainty           -0.035    25.214    
    SLICE_X40Y48         FDSE (Setup_fdse_C_S)       -0.429    24.785    U1/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         24.785    
                         arrival time                          -6.769    
  -------------------------------------------------------------------
                         slack                                 18.016    

Slack (MET) :             18.016ns  (required time - arrival time)
  Source:                 syncC/buff2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            U1/FSM_onehot_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.359ns  (logic 0.518ns (38.120%)  route 0.841ns (61.880%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 24.972 - 20.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  Clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.741     5.410    syncC/Clk_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  syncC/buff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.518     5.928 r  syncC/buff2_reg/Q
                         net (fo=5, routed)           0.841     6.769    U1/O3
    SLICE_X40Y48         FDRE                                         r  U1/FSM_onehot_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  Clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.580    24.973    U1/Clk_IBUF_BUFG
    SLICE_X40Y48         FDRE                                         r  U1/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.277    25.249    
                         clock uncertainty           -0.035    25.214    
    SLICE_X40Y48         FDRE (Setup_fdre_C_R)       -0.429    24.785    U1/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         24.785    
                         arrival time                          -6.769    
  -------------------------------------------------------------------
                         slack                                 18.016    

Slack (MET) :             18.016ns  (required time - arrival time)
  Source:                 syncC/buff2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            U1/FSM_onehot_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.359ns  (logic 0.518ns (38.120%)  route 0.841ns (61.880%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 24.972 - 20.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  Clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.741     5.410    syncC/Clk_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  syncC/buff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.518     5.928 r  syncC/buff2_reg/Q
                         net (fo=5, routed)           0.841     6.769    U1/O3
    SLICE_X40Y48         FDRE                                         r  U1/FSM_onehot_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  Clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.580    24.973    U1/Clk_IBUF_BUFG
    SLICE_X40Y48         FDRE                                         r  U1/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.277    25.249    
                         clock uncertainty           -0.035    25.214    
    SLICE_X40Y48         FDRE (Setup_fdre_C_R)       -0.429    24.785    U1/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         24.785    
                         arrival time                          -6.769    
  -------------------------------------------------------------------
                         slack                                 18.016    

Slack (MET) :             18.016ns  (required time - arrival time)
  Source:                 syncC/buff2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            U1/FSM_onehot_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.359ns  (logic 0.518ns (38.120%)  route 0.841ns (61.880%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 24.972 - 20.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  Clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.741     5.410    syncC/Clk_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  syncC/buff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.518     5.928 r  syncC/buff2_reg/Q
                         net (fo=5, routed)           0.841     6.769    U1/O3
    SLICE_X40Y48         FDRE                                         r  U1/FSM_onehot_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  Clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.580    24.973    U1/Clk_IBUF_BUFG
    SLICE_X40Y48         FDRE                                         r  U1/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.277    25.249    
                         clock uncertainty           -0.035    25.214    
    SLICE_X40Y48         FDRE (Setup_fdre_C_R)       -0.429    24.785    U1/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         24.785    
                         arrival time                          -6.769    
  -------------------------------------------------------------------
                         slack                                 18.016    

Slack (MET) :             18.016ns  (required time - arrival time)
  Source:                 syncC/buff2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            U1/FSM_onehot_state_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.359ns  (logic 0.518ns (38.120%)  route 0.841ns (61.880%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 24.972 - 20.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  Clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.741     5.410    syncC/Clk_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  syncC/buff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.518     5.928 r  syncC/buff2_reg/Q
                         net (fo=5, routed)           0.841     6.769    U1/O3
    SLICE_X40Y48         FDRE                                         r  U1/FSM_onehot_state_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  Clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.580    24.973    U1/Clk_IBUF_BUFG
    SLICE_X40Y48         FDRE                                         r  U1/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.277    25.249    
                         clock uncertainty           -0.035    25.214    
    SLICE_X40Y48         FDRE (Setup_fdre_C_R)       -0.429    24.785    U1/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         24.785    
                         arrival time                          -6.769    
  -------------------------------------------------------------------
                         slack                                 18.016    

Slack (MET) :             18.760ns  (required time - arrival time)
  Source:                 syncC/buff1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            syncC/buff2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.518ns (44.011%)  route 0.659ns (55.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 24.956 - 20.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  Clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.741     5.410    syncC/Clk_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  syncC/buff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.518     5.928 r  syncC/buff1_reg/Q
                         net (fo=1, routed)           0.659     6.587    syncC/buff1_reg_n_0
    SLICE_X42Y51         FDRE                                         r  syncC/buff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  Clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.564    24.956    syncC/Clk_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  syncC/buff2_reg/C
                         clock pessimism              0.454    25.410    
                         clock uncertainty           -0.035    25.374    
    SLICE_X42Y51         FDRE (Setup_fdre_C_D)       -0.028    25.346    syncC/buff2_reg
  -------------------------------------------------------------------
                         required time                         25.346    
                         arrival time                          -6.587    
  -------------------------------------------------------------------
                         slack                                 18.760    

Slack (MET) :             18.791ns  (required time - arrival time)
  Source:                 syncB/buff1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            syncB/buff2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.113ns  (logic 0.456ns (40.971%)  route 0.657ns (59.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 24.972 - 20.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  Clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.758     5.427    syncB/Clk_IBUF_BUFG
    SLICE_X43Y47         FDRE                                         r  syncB/buff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     5.883 r  syncB/buff1_reg/Q
                         net (fo=1, routed)           0.657     6.540    syncB/buff1_reg_n_0
    SLICE_X43Y47         FDRE                                         r  syncB/buff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  Clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.580    24.973    syncB/Clk_IBUF_BUFG
    SLICE_X43Y47         FDRE                                         r  syncB/buff2_reg/C
                         clock pessimism              0.454    25.427    
                         clock uncertainty           -0.035    25.391    
    SLICE_X43Y47         FDRE (Setup_fdre_C_D)       -0.061    25.330    syncB/buff2_reg
  -------------------------------------------------------------------
                         required time                         25.330    
                         arrival time                          -6.540    
  -------------------------------------------------------------------
                         slack                                 18.791    

Slack (MET) :             18.899ns  (required time - arrival time)
  Source:                 syncC/buff0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            syncC/buff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.518ns (49.939%)  route 0.519ns (50.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 24.956 - 20.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  Clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.741     5.410    syncC/Clk_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  syncC/buff0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.518     5.928 r  syncC/buff0_reg/Q
                         net (fo=1, routed)           0.519     6.447    syncC/buff0_reg_n_0
    SLICE_X42Y51         FDRE                                         r  syncC/buff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  Clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.564    24.956    syncC/Clk_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  syncC/buff1_reg/C
                         clock pessimism              0.454    25.410    
                         clock uncertainty           -0.035    25.374    
    SLICE_X42Y51         FDRE (Setup_fdre_C_D)       -0.028    25.346    syncC/buff1_reg
  -------------------------------------------------------------------
                         required time                         25.346    
                         arrival time                          -6.447    
  -------------------------------------------------------------------
                         slack                                 18.899    

Slack (MET) :             18.907ns  (required time - arrival time)
  Source:                 syncA/buff0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            syncA/buff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.456ns (46.708%)  route 0.520ns (53.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 24.956 - 20.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  Clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.741     5.410    syncA/Clk_IBUF_BUFG
    SLICE_X43Y51         FDRE                                         r  syncA/buff0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.456     5.866 r  syncA/buff0_reg/Q
                         net (fo=1, routed)           0.520     6.386    syncA/buff0
    SLICE_X43Y51         FDRE                                         r  syncA/buff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  Clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.564    24.956    syncA/Clk_IBUF_BUFG
    SLICE_X43Y51         FDRE                                         r  syncA/buff1_reg/C
                         clock pessimism              0.454    25.410    
                         clock uncertainty           -0.035    25.374    
    SLICE_X43Y51         FDRE (Setup_fdre_C_D)       -0.081    25.293    syncA/buff1_reg
  -------------------------------------------------------------------
                         required time                         25.293    
                         arrival time                          -6.386    
  -------------------------------------------------------------------
                         slack                                 18.907    

Slack (MET) :             18.907ns  (required time - arrival time)
  Source:                 syncB/buff0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            syncB/buff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.456ns (46.708%)  route 0.520ns (53.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 24.972 - 20.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  Clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.758     5.427    syncB/Clk_IBUF_BUFG
    SLICE_X43Y47         FDRE                                         r  syncB/buff0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     5.883 r  syncB/buff0_reg/Q
                         net (fo=1, routed)           0.520     6.403    syncB/buff0_reg_n_0
    SLICE_X43Y47         FDRE                                         r  syncB/buff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  Clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.580    24.973    syncB/Clk_IBUF_BUFG
    SLICE_X43Y47         FDRE                                         r  syncB/buff1_reg/C
                         clock pessimism              0.454    25.427    
                         clock uncertainty           -0.035    25.391    
    SLICE_X43Y47         FDRE (Setup_fdre_C_D)       -0.081    25.310    syncB/buff1_reg
  -------------------------------------------------------------------
                         required time                         25.310    
                         arrival time                          -6.403    
  -------------------------------------------------------------------
                         slack                                 18.907    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 syncA/buff1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            syncA/buff2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  Clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.589     1.501    syncA/Clk_IBUF_BUFG
    SLICE_X43Y51         FDRE                                         r  syncA/buff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  syncA/buff1_reg/Q
                         net (fo=1, routed)           0.116     1.758    syncA/buff1
    SLICE_X42Y51         FDRE                                         r  syncA/buff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.859     2.018    syncA/Clk_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  syncA/buff2_reg/C
                         clock pessimism             -0.504     1.514    
    SLICE_X42Y51         FDRE (Hold_fdre_C_D)         0.059     1.573    syncA/buff2_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 syncC/buff2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            U1/FSM_onehot_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.164ns (34.683%)  route 0.309ns (65.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  Clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.589     1.501    syncC/Clk_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  syncC/buff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  syncC/buff2_reg/Q
                         net (fo=5, routed)           0.309     1.974    U1/O3
    SLICE_X40Y48         FDSE                                         r  U1/FSM_onehot_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.864     2.023    U1/Clk_IBUF_BUFG
    SLICE_X40Y48         FDSE                                         r  U1/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.247     1.777    
    SLICE_X40Y48         FDSE (Hold_fdse_C_S)        -0.018     1.759    U1/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 syncC/buff2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            U1/FSM_onehot_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.164ns (34.683%)  route 0.309ns (65.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  Clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.589     1.501    syncC/Clk_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  syncC/buff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  syncC/buff2_reg/Q
                         net (fo=5, routed)           0.309     1.974    U1/O3
    SLICE_X40Y48         FDRE                                         r  U1/FSM_onehot_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.864     2.023    U1/Clk_IBUF_BUFG
    SLICE_X40Y48         FDRE                                         r  U1/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.247     1.777    
    SLICE_X40Y48         FDRE (Hold_fdre_C_R)        -0.018     1.759    U1/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 syncC/buff2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            U1/FSM_onehot_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.164ns (34.683%)  route 0.309ns (65.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  Clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.589     1.501    syncC/Clk_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  syncC/buff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  syncC/buff2_reg/Q
                         net (fo=5, routed)           0.309     1.974    U1/O3
    SLICE_X40Y48         FDRE                                         r  U1/FSM_onehot_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.864     2.023    U1/Clk_IBUF_BUFG
    SLICE_X40Y48         FDRE                                         r  U1/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.247     1.777    
    SLICE_X40Y48         FDRE (Hold_fdre_C_R)        -0.018     1.759    U1/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 syncC/buff2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            U1/FSM_onehot_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.164ns (34.683%)  route 0.309ns (65.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  Clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.589     1.501    syncC/Clk_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  syncC/buff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  syncC/buff2_reg/Q
                         net (fo=5, routed)           0.309     1.974    U1/O3
    SLICE_X40Y48         FDRE                                         r  U1/FSM_onehot_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.864     2.023    U1/Clk_IBUF_BUFG
    SLICE_X40Y48         FDRE                                         r  U1/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.247     1.777    
    SLICE_X40Y48         FDRE (Hold_fdre_C_R)        -0.018     1.759    U1/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 syncC/buff2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            U1/FSM_onehot_state_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.164ns (34.683%)  route 0.309ns (65.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  Clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.589     1.501    syncC/Clk_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  syncC/buff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  syncC/buff2_reg/Q
                         net (fo=5, routed)           0.309     1.974    U1/O3
    SLICE_X40Y48         FDRE                                         r  U1/FSM_onehot_state_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.864     2.023    U1/Clk_IBUF_BUFG
    SLICE_X40Y48         FDRE                                         r  U1/FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.247     1.777    
    SLICE_X40Y48         FDRE (Hold_fdre_C_R)        -0.018     1.759    U1/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 syncA/buff0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            syncA/buff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  Clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.589     1.501    syncA/Clk_IBUF_BUFG
    SLICE_X43Y51         FDRE                                         r  syncA/buff0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  syncA/buff0_reg/Q
                         net (fo=1, routed)           0.170     1.813    syncA/buff0
    SLICE_X43Y51         FDRE                                         r  syncA/buff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.859     2.018    syncA/Clk_IBUF_BUFG
    SLICE_X43Y51         FDRE                                         r  syncA/buff1_reg/C
                         clock pessimism             -0.517     1.501    
    SLICE_X43Y51         FDRE (Hold_fdre_C_D)         0.066     1.567    syncA/buff1_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 syncB/buff0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            syncB/buff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  Clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.595     1.507    syncB/Clk_IBUF_BUFG
    SLICE_X43Y47         FDRE                                         r  syncB/buff0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  syncB/buff0_reg/Q
                         net (fo=1, routed)           0.170     1.818    syncB/buff0_reg_n_0
    SLICE_X43Y47         FDRE                                         r  syncB/buff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.864     2.023    syncB/Clk_IBUF_BUFG
    SLICE_X43Y47         FDRE                                         r  syncB/buff1_reg/C
                         clock pessimism             -0.516     1.507    
    SLICE_X43Y47         FDRE (Hold_fdre_C_D)         0.066     1.573    syncB/buff1_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 syncC/buff0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            syncC/buff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  Clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.589     1.501    syncC/Clk_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  syncC/buff0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  syncC/buff0_reg/Q
                         net (fo=1, routed)           0.170     1.836    syncC/buff0_reg_n_0
    SLICE_X42Y51         FDRE                                         r  syncC/buff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.859     2.018    syncC/Clk_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  syncC/buff1_reg/C
                         clock pessimism             -0.517     1.501    
    SLICE_X42Y51         FDRE (Hold_fdre_C_D)         0.063     1.564    syncC/buff1_reg
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 syncB/buff1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            syncB/buff2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.130%)  route 0.327ns (69.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  Clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.595     1.507    syncB/Clk_IBUF_BUFG
    SLICE_X43Y47         FDRE                                         r  syncB/buff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  syncB/buff1_reg/Q
                         net (fo=1, routed)           0.327     1.975    syncB/buff1_reg_n_0
    SLICE_X43Y47         FDRE                                         r  syncB/buff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.864     2.023    syncB/Clk_IBUF_BUFG
    SLICE_X43Y47         FDRE                                         r  syncB/buff2_reg/C
                         clock pessimism             -0.516     1.507    
    SLICE_X43Y47         FDRE (Hold_fdre_C_D)         0.070     1.577    syncB/buff2_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.398    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 8.000 }
Period(ns):         20.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         20.000      19.000     SLICE_X40Y48    U1/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y48    U1/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y48    U1/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y48    U1/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y48    U1/FSM_onehot_state_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y51    syncA/buff0_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y51    syncA/buff1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y51    syncA/buff2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y47    syncB/buff0_reg/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         12.000      11.500     SLICE_X40Y48    U1/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X40Y48    U1/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X40Y48    U1/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X40Y48    U1/FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X40Y48    U1/FSM_onehot_state_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X43Y51    syncA/buff0_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X43Y51    syncA/buff1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X42Y51    syncA/buff2_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X43Y47    syncB/buff0_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X43Y47    syncB/buff1_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         8.000       7.500      SLICE_X40Y48    U1/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X40Y48    U1/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X40Y48    U1/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X40Y48    U1/FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X40Y48    U1/FSM_onehot_state_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X43Y51    syncA/buff0_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X43Y51    syncA/buff1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X42Y51    syncA/buff2_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X43Y47    syncB/buff0_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X43Y47    syncB/buff1_reg/C



