INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/coal/Documents/ECE2700/SevenSegmentTruthTable/SevenSegmentTruthTable.srcs/sources_1/new/SevenSegmentCombinational.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSegmentCombinational
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/coal/Documents/ECE2700/SevenSegmentTruthTable/SevenSegmentTruthTable.srcs/sources_1/new/SevenSegmentTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSegmentTop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/coal/Documents/ECE2700/SevenSegmentTruthTable/SevenSegmentTruthTable.srcs/sim_1/new/SevenSegmentTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSegmentTest
