// Seed: 3493515684
module module_0 ();
  wire  id_1;
  logic id_2;
  ;
endmodule
module module_1 (
    input  tri   id_0,
    input  wire  id_1,
    input  uwire id_2,
    output uwire id_3,
    output wire  id_4,
    input  uwire id_5,
    input  wand  id_6,
    output wand  id_7,
    output uwire id_8,
    output wand  id_9
);
  assign id_8 = id_2;
  assign id_3 = 1;
  assign id_8 = 1'b0;
  assign id_4 = id_2;
  logic id_11 = id_2;
  module_0 modCall_1 ();
  assign id_9 = id_6;
endmodule
