Analysis & Synthesis report for opencoreNMR
Thu Feb 11 16:59:26 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Physical Synthesis Netlist Optimizations
 16. Registers Packed Into Inferred Megafunctions
 17. Registers Added for RAM Pass-Through Logic
 18. Multiplexer Restructuring Statistics (No Restructuring Performed)
 19. Source assignments for pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated
 20. Source assignments for pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated
 21. Source assignments for pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated
 22. Source assignments for phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated
 23. Source assignments for phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated
 24. Source assignments for phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated
 25. Source assignments for phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated
 26. Source assignments for phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated
 27. Source assignments for phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated
 28. Source assignments for phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated
 29. Source assignments for phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated
 30. Source assignments for phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated
 31. Source assignments for phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated
 32. Source assignments for phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated
 33. Source assignments for phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated
 34. Source assignments for phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated
 35. Source assignments for phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated
 36. Source assignments for phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated
 37. Source assignments for phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated
 38. Source assignments for phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated
 39. Source assignments for phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated
 40. Source assignments for phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated
 41. Source assignments for phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated
 42. Source assignments for phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated
 43. Source assignments for phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated
 44. Source assignments for phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated
 45. Source assignments for phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated
 46. Source assignments for phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated
 47. Source assignments for phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated
 48. Source assignments for phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated
 49. Source assignments for phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated
 50. Source assignments for phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated
 51. Source assignments for phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated
 52. Source assignments for phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated
 53. Source assignments for phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated
 54. Source assignments for phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated
 55. Source assignments for phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated
 56. Source assignments for phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated
 57. Source assignments for phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated
 58. Source assignments for phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated
 59. Source assignments for phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated
 60. Source assignments for phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated
 61. Source assignments for phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated
 62. Source assignments for phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated
 63. Source assignments for phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated
 64. Source assignments for phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated
 65. Source assignments for phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated
 66. Source assignments for phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated
 67. Source assignments for receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated
 68. Source assignments for receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated
 69. Source assignments for phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|altsyncram:ph_rtl_0|altsyncram_nbc1:auto_generated
 70. Parameter Settings for User Entity Instance: Top-level Entity: |opencoreNMR
 71. Parameter Settings for User Entity Instance: pll:U1|altpll:altpll_component
 72. Parameter Settings for User Entity Instance: interface:U3
 73. Parameter Settings for User Entity Instance: pulseProgrammer:U5
 74. Parameter Settings for User Entity Instance: pulseProgrammer:U5|ram:U1
 75. Parameter Settings for User Entity Instance: pulseProgrammer:U5|lineLatch:U4
 76. Parameter Settings for User Entity Instance: pulseProgrammer:U6
 77. Parameter Settings for User Entity Instance: pulseProgrammer:U6|ram:U1
 78. Parameter Settings for User Entity Instance: pulseProgrammer:U6|lineLatch:U4
 79. Parameter Settings for User Entity Instance: pulseProgrammer:U7
 80. Parameter Settings for User Entity Instance: pulseProgrammer:U7|ram:U1
 81. Parameter Settings for User Entity Instance: pulseProgrammer:U7|lineLatch:U4
 82. Parameter Settings for User Entity Instance: receiver:U11
 83. Parameter Settings for User Entity Instance: receiver:U11|signalAccumulator:U2
 84. Parameter Settings for Inferred Entity Instance: pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0
 85. Parameter Settings for Inferred Entity Instance: pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0
 86. Parameter Settings for Inferred Entity Instance: pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0
 87. Parameter Settings for Inferred Entity Instance: phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|altsyncram:ph_rtl_0
 88. Parameter Settings for Inferred Entity Instance: phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|altsyncram:ph_rtl_0
 89. Parameter Settings for Inferred Entity Instance: phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|altsyncram:ph_rtl_0
 90. Parameter Settings for Inferred Entity Instance: phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|altsyncram:ph_rtl_0
 91. Parameter Settings for Inferred Entity Instance: phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|altsyncram:ph_rtl_0
 92. Parameter Settings for Inferred Entity Instance: phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|altsyncram:ph_rtl_0
 93. Parameter Settings for Inferred Entity Instance: phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|altsyncram:ph_rtl_0
 94. Parameter Settings for Inferred Entity Instance: phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|altsyncram:ph_rtl_0
 95. Parameter Settings for Inferred Entity Instance: phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|altsyncram:ph_rtl_0
 96. Parameter Settings for Inferred Entity Instance: phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|altsyncram:ph_rtl_0
 97. Parameter Settings for Inferred Entity Instance: phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|altsyncram:ph_rtl_0
 98. Parameter Settings for Inferred Entity Instance: phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|altsyncram:ph_rtl_0
 99. Parameter Settings for Inferred Entity Instance: phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|altsyncram:ph_rtl_0
100. Parameter Settings for Inferred Entity Instance: phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|altsyncram:ph_rtl_0
101. Parameter Settings for Inferred Entity Instance: phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|altsyncram:ph_rtl_0
102. Parameter Settings for Inferred Entity Instance: phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|altsyncram:ph_rtl_0
103. Parameter Settings for Inferred Entity Instance: phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|altsyncram:ph_rtl_0
104. Parameter Settings for Inferred Entity Instance: phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|altsyncram:ph_rtl_0
105. Parameter Settings for Inferred Entity Instance: phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|altsyncram:ph_rtl_0
106. Parameter Settings for Inferred Entity Instance: phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|altsyncram:ph_rtl_0
107. Parameter Settings for Inferred Entity Instance: phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|altsyncram:ph_rtl_0
108. Parameter Settings for Inferred Entity Instance: phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|altsyncram:ph_rtl_0
109. Parameter Settings for Inferred Entity Instance: phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|altsyncram:ph_rtl_0
110. Parameter Settings for Inferred Entity Instance: phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|altsyncram:ph_rtl_0
111. Parameter Settings for Inferred Entity Instance: phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|altsyncram:ph_rtl_0
112. Parameter Settings for Inferred Entity Instance: phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|altsyncram:ph_rtl_0
113. Parameter Settings for Inferred Entity Instance: phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|altsyncram:ph_rtl_0
114. Parameter Settings for Inferred Entity Instance: phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|altsyncram:ph_rtl_0
115. Parameter Settings for Inferred Entity Instance: phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|altsyncram:ph_rtl_0
116. Parameter Settings for Inferred Entity Instance: phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|altsyncram:ph_rtl_0
117. Parameter Settings for Inferred Entity Instance: phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|altsyncram:ph_rtl_0
118. Parameter Settings for Inferred Entity Instance: phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|altsyncram:ph_rtl_0
119. Parameter Settings for Inferred Entity Instance: phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|altsyncram:ph_rtl_0
120. Parameter Settings for Inferred Entity Instance: phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|altsyncram:ph_rtl_0
121. Parameter Settings for Inferred Entity Instance: phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|altsyncram:ph_rtl_0
122. Parameter Settings for Inferred Entity Instance: phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|altsyncram:ph_rtl_0
123. Parameter Settings for Inferred Entity Instance: phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|altsyncram:ph_rtl_0
124. Parameter Settings for Inferred Entity Instance: phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|altsyncram:ph_rtl_0
125. Parameter Settings for Inferred Entity Instance: phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|altsyncram:ph_rtl_0
126. Parameter Settings for Inferred Entity Instance: phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|altsyncram:ph_rtl_0
127. Parameter Settings for Inferred Entity Instance: phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|altsyncram:ph_rtl_0
128. Parameter Settings for Inferred Entity Instance: phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|altsyncram:ph_rtl_0
129. Parameter Settings for Inferred Entity Instance: phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|altsyncram:ph_rtl_0
130. Parameter Settings for Inferred Entity Instance: phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|altsyncram:ph_rtl_0
131. Parameter Settings for Inferred Entity Instance: phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|altsyncram:ph_rtl_0
132. Parameter Settings for Inferred Entity Instance: receiver:U11|altsyncram:FID_real_rtl_0
133. Parameter Settings for Inferred Entity Instance: receiver:U11|altsyncram:FID_imag_rtl_0
134. Parameter Settings for Inferred Entity Instance: phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|altsyncram:ph_rtl_0
135. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult101
136. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult50
137. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult100
138. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult49
139. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult99
140. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult48
141. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult98
142. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult47
143. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult97
144. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult46
145. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult96
146. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult45
147. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult95
148. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult44
149. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult94
150. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult43
151. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult93
152. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult42
153. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult92
154. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult41
155. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult91
156. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult40
157. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult90
158. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult39
159. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult89
160. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult38
161. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult88
162. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult37
163. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult87
164. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult36
165. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult86
166. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult35
167. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult85
168. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult34
169. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult84
170. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult33
171. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult83
172. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult32
173. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult82
174. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult31
175. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult81
176. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult30
177. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult80
178. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult29
179. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult79
180. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult28
181. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult78
182. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult27
183. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult77
184. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult26
185. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult76
186. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult25
187. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult75
188. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult24
189. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult74
190. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult23
191. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult73
192. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult22
193. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult72
194. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult21
195. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult71
196. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult20
197. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult70
198. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult19
199. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult69
200. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult18
201. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult68
202. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult17
203. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult67
204. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult16
205. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult66
206. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult15
207. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult65
208. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult14
209. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult64
210. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult13
211. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult63
212. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult12
213. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult62
214. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult11
215. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult61
216. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult10
217. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult60
218. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult9
219. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult59
220. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult8
221. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult58
222. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult7
223. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult57
224. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult6
225. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult56
226. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult5
227. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult55
228. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult4
229. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult54
230. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult3
231. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult53
232. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult2
233. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult52
234. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult1
235. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult51
236. Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult0
237. altpll Parameter Settings by Entity Instance
238. altsyncram Parameter Settings by Entity Instance
239. lpm_mult Parameter Settings by Entity Instance
240. Port Connectivity Checks: "receiver:U11|usbArbiter:U7"
241. Port Connectivity Checks: "receiver:U11"
242. Port Connectivity Checks: "phaseController:U10"
243. Port Connectivity Checks: "phaseController:U9"
244. Port Connectivity Checks: "phaseController:U8|phaseCycleMemoryArray:U1|pMux:U0"
245. Port Connectivity Checks: "pulseProgrammer:U7"
246. Port Connectivity Checks: "pulseProgrammer:U6"
247. Port Connectivity Checks: "pulseProgrammer:U5"
248. Port Connectivity Checks: "interface:U3|FIFO:U8"
249. Port Connectivity Checks: "interface:U3"
250. Elapsed Time Per Partition
251. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Feb 11 16:59:25 2016           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; opencoreNMR                                     ;
; Top-level Entity Name              ; opencoreNMR                                     ;
; Family                             ; Cyclone III                                     ;
; Total logic elements               ; 57,930                                          ;
;     Total combinational functions  ; 52,251                                          ;
;     Dedicated logic registers      ; 19,900                                          ;
; Total registers                    ; 19900                                           ;
; Total pins                         ; 202                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 1,794,560                                       ;
; Embedded Multiplier 9-bit elements ; 204                                             ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C80F780C8       ;                    ;
; Top-level entity name                                                      ; opencoreNMR        ; opencoreNMR        ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Restructure Multiplexers                                                   ; Off                ; Auto               ;
; Optimization Technique                                                     ; Speed              ; Balanced           ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                          ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                      ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------+---------+
; ../src/pll_cyclone3/pll.vhd      ; yes             ; User Wizard-Generated File   ; /home/takezo/Dropbox/nmr-FPGA/build2009c-20160421/src/pll_cyclone3/pll.vhd        ;         ;
; ../src/usbArbiter.vhd            ; yes             ; User VHDL File               ; /home/takezo/Dropbox/nmr-FPGA/build2009c-20160421/src/usbArbiter.vhd              ;         ;
; ../src/signalAccumulator.vhd     ; yes             ; User VHDL File               ; /home/takezo/Dropbox/nmr-FPGA/build2009c-20160421/src/signalAccumulator.vhd       ;         ;
; ../src/receiver.vhd              ; yes             ; User VHDL File               ; /home/takezo/Dropbox/nmr-FPGA/build2009c-20160421/src/receiver.vhd                ;         ;
; ../src/QuadDDS20MHz.vhd          ; yes             ; User VHDL File               ; /home/takezo/Dropbox/nmr-FPGA/build2009c-20160421/src/QuadDDS20MHz.vhd            ;         ;
; ../src/pulseProgrammer.vhd       ; yes             ; User VHDL File               ; /home/takezo/Dropbox/nmr-FPGA/build2009c-20160421/src/pulseProgrammer.vhd         ;         ;
; ../src/phaseCycle.vhd            ; yes             ; User VHDL File               ; /home/takezo/Dropbox/nmr-FPGA/build2009c-20160421/src/phaseCycle.vhd              ;         ;
; ../src/phaseController.vhd       ; yes             ; User VHDL File               ; /home/takezo/Dropbox/nmr-FPGA/build2009c-20160421/src/phaseController.vhd         ;         ;
; ../src/opencoreNMR.vhd           ; yes             ; User VHDL File               ; /home/takezo/Dropbox/nmr-FPGA/build2009c-20160421/src/opencoreNMR.vhd             ;         ;
; ../src/interface.vhd             ; yes             ; User VHDL File               ; /home/takezo/Dropbox/nmr-FPGA/build2009c-20160421/src/interface.vhd               ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; /home/takezo/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                 ; /home/takezo/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; /home/takezo/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; /home/takezo/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; /home/takezo/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction  ; /home/takezo/Dropbox/nmr-FPGA/build2009c-20160421/cyclone3/db/pll_altpll.v        ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; /home/takezo/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; /home/takezo/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; /home/takezo/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; /home/takezo/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; /home/takezo/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; /home/takezo/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; /home/takezo/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; /home/takezo/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_sg81.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/takezo/Dropbox/nmr-FPGA/build2009c-20160421/cyclone3/db/altsyncram_sg81.tdf ;         ;
; db/altsyncram_lec1.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/takezo/Dropbox/nmr-FPGA/build2009c-20160421/cyclone3/db/altsyncram_lec1.tdf ;         ;
; db/altsyncram_8h81.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/takezo/Dropbox/nmr-FPGA/build2009c-20160421/cyclone3/db/altsyncram_8h81.tdf ;         ;
; db/decode_ara.tdf                ; yes             ; Auto-Generated Megafunction  ; /home/takezo/Dropbox/nmr-FPGA/build2009c-20160421/cyclone3/db/decode_ara.tdf      ;         ;
; db/decode_37a.tdf                ; yes             ; Auto-Generated Megafunction  ; /home/takezo/Dropbox/nmr-FPGA/build2009c-20160421/cyclone3/db/decode_37a.tdf      ;         ;
; db/mux_7nb.tdf                   ; yes             ; Auto-Generated Megafunction  ; /home/takezo/Dropbox/nmr-FPGA/build2009c-20160421/cyclone3/db/mux_7nb.tdf         ;         ;
; db/altsyncram_nbc1.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/takezo/Dropbox/nmr-FPGA/build2009c-20160421/cyclone3/db/altsyncram_nbc1.tdf ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; /home/takezo/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf          ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; /home/takezo/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc       ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; /home/takezo/altera/13.0sp1/quartus/libraries/megafunctions/multcore.inc          ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; /home/takezo/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc          ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; /home/takezo/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc          ;         ;
; db/mult_k4t.tdf                  ; yes             ; Auto-Generated Megafunction  ; /home/takezo/Dropbox/nmr-FPGA/build2009c-20160421/cyclone3/db/mult_k4t.tdf        ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                             ;
+---------------------------------------------+---------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                     ;
+---------------------------------------------+---------------------------------------------------------------------------+
; Estimated Total logic elements              ; 57,930                                                                    ;
;                                             ;                                                                           ;
; Total combinational functions               ; 52251                                                                     ;
; Logic element usage by number of LUT inputs ;                                                                           ;
;     -- 4 input functions                    ; 43755                                                                     ;
;     -- 3 input functions                    ; 6197                                                                      ;
;     -- <=2 input functions                  ; 2299                                                                      ;
;                                             ;                                                                           ;
; Logic elements by mode                      ;                                                                           ;
;     -- normal mode                          ; 47151                                                                     ;
;     -- arithmetic mode                      ; 5100                                                                      ;
;                                             ;                                                                           ;
; Total registers                             ; 19900                                                                     ;
;     -- Dedicated logic registers            ; 19900                                                                     ;
;     -- I/O registers                        ; 0                                                                         ;
;                                             ;                                                                           ;
; I/O pins                                    ; 202                                                                       ;
; Total memory bits                           ; 1794560                                                                   ;
; Embedded Multiplier 9-bit elements          ; 204                                                                       ;
; Total PLLs                                  ; 1                                                                         ;
;     -- PLLs                                 ; 1                                                                         ;
;                                             ;                                                                           ;
; Maximum fan-out node                        ; pll:U1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 20816                                                                     ;
; Total fan-out                               ; 265814                                                                    ;
; Average fan-out                             ; 3.61                                                                      ;
+---------------------------------------------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                              ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                      ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                 ; Library Name ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |opencoreNMR                                    ; 52251 (112)       ; 19900 (86)   ; 1794560     ; 204          ; 0       ; 102       ; 202  ; 0            ; |opencoreNMR                                                                                                                        ; work         ;
;    |interface:U3|                               ; 38833 (38171)     ; 9701 (9080)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|interface:U3                                                                                                           ; work         ;
;       |FIFO:U8|                                 ; 450 (450)         ; 526 (526)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|interface:U3|FIFO:U8                                                                                                   ; work         ;
;       |Rx:U2|                                   ; 77 (46)           ; 36 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|interface:U3|Rx:U2                                                                                                     ; work         ;
;          |RxBaudGen:U1|                         ; 31 (31)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|interface:U3|Rx:U2|RxBaudGen:U1                                                                                        ; work         ;
;       |Tx:U1|                                   ; 78 (62)           ; 37 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|interface:U3|Tx:U1                                                                                                     ; work         ;
;          |TxBaudGen:U1|                         ; 16 (16)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|interface:U3|Tx:U1|TxBaudGen:U1                                                                                        ; work         ;
;       |aToHex:U4|                               ; 13 (13)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|interface:U3|aToHex:U4                                                                                                 ; work         ;
;       |aToHex:U5|                               ; 12 (12)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|interface:U3|aToHex:U5                                                                                                 ; work         ;
;       |aToHex:U6|                               ; 12 (12)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|interface:U3|aToHex:U6                                                                                                 ; work         ;
;       |aToHex:U7|                               ; 13 (13)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|interface:U3|aToHex:U7                                                                                                 ; work         ;
;       |hexToA:U3|                               ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|interface:U3|hexToA:U3                                                                                                 ; work         ;
;    |phaseController:U10|                        ; 1703 (44)         ; 712 (43)     ; 19200       ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U10                                                                                                    ; work         ;
;       |QuadDDS20MHz:U2|                         ; 698 (698)         ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U10|QuadDDS20MHz:U2                                                                                    ; work         ;
;       |phaseCycleMemoryArray:U1|                ; 961 (17)          ; 646 (6)      ; 19200       ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1                                                                           ; work         ;
;          |pMux:U0|                              ; 138 (138)         ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|pMux:U0                                                                   ; work         ;
;          |phaseCycleMemory:U10|                 ; 54 (54)           ; 42 (42)      ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10                                                      ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|altsyncram:ph_rtl_0                                  ; work         ;
;                |altsyncram_lec1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated   ; work         ;
;          |phaseCycleMemory:U11|                 ; 57 (57)           ; 42 (42)      ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11                                                      ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|altsyncram:ph_rtl_0                                  ; work         ;
;                |altsyncram_lec1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated   ; work         ;
;          |phaseCycleMemory:U12|                 ; 50 (50)           ; 42 (42)      ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12                                                      ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|altsyncram:ph_rtl_0                                  ; work         ;
;                |altsyncram_lec1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated   ; work         ;
;          |phaseCycleMemory:U13|                 ; 55 (55)           ; 42 (42)      ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13                                                      ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|altsyncram:ph_rtl_0                                  ; work         ;
;                |altsyncram_lec1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated   ; work         ;
;          |phaseCycleMemory:U14|                 ; 53 (53)           ; 42 (42)      ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14                                                      ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|altsyncram:ph_rtl_0                                  ; work         ;
;                |altsyncram_lec1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated   ; work         ;
;          |phaseCycleMemory:U15|                 ; 56 (56)           ; 42 (42)      ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15                                                      ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|altsyncram:ph_rtl_0                                  ; work         ;
;                |altsyncram_lec1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated   ; work         ;
;          |phaseCycleMemory:U1|                  ; 64 (64)           ; 42 (42)      ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1                                                       ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|altsyncram:ph_rtl_0                                   ; work         ;
;                |altsyncram_lec1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated    ; work         ;
;          |phaseCycleMemory:U2|                  ; 48 (48)           ; 42 (42)      ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2                                                       ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|altsyncram:ph_rtl_0                                   ; work         ;
;                |altsyncram_lec1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated    ; work         ;
;          |phaseCycleMemory:U3|                  ; 50 (50)           ; 42 (42)      ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3                                                       ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|altsyncram:ph_rtl_0                                   ; work         ;
;                |altsyncram_lec1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated    ; work         ;
;          |phaseCycleMemory:U4|                  ; 50 (50)           ; 42 (42)      ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4                                                       ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|altsyncram:ph_rtl_0                                   ; work         ;
;                |altsyncram_lec1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated    ; work         ;
;          |phaseCycleMemory:U5|                  ; 56 (56)           ; 42 (42)      ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5                                                       ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|altsyncram:ph_rtl_0                                   ; work         ;
;                |altsyncram_lec1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated    ; work         ;
;          |phaseCycleMemory:U6|                  ; 53 (53)           ; 42 (42)      ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6                                                       ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|altsyncram:ph_rtl_0                                   ; work         ;
;                |altsyncram_lec1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated    ; work         ;
;          |phaseCycleMemory:U7|                  ; 55 (55)           ; 42 (42)      ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7                                                       ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|altsyncram:ph_rtl_0                                   ; work         ;
;                |altsyncram_lec1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated    ; work         ;
;          |phaseCycleMemory:U8|                  ; 49 (49)           ; 42 (42)      ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8                                                       ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|altsyncram:ph_rtl_0                                   ; work         ;
;                |altsyncram_lec1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated    ; work         ;
;          |phaseCycleMemory:U9|                  ; 56 (56)           ; 42 (42)      ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9                                                       ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|altsyncram:ph_rtl_0                                   ; work         ;
;                |altsyncram_lec1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated    ; work         ;
;    |phaseController:U8|                         ; 1756 (44)         ; 742 (42)     ; 19456       ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U8                                                                                                     ; work         ;
;       |QuadDDS20MHz:U2|                         ; 696 (696)         ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U8|QuadDDS20MHz:U2                                                                                     ; work         ;
;       |phaseCycleMemoryArray:U1|                ; 1016 (17)         ; 680 (6)      ; 19456       ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1                                                                            ; work         ;
;          |acqPhaseCycleMemory:U16|              ; 47 (47)           ; 34 (34)      ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16                                                    ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|altsyncram:ph_rtl_0                                ; work         ;
;                |altsyncram_nbc1:auto_generated| ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|altsyncram:ph_rtl_0|altsyncram_nbc1:auto_generated ; work         ;
;          |pMux:U0|                              ; 134 (134)         ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|pMux:U0                                                                    ; work         ;
;          |phaseCycleMemory:U10|                 ; 57 (57)           ; 42 (42)      ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10                                                       ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|altsyncram:ph_rtl_0                                   ; work         ;
;                |altsyncram_lec1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated    ; work         ;
;          |phaseCycleMemory:U11|                 ; 56 (56)           ; 42 (42)      ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11                                                       ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|altsyncram:ph_rtl_0                                   ; work         ;
;                |altsyncram_lec1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated    ; work         ;
;          |phaseCycleMemory:U12|                 ; 50 (50)           ; 42 (42)      ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12                                                       ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|altsyncram:ph_rtl_0                                   ; work         ;
;                |altsyncram_lec1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated    ; work         ;
;          |phaseCycleMemory:U13|                 ; 56 (56)           ; 42 (42)      ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13                                                       ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|altsyncram:ph_rtl_0                                   ; work         ;
;                |altsyncram_lec1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated    ; work         ;
;          |phaseCycleMemory:U14|                 ; 55 (55)           ; 42 (42)      ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14                                                       ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|altsyncram:ph_rtl_0                                   ; work         ;
;                |altsyncram_lec1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated    ; work         ;
;          |phaseCycleMemory:U15|                 ; 55 (55)           ; 42 (42)      ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15                                                       ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|altsyncram:ph_rtl_0                                   ; work         ;
;                |altsyncram_lec1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated    ; work         ;
;          |phaseCycleMemory:U1|                  ; 69 (69)           ; 42 (42)      ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1                                                        ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|altsyncram:ph_rtl_0                                    ; work         ;
;                |altsyncram_lec1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated     ; work         ;
;          |phaseCycleMemory:U2|                  ; 50 (50)           ; 42 (42)      ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2                                                        ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|altsyncram:ph_rtl_0                                    ; work         ;
;                |altsyncram_lec1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated     ; work         ;
;          |phaseCycleMemory:U3|                  ; 49 (49)           ; 42 (42)      ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3                                                        ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|altsyncram:ph_rtl_0                                    ; work         ;
;                |altsyncram_lec1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated     ; work         ;
;          |phaseCycleMemory:U4|                  ; 50 (50)           ; 42 (42)      ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4                                                        ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|altsyncram:ph_rtl_0                                    ; work         ;
;                |altsyncram_lec1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated     ; work         ;
;          |phaseCycleMemory:U5|                  ; 57 (57)           ; 42 (42)      ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5                                                        ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|altsyncram:ph_rtl_0                                    ; work         ;
;                |altsyncram_lec1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated     ; work         ;
;          |phaseCycleMemory:U6|                  ; 55 (55)           ; 42 (42)      ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6                                                        ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|altsyncram:ph_rtl_0                                    ; work         ;
;                |altsyncram_lec1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated     ; work         ;
;          |phaseCycleMemory:U7|                  ; 54 (54)           ; 42 (42)      ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7                                                        ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|altsyncram:ph_rtl_0                                    ; work         ;
;                |altsyncram_lec1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated     ; work         ;
;          |phaseCycleMemory:U8|                  ; 49 (49)           ; 42 (42)      ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8                                                        ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|altsyncram:ph_rtl_0                                    ; work         ;
;                |altsyncram_lec1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated     ; work         ;
;          |phaseCycleMemory:U9|                  ; 56 (56)           ; 42 (42)      ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9                                                        ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|altsyncram:ph_rtl_0                                    ; work         ;
;                |altsyncram_lec1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated     ; work         ;
;    |phaseController:U9|                         ; 1698 (45)         ; 709 (43)     ; 19200       ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U9                                                                                                     ; work         ;
;       |QuadDDS20MHz:U2|                         ; 695 (695)         ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U9|QuadDDS20MHz:U2                                                                                     ; work         ;
;       |phaseCycleMemoryArray:U1|                ; 958 (17)          ; 646 (6)      ; 19200       ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1                                                                            ; work         ;
;          |pMux:U0|                              ; 146 (146)         ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|pMux:U0                                                                    ; work         ;
;          |phaseCycleMemory:U10|                 ; 56 (56)           ; 42 (42)      ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10                                                       ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|altsyncram:ph_rtl_0                                   ; work         ;
;                |altsyncram_lec1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated    ; work         ;
;          |phaseCycleMemory:U11|                 ; 55 (55)           ; 42 (42)      ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11                                                       ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|altsyncram:ph_rtl_0                                   ; work         ;
;                |altsyncram_lec1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated    ; work         ;
;          |phaseCycleMemory:U12|                 ; 47 (47)           ; 42 (42)      ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12                                                       ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|altsyncram:ph_rtl_0                                   ; work         ;
;                |altsyncram_lec1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated    ; work         ;
;          |phaseCycleMemory:U13|                 ; 54 (54)           ; 42 (42)      ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13                                                       ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|altsyncram:ph_rtl_0                                   ; work         ;
;                |altsyncram_lec1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated    ; work         ;
;          |phaseCycleMemory:U14|                 ; 53 (53)           ; 42 (42)      ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14                                                       ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|altsyncram:ph_rtl_0                                   ; work         ;
;                |altsyncram_lec1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated    ; work         ;
;          |phaseCycleMemory:U15|                 ; 52 (52)           ; 42 (42)      ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15                                                       ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|altsyncram:ph_rtl_0                                   ; work         ;
;                |altsyncram_lec1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated    ; work         ;
;          |phaseCycleMemory:U1|                  ; 63 (63)           ; 42 (42)      ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1                                                        ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|altsyncram:ph_rtl_0                                    ; work         ;
;                |altsyncram_lec1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated     ; work         ;
;          |phaseCycleMemory:U2|                  ; 50 (50)           ; 42 (42)      ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2                                                        ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|altsyncram:ph_rtl_0                                    ; work         ;
;                |altsyncram_lec1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated     ; work         ;
;          |phaseCycleMemory:U3|                  ; 48 (48)           ; 42 (42)      ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3                                                        ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|altsyncram:ph_rtl_0                                    ; work         ;
;                |altsyncram_lec1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated     ; work         ;
;          |phaseCycleMemory:U4|                  ; 49 (49)           ; 42 (42)      ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4                                                        ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|altsyncram:ph_rtl_0                                    ; work         ;
;                |altsyncram_lec1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated     ; work         ;
;          |phaseCycleMemory:U5|                  ; 57 (57)           ; 42 (42)      ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5                                                        ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|altsyncram:ph_rtl_0                                    ; work         ;
;                |altsyncram_lec1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated     ; work         ;
;          |phaseCycleMemory:U6|                  ; 55 (55)           ; 42 (42)      ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6                                                        ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|altsyncram:ph_rtl_0                                    ; work         ;
;                |altsyncram_lec1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated     ; work         ;
;          |phaseCycleMemory:U7|                  ; 53 (53)           ; 42 (42)      ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7                                                        ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|altsyncram:ph_rtl_0                                    ; work         ;
;                |altsyncram_lec1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated     ; work         ;
;          |phaseCycleMemory:U8|                  ; 49 (49)           ; 42 (42)      ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8                                                        ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|altsyncram:ph_rtl_0                                    ; work         ;
;                |altsyncram_lec1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated     ; work         ;
;          |phaseCycleMemory:U9|                  ; 54 (54)           ; 42 (42)      ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9                                                        ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|altsyncram:ph_rtl_0                                    ; work         ;
;                |altsyncram_lec1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated     ; work         ;
;    |pll:U1|                                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|pll:U1                                                                                                                 ; work         ;
;       |altpll:altpll_component|                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|pll:U1|altpll:altpll_component                                                                                         ; work         ;
;          |pll_altpll:auto_generated|            ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|pll:U1|altpll:altpll_component|pll_altpll:auto_generated                                                               ; work         ;
;    |pulseProgrammer:U5|                         ; 1139 (1022)       ; 358 (255)    ; 229376      ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|pulseProgrammer:U5                                                                                                     ; work         ;
;       |lineLatch:U4|                            ; 63 (63)           ; 62 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|pulseProgrammer:U5|lineLatch:U4                                                                                        ; work         ;
;       |ram:U1|                                  ; 1 (1)             ; 0 (0)        ; 229376      ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|pulseProgrammer:U5|ram:U1                                                                                              ; work         ;
;          |altsyncram:ram_block_rtl_0|           ; 0 (0)             ; 0 (0)        ; 229376      ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0                                                                   ; work         ;
;             |altsyncram_sg81:auto_generated|    ; 0 (0)             ; 0 (0)        ; 229376      ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated                                    ; work         ;
;       |timer:U2|                                ; 53 (53)           ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|pulseProgrammer:U5|timer:U2                                                                                            ; work         ;
;    |pulseProgrammer:U6|                         ; 1306 (1194)       ; 351 (253)    ; 229376      ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|pulseProgrammer:U6                                                                                                     ; work         ;
;       |lineLatch:U4|                            ; 58 (58)           ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|pulseProgrammer:U6|lineLatch:U4                                                                                        ; work         ;
;       |ram:U1|                                  ; 1 (1)             ; 0 (0)        ; 229376      ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|pulseProgrammer:U6|ram:U1                                                                                              ; work         ;
;          |altsyncram:ram_block_rtl_0|           ; 0 (0)             ; 0 (0)        ; 229376      ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0                                                                   ; work         ;
;             |altsyncram_sg81:auto_generated|    ; 0 (0)             ; 0 (0)        ; 229376      ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated                                    ; work         ;
;       |timer:U2|                                ; 53 (53)           ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|pulseProgrammer:U6|timer:U2                                                                                            ; work         ;
;    |pulseProgrammer:U7|                         ; 1174 (1062)       ; 352 (254)    ; 229376      ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|pulseProgrammer:U7                                                                                                     ; work         ;
;       |lineLatch:U4|                            ; 58 (58)           ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|pulseProgrammer:U7|lineLatch:U4                                                                                        ; work         ;
;       |ram:U1|                                  ; 1 (1)             ; 0 (0)        ; 229376      ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|pulseProgrammer:U7|ram:U1                                                                                              ; work         ;
;          |altsyncram:ram_block_rtl_0|           ; 0 (0)             ; 0 (0)        ; 229376      ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0                                                                   ; work         ;
;             |altsyncram_sg81:auto_generated|    ; 0 (0)             ; 0 (0)        ; 229376      ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated                                    ; work         ;
;       |timer:U2|                                ; 53 (53)           ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|pulseProgrammer:U7|timer:U2                                                                                            ; work         ;
;    |receiver:U11|                               ; 4530 (3831)       ; 6889 (6523)  ; 1048576     ; 204          ; 0       ; 102       ; 0    ; 0            ; |opencoreNMR|receiver:U11                                                                                                           ; work         ;
;       |altsyncram:FID_imag_rtl_0|               ; 26 (0)            ; 1 (0)        ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|receiver:U11|altsyncram:FID_imag_rtl_0                                                                                 ; work         ;
;          |altsyncram_8h81:auto_generated|       ; 26 (0)            ; 1 (1)        ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated                                                  ; work         ;
;             |decode_ara:decode3|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|decode_ara:decode3                               ; work         ;
;             |mux_7nb:mux2|                      ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|mux_7nb:mux2                                     ; work         ;
;       |altsyncram:FID_real_rtl_0|               ; 32 (0)            ; 1 (0)        ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|receiver:U11|altsyncram:FID_real_rtl_0                                                                                 ; work         ;
;          |altsyncram_8h81:auto_generated|       ; 32 (0)            ; 1 (1)        ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated                                                  ; work         ;
;             |mux_7nb:mux2|                      ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|mux_7nb:mux2                                     ; work         ;
;       |lpm_mult:Mult0|                          ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult0                                                                                            ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult0|mult_k4t:auto_generated                                                                    ; work         ;
;       |lpm_mult:Mult100|                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult100                                                                                          ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult100|mult_k4t:auto_generated                                                                  ; work         ;
;       |lpm_mult:Mult101|                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult101                                                                                          ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult101|mult_k4t:auto_generated                                                                  ; work         ;
;       |lpm_mult:Mult10|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult10                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult10|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult11|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult11                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult11|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult12|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult12                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult12|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult13|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult13                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult13|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult14|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult14                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult14|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult15|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult15                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult15|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult16|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult16                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult16|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult17|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult17                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult17|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult18|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult18                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult18|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult19|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult19                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult19|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult1|                          ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult1                                                                                            ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult1|mult_k4t:auto_generated                                                                    ; work         ;
;       |lpm_mult:Mult20|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult20                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult20|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult21|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult21                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult21|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult22|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult22                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult22|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult23|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult23                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult23|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult24|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult24                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult24|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult25|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult25                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult25|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult26|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult26                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult26|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult27|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult27                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult27|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult28|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult28                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult28|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult29|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult29                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult29|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult2|                          ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult2                                                                                            ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult2|mult_k4t:auto_generated                                                                    ; work         ;
;       |lpm_mult:Mult30|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult30                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult30|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult31|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult31                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult31|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult32|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult32                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult32|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult33|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult33                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult33|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult34|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult34                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult34|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult35|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult35                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult35|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult36|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult36                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult36|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult37|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult37                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult37|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult38|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult38                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult38|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult39|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult39                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult39|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult3|                          ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult3                                                                                            ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult3|mult_k4t:auto_generated                                                                    ; work         ;
;       |lpm_mult:Mult40|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult40                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult40|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult41|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult41                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult41|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult42|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult42                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult42|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult43|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult43                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult43|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult44|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult44                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult44|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult45|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult45                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult45|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult46|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult46                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult46|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult47|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult47                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult47|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult48|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult48                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult48|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult49|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult49                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult49|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult4|                          ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult4                                                                                            ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult4|mult_k4t:auto_generated                                                                    ; work         ;
;       |lpm_mult:Mult50|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult50                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult50|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult51|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult51                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult51|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult52|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult52                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult52|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult53|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult53                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult53|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult54|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult54                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult54|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult55|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult55                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult55|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult56|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult56                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult56|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult57|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult57                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult57|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult58|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult58                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult58|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult59|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult59                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult59|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult5|                          ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult5                                                                                            ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult5|mult_k4t:auto_generated                                                                    ; work         ;
;       |lpm_mult:Mult60|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult60                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult60|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult61|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult61                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult61|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult62|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult62                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult62|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult63|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult63                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult63|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult64|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult64                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult64|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult65|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult65                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult65|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult66|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult66                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult66|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult67|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult67                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult67|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult68|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult68                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult68|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult69|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult69                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult69|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult6|                          ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult6                                                                                            ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult6|mult_k4t:auto_generated                                                                    ; work         ;
;       |lpm_mult:Mult70|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult70                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult70|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult71|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult71                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult71|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult72|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult72                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult72|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult73|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult73                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult73|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult74|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult74                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult74|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult75|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult75                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult75|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult76|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult76                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult76|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult77|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult77                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult77|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult78|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult78                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult78|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult79|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult79                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult79|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult7|                          ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult7                                                                                            ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult7|mult_k4t:auto_generated                                                                    ; work         ;
;       |lpm_mult:Mult80|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult80                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult80|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult81|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult81                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult81|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult82|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult82                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult82|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult83|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult83                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult83|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult84|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult84                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult84|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult85|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult85                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult85|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult86|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult86                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult86|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult87|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult87                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult87|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult88|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult88                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult88|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult89|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult89                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult89|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult8|                          ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult8                                                                                            ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult8|mult_k4t:auto_generated                                                                    ; work         ;
;       |lpm_mult:Mult90|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult90                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult90|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult91|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult91                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult91|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult92|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult92                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult92|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult93|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult93                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult93|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult94|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult94                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult94|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult95|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult95                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult95|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult96|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult96                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult96|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult97|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult97                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult97|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult98|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult98                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult98|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult99|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult99                                                                                           ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult99|mult_k4t:auto_generated                                                                   ; work         ;
;       |lpm_mult:Mult9|                          ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult9                                                                                            ; work         ;
;          |mult_k4t:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |opencoreNMR|receiver:U11|lpm_mult:Mult9|mult_k4t:auto_generated                                                                    ; work         ;
;       |signalAccumulator:U2|                    ; 626 (626)         ; 346 (346)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|receiver:U11|signalAccumulator:U2                                                                                      ; work         ;
;       |usbArbiter:U7|                           ; 15 (15)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |opencoreNMR|receiver:U11|usbArbiter:U7                                                                                             ; work         ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|altsyncram:ph_rtl_0|altsyncram_nbc1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 2            ; 128          ; 2            ; 256    ; None ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ALTSYNCRAM                                    ; AUTO ; Single Port      ; 2048         ; 112          ; --           ; --           ; 229376 ; None ;
; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ALTSYNCRAM                                    ; AUTO ; Single Port      ; 2048         ; 112          ; --           ; --           ; 229376 ; None ;
; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated|ALTSYNCRAM                                    ; AUTO ; Single Port      ; 2048         ; 112          ; --           ; --           ; 229376 ; None ;
; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated|ALTSYNCRAM                                                  ; AUTO ; Single Port      ; 16384        ; 32           ; --           ; --           ; 524288 ; None ;
; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated|ALTSYNCRAM                                                  ; AUTO ; Single Port      ; 16384        ; 32           ; --           ; --           ; 524288 ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 102         ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 204         ;
; Signed Embedded Multipliers           ; 102         ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                            ;
+--------+--------------+---------+--------------+--------------+---------------------+----------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance     ; IP Include File                                                            ;
+--------+--------------+---------+--------------+--------------+---------------------+----------------------------------------------------------------------------+
; Altera ; ALTPLL       ; 13.0    ; N/A          ; N/A          ; |opencoreNMR|pll:U1 ; /home/takezo/Dropbox/nmr-FPGA/build2009c-20160421/src/pll_cyclone3/pll.vhd ;
+--------+--------------+---------+--------------+--------------+---------------------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                         ;
+-----------------------------------------------+------------------------------------------------------------+
; Register name                                 ; Reason for Removal                                         ;
+-----------------------------------------------+------------------------------------------------------------+
; pulseProgrammer:U7|inTrigStateNotReg[2,5]     ; Stuck at VCC due to stuck port data_in                     ;
; pulseProgrammer:U7|inTrigStateReg[2,5]        ; Stuck at GND due to stuck port data_in                     ;
; pulseProgrammer:U6|inTrigStateNotReg[2,4]     ; Stuck at VCC due to stuck port data_in                     ;
; pulseProgrammer:U6|inTrigStateReg[2,4]        ; Stuck at GND due to stuck port data_in                     ;
; pulseProgrammer:U5|inTrigStateNotReg[2,3]     ; Stuck at VCC due to stuck port data_in                     ;
; pulseProgrammer:U5|inTrigStateReg[2,3]        ; Stuck at GND due to stuck port data_in                     ;
; receiver:U11|sigCReg2b[13..30]                ; Merged with receiver:U11|sigCReg2b[31]                     ;
; receiver:U11|avSigCReg[0][13]                 ; Merged with receiver:U11|sigCReg2b[31]                     ;
; receiver:U11|avSigCReg[0][14]                 ; Merged with receiver:U11|sigCReg2b[31]                     ;
; receiver:U11|avSigCReg[0][15]                 ; Merged with receiver:U11|sigCReg2b[31]                     ;
; receiver:U11|avSigCReg[0][16]                 ; Merged with receiver:U11|sigCReg2b[31]                     ;
; receiver:U11|avSigCReg[0][17]                 ; Merged with receiver:U11|sigCReg2b[31]                     ;
; receiver:U11|avSigCReg[0][12]                 ; Merged with receiver:U11|sigCReg2b[12]                     ;
; receiver:U11|avSigCReg[0][11]                 ; Merged with receiver:U11|sigCReg2b[11]                     ;
; receiver:U11|avSigCReg[0][10]                 ; Merged with receiver:U11|sigCReg2b[10]                     ;
; receiver:U11|avSigCReg[0][9]                  ; Merged with receiver:U11|sigCReg2b[9]                      ;
; receiver:U11|avSigCReg[0][8]                  ; Merged with receiver:U11|sigCReg2b[8]                      ;
; receiver:U11|avSigCReg[0][7]                  ; Merged with receiver:U11|sigCReg2b[7]                      ;
; receiver:U11|avSigCReg[0][6]                  ; Merged with receiver:U11|sigCReg2b[6]                      ;
; receiver:U11|avSigCReg[0][5]                  ; Merged with receiver:U11|sigCReg2b[5]                      ;
; receiver:U11|avSigCReg[0][4]                  ; Merged with receiver:U11|sigCReg2b[4]                      ;
; receiver:U11|avSigCReg[0][3]                  ; Merged with receiver:U11|sigCReg2b[3]                      ;
; receiver:U11|avSigCReg[0][2]                  ; Merged with receiver:U11|sigCReg2b[2]                      ;
; receiver:U11|avSigCReg[0][1]                  ; Merged with receiver:U11|sigCReg2b[1]                      ;
; receiver:U11|avSigCReg[0][0]                  ; Merged with receiver:U11|sigCReg2b[0]                      ;
; receiver:U11|sigSReg2b[13..30]                ; Merged with receiver:U11|sigSReg2b[31]                     ;
; receiver:U11|avSigSReg[0][13]                 ; Merged with receiver:U11|sigSReg2b[31]                     ;
; receiver:U11|avSigSReg[0][14]                 ; Merged with receiver:U11|sigSReg2b[31]                     ;
; receiver:U11|avSigSReg[0][15]                 ; Merged with receiver:U11|sigSReg2b[31]                     ;
; receiver:U11|avSigSReg[0][16]                 ; Merged with receiver:U11|sigSReg2b[31]                     ;
; receiver:U11|avSigSReg[0][17]                 ; Merged with receiver:U11|sigSReg2b[31]                     ;
; receiver:U11|avSigSReg[0][12]                 ; Merged with receiver:U11|sigSReg2b[12]                     ;
; receiver:U11|avSigSReg[0][11]                 ; Merged with receiver:U11|sigSReg2b[11]                     ;
; receiver:U11|avSigSReg[0][10]                 ; Merged with receiver:U11|sigSReg2b[10]                     ;
; receiver:U11|avSigSReg[0][9]                  ; Merged with receiver:U11|sigSReg2b[9]                      ;
; receiver:U11|avSigSReg[0][8]                  ; Merged with receiver:U11|sigSReg2b[8]                      ;
; receiver:U11|avSigSReg[0][7]                  ; Merged with receiver:U11|sigSReg2b[7]                      ;
; receiver:U11|avSigSReg[0][6]                  ; Merged with receiver:U11|sigSReg2b[6]                      ;
; receiver:U11|avSigSReg[0][5]                  ; Merged with receiver:U11|sigSReg2b[5]                      ;
; receiver:U11|avSigSReg[0][4]                  ; Merged with receiver:U11|sigSReg2b[4]                      ;
; receiver:U11|avSigSReg[0][3]                  ; Merged with receiver:U11|sigSReg2b[3]                      ;
; receiver:U11|avSigSReg[0][2]                  ; Merged with receiver:U11|sigSReg2b[2]                      ;
; receiver:U11|avSigSReg[0][1]                  ; Merged with receiver:U11|sigSReg2b[1]                      ;
; receiver:U11|avSigSReg[0][0]                  ; Merged with receiver:U11|sigSReg2b[0]                      ;
; receiver:U11|CSImagReg[0][23]                 ; Merged with receiver:U11|CSImagReg[0][22]                  ;
; receiver:U11|CSImagReg[0][24]                 ; Merged with receiver:U11|CSImagReg[0][22]                  ;
; receiver:U11|CSImagReg[0][25]                 ; Merged with receiver:U11|CSImagReg[0][22]                  ;
; receiver:U11|CSImagReg[0][26]                 ; Merged with receiver:U11|CSImagReg[0][22]                  ;
; receiver:U11|CSImagReg[0][27]                 ; Merged with receiver:U11|CSImagReg[0][22]                  ;
; receiver:U11|CSImagReg[0][28]                 ; Merged with receiver:U11|CSImagReg[0][22]                  ;
; receiver:U11|CSImagReg[0][29]                 ; Merged with receiver:U11|CSImagReg[0][22]                  ;
; receiver:U11|CSImagReg[0][30]                 ; Merged with receiver:U11|CSImagReg[0][22]                  ;
; receiver:U11|CSImagReg[0][31]                 ; Merged with receiver:U11|CSImagReg[0][22]                  ;
; receiver:U11|CSRealReg[0][23]                 ; Merged with receiver:U11|CSRealReg[0][22]                  ;
; receiver:U11|CSRealReg[0][24]                 ; Merged with receiver:U11|CSRealReg[0][22]                  ;
; receiver:U11|CSRealReg[0][25]                 ; Merged with receiver:U11|CSRealReg[0][22]                  ;
; receiver:U11|CSRealReg[0][26]                 ; Merged with receiver:U11|CSRealReg[0][22]                  ;
; receiver:U11|CSRealReg[0][27]                 ; Merged with receiver:U11|CSRealReg[0][22]                  ;
; receiver:U11|CSRealReg[0][28]                 ; Merged with receiver:U11|CSRealReg[0][22]                  ;
; receiver:U11|CSRealReg[0][29]                 ; Merged with receiver:U11|CSRealReg[0][22]                  ;
; receiver:U11|CSRealReg[0][30]                 ; Merged with receiver:U11|CSRealReg[0][22]                  ;
; receiver:U11|CSRealReg[0][31]                 ; Merged with receiver:U11|CSRealReg[0][22]                  ;
; phaseController:U8|aReg                       ; Merged with phaseController:U10|aReg                       ;
; phaseController:U9|aReg                       ; Merged with phaseController:U10|aReg                       ;
; phaseController:U10|bReg                      ; Merged with phaseController:U9|bReg                        ;
; phaseController:U8|bReg                       ; Merged with phaseController:U9|bReg                        ;
; pulseProgrammer:U5|inTrigStateReg[1]          ; Merged with pulseProgrammer:U7|inTrigStateNotReg[1]        ;
; pulseProgrammer:U5|inTrigStateNotReg[1]       ; Merged with pulseProgrammer:U7|inTrigStateNotReg[1]        ;
; pulseProgrammer:U6|inTrigStateReg[1]          ; Merged with pulseProgrammer:U7|inTrigStateNotReg[1]        ;
; pulseProgrammer:U6|inTrigStateNotReg[1]       ; Merged with pulseProgrammer:U7|inTrigStateNotReg[1]        ;
; pulseProgrammer:U7|inTrigStateReg[1]          ; Merged with pulseProgrammer:U7|inTrigStateNotReg[1]        ;
; pulseProgrammer:U7|inTrigStateReg[3]          ; Merged with pulseProgrammer:U7|inTrigStateNotReg[3]        ;
; pulseProgrammer:U7|inTrigStateReg[4]          ; Merged with pulseProgrammer:U7|inTrigStateNotReg[4]        ;
; pulseProgrammer:U6|inTrigStateReg[3]          ; Merged with pulseProgrammer:U6|inTrigStateNotReg[3]        ;
; pulseProgrammer:U6|inTrigStateReg[5]          ; Merged with pulseProgrammer:U6|inTrigStateNotReg[5]        ;
; pulseProgrammer:U5|inTrigStateReg[4]          ; Merged with pulseProgrammer:U5|inTrigStateNotReg[4]        ;
; pulseProgrammer:U5|inTrigStateReg[5]          ; Merged with pulseProgrammer:U5|inTrigStateNotReg[5]        ;
; receiver:U11|INTF_stateReg[5..7]              ; Merged with receiver:U11|INTF_stateReg[4]                  ;
; phaseController:U8|QuadDDS20MHz:U2|ph1CReg[0] ; Merged with phaseController:U10|QuadDDS20MHz:U2|ph1CReg[0] ;
; phaseController:U9|QuadDDS20MHz:U2|ph1CReg[0] ; Merged with phaseController:U10|QuadDDS20MHz:U2|ph1CReg[0] ;
; phaseController:U8|QuadDDS20MHz:U2|ph1CReg[1] ; Merged with phaseController:U10|QuadDDS20MHz:U2|ph1CReg[1] ;
; phaseController:U9|QuadDDS20MHz:U2|ph1CReg[1] ; Merged with phaseController:U10|QuadDDS20MHz:U2|ph1CReg[1] ;
; phaseController:U8|QuadDDS20MHz:U2|ph1CReg[2] ; Merged with phaseController:U10|QuadDDS20MHz:U2|ph1CReg[2] ;
; phaseController:U9|QuadDDS20MHz:U2|ph1CReg[2] ; Merged with phaseController:U10|QuadDDS20MHz:U2|ph1CReg[2] ;
; pulseProgrammer:U6|inTrigStateNotReg[0]       ; Merged with pulseProgrammer:U5|inTrigStateNotReg[0]        ;
; pulseProgrammer:U7|inTrigStateNotReg[0]       ; Merged with pulseProgrammer:U5|inTrigStateNotReg[0]        ;
; interface:U3|hexToA:U3|QReg[5]                ; Merged with interface:U3|hexToA:U3|QReg[4]                 ;
; pulseProgrammer:U6|inTrigStateReg[0]          ; Merged with pulseProgrammer:U5|inTrigStateReg[0]           ;
; pulseProgrammer:U7|inTrigStateReg[0]          ; Merged with pulseProgrammer:U5|inTrigStateReg[0]           ;
; interface:U3|messageReg[7]                    ; Stuck at GND due to stuck port data_in                     ;
; receiver:U11|CSImagReg[1][24]                 ; Merged with receiver:U11|CSImagReg[1][23]                  ;
; receiver:U11|CSImagReg[1][25]                 ; Merged with receiver:U11|CSImagReg[1][23]                  ;
; receiver:U11|CSImagReg[1][26]                 ; Merged with receiver:U11|CSImagReg[1][23]                  ;
; receiver:U11|CSImagReg[1][27]                 ; Merged with receiver:U11|CSImagReg[1][23]                  ;
; receiver:U11|CSImagReg[1][28]                 ; Merged with receiver:U11|CSImagReg[1][23]                  ;
; receiver:U11|CSImagReg[1][29]                 ; Merged with receiver:U11|CSImagReg[1][23]                  ;
; receiver:U11|CSImagReg[1][30]                 ; Merged with receiver:U11|CSImagReg[1][23]                  ;
; receiver:U11|CSImagReg[1][31]                 ; Merged with receiver:U11|CSImagReg[1][23]                  ;
; receiver:U11|CSRealReg[1][24]                 ; Merged with receiver:U11|CSRealReg[1][23]                  ;
; receiver:U11|CSRealReg[1][25]                 ; Merged with receiver:U11|CSRealReg[1][23]                  ;
; receiver:U11|CSRealReg[1][26]                 ; Merged with receiver:U11|CSRealReg[1][23]                  ;
; receiver:U11|CSRealReg[1][27]                 ; Merged with receiver:U11|CSRealReg[1][23]                  ;
; receiver:U11|CSRealReg[1][28]                 ; Merged with receiver:U11|CSRealReg[1][23]                  ;
; receiver:U11|CSRealReg[1][29]                 ; Merged with receiver:U11|CSRealReg[1][23]                  ;
; receiver:U11|CSRealReg[1][30]                 ; Merged with receiver:U11|CSRealReg[1][23]                  ;
; receiver:U11|CSRealReg[1][31]                 ; Merged with receiver:U11|CSRealReg[1][23]                  ;
; receiver:U11|avSigSReg[1][15]                 ; Merged with receiver:U11|avSigSReg[1][14]                  ;
; receiver:U11|avSigSReg[1][16]                 ; Merged with receiver:U11|avSigSReg[1][14]                  ;
; receiver:U11|avSigSReg[1][17]                 ; Merged with receiver:U11|avSigSReg[1][14]                  ;
; receiver:U11|avSigCReg[1][15]                 ; Merged with receiver:U11|avSigCReg[1][14]                  ;
; receiver:U11|avSigCReg[1][16]                 ; Merged with receiver:U11|avSigCReg[1][14]                  ;
; receiver:U11|avSigCReg[1][17]                 ; Merged with receiver:U11|avSigCReg[1][14]                  ;
; receiver:U11|CSImagReg[2][25]                 ; Merged with receiver:U11|CSImagReg[2][24]                  ;
; receiver:U11|CSImagReg[2][26]                 ; Merged with receiver:U11|CSImagReg[2][24]                  ;
; receiver:U11|CSImagReg[2][27]                 ; Merged with receiver:U11|CSImagReg[2][24]                  ;
; receiver:U11|CSImagReg[2][28]                 ; Merged with receiver:U11|CSImagReg[2][24]                  ;
; receiver:U11|CSImagReg[2][29]                 ; Merged with receiver:U11|CSImagReg[2][24]                  ;
; receiver:U11|CSImagReg[2][30]                 ; Merged with receiver:U11|CSImagReg[2][24]                  ;
; receiver:U11|CSImagReg[2][31]                 ; Merged with receiver:U11|CSImagReg[2][24]                  ;
; receiver:U11|CSRealReg[2][25]                 ; Merged with receiver:U11|CSRealReg[2][24]                  ;
; receiver:U11|CSRealReg[2][26]                 ; Merged with receiver:U11|CSRealReg[2][24]                  ;
; receiver:U11|CSRealReg[2][27]                 ; Merged with receiver:U11|CSRealReg[2][24]                  ;
; receiver:U11|CSRealReg[2][28]                 ; Merged with receiver:U11|CSRealReg[2][24]                  ;
; receiver:U11|CSRealReg[2][29]                 ; Merged with receiver:U11|CSRealReg[2][24]                  ;
; receiver:U11|CSRealReg[2][30]                 ; Merged with receiver:U11|CSRealReg[2][24]                  ;
; receiver:U11|CSRealReg[2][31]                 ; Merged with receiver:U11|CSRealReg[2][24]                  ;
; receiver:U11|avSigSReg[2][16]                 ; Merged with receiver:U11|avSigSReg[2][15]                  ;
; receiver:U11|avSigSReg[2][17]                 ; Merged with receiver:U11|avSigSReg[2][15]                  ;
; receiver:U11|avSigCReg[2][16]                 ; Merged with receiver:U11|avSigCReg[2][15]                  ;
; receiver:U11|avSigCReg[2][17]                 ; Merged with receiver:U11|avSigCReg[2][15]                  ;
; receiver:U11|CSImagReg[3][26]                 ; Merged with receiver:U11|CSImagReg[3][25]                  ;
; receiver:U11|CSImagReg[3][27]                 ; Merged with receiver:U11|CSImagReg[3][25]                  ;
; receiver:U11|CSImagReg[3][28]                 ; Merged with receiver:U11|CSImagReg[3][25]                  ;
; receiver:U11|CSImagReg[3][29]                 ; Merged with receiver:U11|CSImagReg[3][25]                  ;
; receiver:U11|CSImagReg[3][30]                 ; Merged with receiver:U11|CSImagReg[3][25]                  ;
; receiver:U11|CSImagReg[3][31]                 ; Merged with receiver:U11|CSImagReg[3][25]                  ;
; receiver:U11|CSRealReg[3][26]                 ; Merged with receiver:U11|CSRealReg[3][25]                  ;
; receiver:U11|CSRealReg[3][27]                 ; Merged with receiver:U11|CSRealReg[3][25]                  ;
; receiver:U11|CSRealReg[3][28]                 ; Merged with receiver:U11|CSRealReg[3][25]                  ;
; receiver:U11|CSRealReg[3][29]                 ; Merged with receiver:U11|CSRealReg[3][25]                  ;
; receiver:U11|CSRealReg[3][30]                 ; Merged with receiver:U11|CSRealReg[3][25]                  ;
; receiver:U11|CSRealReg[3][31]                 ; Merged with receiver:U11|CSRealReg[3][25]                  ;
; receiver:U11|avSigSReg[3][17]                 ; Merged with receiver:U11|avSigSReg[3][16]                  ;
; receiver:U11|avSigCReg[3][17]                 ; Merged with receiver:U11|avSigCReg[3][16]                  ;
; receiver:U11|CSImagReg[4][27]                 ; Merged with receiver:U11|CSImagReg[4][26]                  ;
; receiver:U11|CSImagReg[4][28]                 ; Merged with receiver:U11|CSImagReg[4][26]                  ;
; receiver:U11|CSImagReg[4][29]                 ; Merged with receiver:U11|CSImagReg[4][26]                  ;
; receiver:U11|CSImagReg[4][30]                 ; Merged with receiver:U11|CSImagReg[4][26]                  ;
; receiver:U11|CSImagReg[4][31]                 ; Merged with receiver:U11|CSImagReg[4][26]                  ;
; receiver:U11|CSRealReg[4][27]                 ; Merged with receiver:U11|CSRealReg[4][26]                  ;
; receiver:U11|CSRealReg[4][28]                 ; Merged with receiver:U11|CSRealReg[4][26]                  ;
; receiver:U11|CSRealReg[4][29]                 ; Merged with receiver:U11|CSRealReg[4][26]                  ;
; receiver:U11|CSRealReg[4][30]                 ; Merged with receiver:U11|CSRealReg[4][26]                  ;
; receiver:U11|CSRealReg[4][31]                 ; Merged with receiver:U11|CSRealReg[4][26]                  ;
; receiver:U11|sigCLatchReg                     ; Merged with receiver:U11|sigSLatchReg                      ;
; receiver:U11|CSImagReg[5][27]                 ; Merged with receiver:U11|CSImagReg[5][31]                  ;
; receiver:U11|CSImagReg[5][28]                 ; Merged with receiver:U11|CSImagReg[5][31]                  ;
; receiver:U11|CSImagReg[5][29]                 ; Merged with receiver:U11|CSImagReg[5][31]                  ;
; receiver:U11|CSImagReg[5][30]                 ; Merged with receiver:U11|CSImagReg[5][31]                  ;
; receiver:U11|CSRealReg[5][27]                 ; Merged with receiver:U11|CSRealReg[5][31]                  ;
; receiver:U11|CSRealReg[5][28]                 ; Merged with receiver:U11|CSRealReg[5][31]                  ;
; receiver:U11|CSRealReg[5][29]                 ; Merged with receiver:U11|CSRealReg[5][31]                  ;
; receiver:U11|CSRealReg[5][30]                 ; Merged with receiver:U11|CSRealReg[5][31]                  ;
; receiver:U11|CSImagReg[6][28]                 ; Merged with receiver:U11|CSImagReg[6][31]                  ;
; receiver:U11|CSImagReg[6][29]                 ; Merged with receiver:U11|CSImagReg[6][31]                  ;
; receiver:U11|CSImagReg[6][30]                 ; Merged with receiver:U11|CSImagReg[6][31]                  ;
; receiver:U11|CSRealReg[6][28]                 ; Merged with receiver:U11|CSRealReg[6][31]                  ;
; receiver:U11|CSRealReg[6][29]                 ; Merged with receiver:U11|CSRealReg[6][31]                  ;
; receiver:U11|CSRealReg[6][30]                 ; Merged with receiver:U11|CSRealReg[6][31]                  ;
; receiver:U11|CSImagReg[7][30]                 ; Merged with receiver:U11|CSImagReg[7][29]                  ;
; receiver:U11|CSImagReg[7][31]                 ; Merged with receiver:U11|CSImagReg[7][29]                  ;
; receiver:U11|CSRealReg[7][30]                 ; Merged with receiver:U11|CSRealReg[7][29]                  ;
; receiver:U11|CSRealReg[7][31]                 ; Merged with receiver:U11|CSRealReg[7][29]                  ;
; receiver:U11|CSImagReg[8][30]                 ; Merged with receiver:U11|CSImagReg[8][31]                  ;
; receiver:U11|CSRealReg[8][30]                 ; Merged with receiver:U11|CSRealReg[8][31]                  ;
; interface:U3|mReg[6..9]                       ; Lost fanout                                                ;
; interface:U3|coAddressReg[6..9]               ; Lost fanout                                                ;
; pulseProgrammer:U5|countReg[3]                ; Stuck at GND due to stuck port data_in                     ;
; pulseProgrammer:U6|countReg[3]                ; Stuck at GND due to stuck port data_in                     ;
; pulseProgrammer:U7|countReg[3]                ; Stuck at GND due to stuck port data_in                     ;
; Total Number of Removed Registers = 228       ;                                                            ;
+-----------------------------------------------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                          ;
+------------------------------+--------------------+------------------------------------------------------------------+
; Register name                ; Reason for Removal ; Registers Removed due to This Register                           ;
+------------------------------+--------------------+------------------------------------------------------------------+
; interface:U3|mReg[9]         ; Lost Fanouts       ; interface:U3|mReg[8], interface:U3|mReg[7], interface:U3|mReg[6] ;
; interface:U3|coAddressReg[9] ; Lost Fanouts       ; interface:U3|coAddressReg[8], interface:U3|coAddressReg[7],      ;
;                              ;                    ; interface:U3|coAddressReg[6]                                     ;
+------------------------------+--------------------+------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 19900 ;
; Number of registers using Synchronous Clear  ; 1057  ;
; Number of registers using Synchronous Load   ; 312   ;
; Number of registers using Asynchronous Clear ; 24    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 8820  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                 ;
+------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                  ; Fan out ;
+------------------------------------------------------------------------------------+---------+
; interface:U3|FIFO:U8|rptrReg[4]                                                    ; 92      ;
; interface:U3|FIFO:U8|rptrReg[5]                                                    ; 93      ;
; interface:U3|FIFO:U8|rptrReg[1]                                                    ; 84      ;
; interface:U3|FIFO:U8|rptrReg[0]                                                    ; 83      ;
; interface:U3|FIFO:U8|rptrReg[3]                                                    ; 88      ;
; interface:U3|FIFO:U8|rptrReg[2]                                                    ; 88      ;
; receiver:U11|usbArbiter:U7|RD_N                                                    ; 2       ;
; receiver:U11|usbArbiter:U7|WR                                                      ; 1       ;
; interface:U3|FIFO:U8|EFReg                                                         ; 4       ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|maxCountReg[0]     ; 2       ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|maxCountReg[0]     ; 2       ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|maxCountReg[0]     ; 2       ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|maxCountReg[0]    ; 2       ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|maxCountReg[0]    ; 2       ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|maxCountReg[0]     ; 2       ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|maxCountReg[0]     ; 2       ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|maxCountReg[0]    ; 2       ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|maxCountReg[0]     ; 2       ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|maxCountReg[0]     ; 2       ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|maxCountReg[0]    ; 2       ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|maxCountReg[0]     ; 2       ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|maxCountReg[0]    ; 2       ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|maxCountReg[0]     ; 2       ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|maxCountReg[0]    ; 2       ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|maxCountReg[0]     ; 2       ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|maxCountReg[0]     ; 2       ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|maxCountReg[0]     ; 2       ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|maxCountReg[0]    ; 2       ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|maxCountReg[0]    ; 2       ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|maxCountReg[0]     ; 2       ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|maxCountReg[0]     ; 2       ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|maxCountReg[0]    ; 2       ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|maxCountReg[0]     ; 2       ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|maxCountReg[0]     ; 2       ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|maxCountReg[0]    ; 2       ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|maxCountReg[0]     ; 2       ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|maxCountReg[0]    ; 2       ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|maxCountReg[0]     ; 2       ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|maxCountReg[0]    ; 2       ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|maxCountReg[0]    ; 2       ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|maxCountReg[0]    ; 2       ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|maxCountReg[0]    ; 2       ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|maxCountReg[0]   ; 2       ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|maxCountReg[0]   ; 2       ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|maxCountReg[0]    ; 2       ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|maxCountReg[0]    ; 2       ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|maxCountReg[0]   ; 2       ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|maxCountReg[0]    ; 2       ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|maxCountReg[0]    ; 2       ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|maxCountReg[0]   ; 2       ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|maxCountReg[0]    ; 2       ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|maxCountReg[0]   ; 2       ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|maxCountReg[0]    ; 2       ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|maxCountReg[0]   ; 2       ;
; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|maxCountReg[0] ; 2       ;
; Total number of inverted registers = 55                                            ;         ;
+------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------+
; Physical Synthesis Netlist Optimizations                                                                              ;
+------------------------------------------------------------------------------+------------------+---------------------+
; Node                                                                         ; Action           ; Reason              ;
+------------------------------------------------------------------------------+------------------+---------------------+
; INVTRANSBUSY~0                                                               ; Deleted          ; Timing optimization ;
; INVTRANSBUSY~0_wirecell                                                      ; Modified         ; Timing optimization ;
; interface:U3|Add0~1                                                          ; Modified         ; Timing optimization ;
; interface:U3|Add2~1                                                          ; Modified         ; Timing optimization ;
; interface:U3|Add3~1                                                          ; Modified         ; Timing optimization ;
; interface:U3|Add4~0                                                          ; Modified         ; Timing optimization ;
; interface:U3|Add5~0                                                          ; Modified         ; Timing optimization ;
; interface:U3|Add7~1                                                          ; Modified         ; Timing optimization ;
; interface:U3|Add8~1                                                          ; Modified         ; Timing optimization ;
; interface:U3|Add9~1                                                          ; Modified         ; Timing optimization ;
; interface:U3|Add10~1                                                         ; Modified         ; Timing optimization ;
; interface:U3|Add11~1                                                         ; Modified         ; Timing optimization ;
; interface:U3|Add12~1                                                         ; Modified         ; Timing optimization ;
; interface:U3|Add13~1                                                         ; Modified         ; Timing optimization ;
; interface:U3|Add14~1                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux0~6                                                          ; Modified         ; Timing optimization ;
; interface:U3|Mux0~10                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux0~11                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux0~12                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux0~14                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux0~17                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux0~18                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux0~20                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux0~22                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux0~23                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux0~24                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux0~27                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux0~28                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux0~31                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux0~32                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux0~33                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux0~35                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux0~36                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux0~38                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux0~72                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux0~90                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux0~93                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux0~100                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux0~110                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux0~121                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux0~124                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux0~157                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux0~168                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux0~200                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux0~212                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux0~213                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux0~214                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux0~216                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux0~217                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux0~219                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux0~222                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux0~224                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux0~225                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux0~226                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux0~227                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux0~229                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux0~232                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux0~233                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux0~234                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux0~236                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux0~237                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux0~239                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux0~249                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux0~252                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux0~284                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux0~295                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux0~327                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux0~338                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux0~346                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux0~349                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux0~356                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux0~366                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux0~377                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux0~380                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux0~412                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux0~430                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux0~440                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux0~443                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux0~450                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux0~461                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux0~464                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux0~467                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux0~469                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux0~470                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux0~471                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux0~474                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux0~475                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux0~483                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux0~486                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux0~493                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux0~504                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux0~637                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux1~510                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~6                                                          ; Modified         ; Timing optimization ;
; interface:U3|Mux2~16                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux2~19                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux2~26                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux2~37                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux2~40                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux2~48                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux2~51                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux2~52                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux2~54                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux2~55                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux2~56                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux2~57                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux2~59                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux2~68                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux2~73                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux2~75                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux2~76                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux2~77                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux2~80                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux2~81                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux2~90                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux2~93                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux2~100                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~110                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~121                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~124                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~133                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~136                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~137                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~138                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~139                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~141                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~144                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~145                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~153                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~164                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~170                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~171                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~172                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~174                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~175                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~177                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~180                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~182                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~183                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~184                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~185                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~187                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~190                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~192                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~193                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~194                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~195                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~197                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~207                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~210                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~212                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~214                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~215                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~216                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~217                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~219                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~222                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~223                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~224                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~226                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~227                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~229                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~232                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~234                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~235                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~236                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~237                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~239                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~243                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~244                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~245                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~247                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~248                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~250                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~254                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~255                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~256                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~258                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~259                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~261                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~264                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~266                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~267                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~268                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~269                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~271                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~274                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~276                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~277                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~278                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~279                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~281                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~285                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~286                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~287                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~289                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~290                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~292                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~297                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~299                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~300                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~301                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~302                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~304                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~313                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~317                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~319                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~320                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~321                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~324                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~325                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~334                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~337                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~340                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~341                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~342                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~344                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~345                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~347                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~350                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~352                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~353                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~354                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~355                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~357                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~360                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~361                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~362                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~364                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~365                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~367                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~371                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~373                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~374                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~375                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~376                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~378                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~382                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~384                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~385                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~386                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~387                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~389                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~392                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~393                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~394                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~396                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~397                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~399                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~402                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~404                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~405                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~406                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~407                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~409                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~413                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~414                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~415                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~417                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~418                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~420                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~424                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~425                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~426                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~428                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~429                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~431                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~434                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~436                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~437                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~438                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~439                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~441                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~444                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~446                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~447                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~448                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~449                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~451                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~455                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~456                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~457                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~459                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~460                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~462                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~467                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~469                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~470                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~471                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~472                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~474                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~477                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~478                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~479                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~481                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~482                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~484                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~487                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~488                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~489                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~491                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~492                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~494                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~498                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~500                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~501                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~502                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~503                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~505                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~517                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~527                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~530                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~537                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~540                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~548                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~559                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~569                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~572                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~579                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~582                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~590                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~601                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~604                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~611                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~621                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~624                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~632                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~638                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~639                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~640                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~642                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~643                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~645                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~654                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~664                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~667                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~675                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux2~678                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~30                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux3~72                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux3~83                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux3~114                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~157                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~168                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~200                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~218                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~228                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~231                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~238                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~249                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~252                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~260                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~263                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~270                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~280                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~291                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~294                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~327                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~338                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~346                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~356                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~359                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~366                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~377                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~380                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~412                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~430                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~433                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~440                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~450                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~461                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~464                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~497                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~508                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~541                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~552                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~553                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~554                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~555                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~557                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~560                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~561                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~563                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~565                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~566                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~567                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~570                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~571                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~573                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~575                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~576                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~577                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~580                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~581                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~584                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~585                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~586                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~588                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~591                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~592                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~625                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~638                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~640                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~641                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~642                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~645                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~646                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~648                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~649                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~650                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~652                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~655                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~656                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~658                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~660                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~661                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~662                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~665                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~666                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~669                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~670                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~671                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~673                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~676                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux3~677                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~30                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux4~41                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux4~42                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux4~43                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux4~44                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux4~46                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux4~49                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux4~50                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux4~52                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux4~54                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux4~55                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux4~56                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux4~59                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux4~60                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux4~62                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux4~63                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux4~64                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux4~66                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux4~69                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux4~70                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux4~73                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux4~75                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux4~76                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux4~77                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux4~80                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux4~81                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux4~84                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux4~86                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux4~87                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux4~88                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux4~91                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux4~92                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux4~94                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux4~95                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux4~96                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux4~98                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux4~101                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~102                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~104                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~105                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~106                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~108                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~111                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~112                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~115                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~117                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~118                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~119                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~122                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~123                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~127                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~129                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~130                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~131                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~134                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~135                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~137                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~138                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~139                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~141                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~144                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~145                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~147                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~148                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~149                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~151                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~154                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~155                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~158                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~160                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~161                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~162                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~165                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~166                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~170                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~172                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~173                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~174                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~177                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~178                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~180                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~181                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~182                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~184                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~187                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~188                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~190                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~192                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~193                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~194                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~197                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~198                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~201                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~202                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~203                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~205                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~208                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~209                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~242                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~253                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~284                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~424                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~498                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~509                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~516                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~526                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~529                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~536                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~547                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~550                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~582                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~625                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux4~669                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~126                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~169                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~170                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~172                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~173                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~174                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~177                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~178                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~180                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~181                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~182                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~184                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~187                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~188                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~190                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~192                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~193                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~194                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~197                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~198                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~201                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~202                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~203                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~205                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~208                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~209                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~212                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~213                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~214                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~216                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~217                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~219                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~228                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~231                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~238                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~243                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~244                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~245                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~247                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~250                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~251                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~254                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~255                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~256                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~258                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~261                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~262                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~264                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~266                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~267                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~268                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~271                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~272                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~274                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~276                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~277                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~278                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~281                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~282                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~285                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~286                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~287                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~289                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~292                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~293                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~303                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~306                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~307                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~308                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~309                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~311                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~312                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~314                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~323                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~328                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~329                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~330                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~332                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~335                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~336                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~466                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~541                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~552                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~559                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~563                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~565                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~566                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~567                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~568                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~570                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~573                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~575                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~576                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~577                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~580                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~581                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~590                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~593                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~601                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~604                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~605                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~606                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~607                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~609                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~610                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~612                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~621                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~626                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~627                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~628                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~630                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~633                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~634                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux5~668                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux6~510                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux6~681                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~6                                                          ; Modified         ; Timing optimization ;
; interface:U3|Mux7~9                                                          ; Modified         ; Timing optimization ;
; interface:U3|Mux7~16                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux7~26                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux7~37                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux7~40                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux7~48                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux7~58                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux7~61                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux7~68                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux7~73                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux7~75                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux7~76                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux7~77                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux7~78                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux7~80                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux7~90                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux7~100                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~103                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~110                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~121                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~124                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~127                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~129                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~130                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~131                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~134                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~135                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~143                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~153                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~156                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~158                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~160                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~161                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~162                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~163                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~165                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~176                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~186                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~189                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~196                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~199                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~207                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~212                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~214                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~215                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~216                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~217                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~219                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~228                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~238                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~241                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~249                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~252                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~260                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~263                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~270                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~280                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~283                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~291                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~303                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~306                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~313                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~323                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~334                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~337                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~340                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~342                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~343                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~344                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~347                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~348                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~350                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~351                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~352                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~354                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~357                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~358                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~360                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~361                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~362                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~364                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~367                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~368                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~371                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~373                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~374                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~375                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~378                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~379                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~382                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~383                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~384                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~386                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~389                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~390                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~392                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~394                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~395                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~396                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~399                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~400                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~402                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~404                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~405                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~406                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~409                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~410                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~413                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~414                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~415                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~417                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~420                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~421                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~424                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~426                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~427                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~428                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~431                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~432                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~434                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~435                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~436                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~438                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~441                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~442                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~444                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~446                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~447                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~448                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~451                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~452                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~455                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~456                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~457                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~459                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~462                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~463                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~467                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~469                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~470                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~471                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~474                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~475                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~477                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~478                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~479                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~481                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~484                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~485                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~487                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~489                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~490                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~491                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~494                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~495                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~498                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~499                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~500                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~502                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~505                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~506                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~541                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~552                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~559                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~569                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~572                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~579                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~584                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~585                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~586                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~588                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~589                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~591                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~601                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~604                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~611                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~621                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~632                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~635                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~644                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~647                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~648                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~650                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~651                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~652                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~655                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~656                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~658                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~660                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~661                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~662                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~663                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~665                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux7~675                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux32~126                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~169                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~170                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~172                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~174                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~177                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~186                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~190                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~192                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~194                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~197                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~207                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~218                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~222                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~224                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~226                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~229                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~232                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~233                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~234                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~236                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~239                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~243                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~244                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~245                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~246                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~247                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~248                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~250                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~251                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~254                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~256                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~257                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~258                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~261                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~262                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~264                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~266                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~267                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~268                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~271                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~272                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~274                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~276                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~278                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~281                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~282                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~285                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~287                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~288                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~289                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~292                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~293                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~297                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~299                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~301                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~304                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~313                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~317                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~319                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~321                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~324                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~334                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~370                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~381                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~412                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~454                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~467                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~468                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~469                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~470                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~471                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~472                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~474                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~475                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~477                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~479                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~481                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~484                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~487                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~488                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~489                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~490                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~491                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~492                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~494                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~495                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~498                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~499                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~500                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~501                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~502                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~503                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~505                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~506                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~541                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~552                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~559                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~562                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~569                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~572                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~579                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~582                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~590                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~593                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~625                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~636                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~638                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~639                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~640                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~641                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~642                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~643                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~645                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~646                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~648                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~649                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~650                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~652                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~653                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~655                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~658                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~659                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~660                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~661                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~662                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~663                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~665                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~666                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~669                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~671                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~673                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux32~676                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux33~510                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux33~681                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~0                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux34~2                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux34~4                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux34~7                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux34~16                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux34~20                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux34~22                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux34~24                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux34~27                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux34~31                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux34~33                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux34~35                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux34~38                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux34~48                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux34~52                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux34~54                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux34~56                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux34~59                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux34~68                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux34~79                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux34~90                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux34~100                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~110                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~121                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~133                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~143                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~147                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~149                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~151                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~154                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~158                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~160                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~162                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~165                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~176                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~179                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~186                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~196                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~201                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~202                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~203                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~205                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~208                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~209                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~218                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~228                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~238                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~249                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~260                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~270                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~280                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~291                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~297                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~299                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~301                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~304                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~313                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~316                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~323                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~334                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~340                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~341                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~342                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~343                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~344                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~345                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~347                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~348                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~350                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~351                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~352                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~353                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~354                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~355                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~357                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~358                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~360                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~361                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~362                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~363                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~364                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~365                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~367                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~368                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~371                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~372                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~373                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~374                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~375                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~376                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~378                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~379                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~382                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~384                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~386                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~389                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~392                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~393                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~394                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~395                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~396                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~397                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~399                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~400                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~402                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~403                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~404                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~405                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~406                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~407                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~409                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~410                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~413                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~414                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~415                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~416                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~417                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~418                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~420                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~421                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~424                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~425                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~426                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~427                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~428                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~429                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~431                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~432                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~434                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~435                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~436                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~437                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~438                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~439                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~441                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~442                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~444                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~445                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~446                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~447                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~448                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~449                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~451                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~452                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~455                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~456                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~457                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~458                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~459                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~460                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~462                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~463                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~467                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~469                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~471                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~474                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~477                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~479                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~481                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~484                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~485                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~487                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~489                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~491                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~494                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~498                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~500                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~502                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~505                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~517                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~527                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~537                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~548                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~559                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~569                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~579                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~590                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~601                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~604                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~611                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~621                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~624                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~632                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~635                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~668                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux34~679                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~30                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux35~48                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux35~51                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux35~52                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux35~53                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux35~54                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux35~55                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux35~56                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux35~57                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux35~59                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux35~60                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux35~68                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux35~71                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux35~73                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux35~74                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux35~75                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux35~76                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux35~77                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux35~78                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux35~80                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux35~81                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux35~114                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~125                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~157                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~168                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~200                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~211                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~242                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~260                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~263                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~270                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~273                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~280                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~283                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~285                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~286                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~287                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~288                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~289                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~290                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~292                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~293                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~297                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~298                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~299                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~300                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~301                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~302                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~304                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~305                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~307                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~308                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~309                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~310                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~311                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~312                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~314                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~315                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~317                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~318                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~319                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~320                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~321                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~322                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~324                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~325                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~328                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~329                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~330                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~331                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~332                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~333                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~335                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~336                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~370                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~382                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~384                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~386                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~389                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~398                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~401                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~408                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~411                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~413                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~415                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~417                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~420                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~430                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~433                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~440                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~443                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~450                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~453                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~461                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~464                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~497                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~541                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~552                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~553                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~555                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~557                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~560                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~561                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~563                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~565                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~567                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~570                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~573                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~574                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~575                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~577                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~578                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~580                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~581                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~584                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~586                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~588                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~591                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~592                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~625                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~636                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~668                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux35~679                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~0                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux36~1                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux36~2                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux36~3                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux36~4                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux36~5                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux36~7                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux36~8                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux36~10                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux36~11                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux36~12                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux36~13                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux36~14                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux36~15                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux36~17                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux36~18                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux36~20                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux36~21                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux36~22                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux36~23                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux36~24                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux36~25                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux36~27                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux36~28                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux36~31                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux36~32                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux36~33                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux36~34                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux36~35                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux36~36                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux36~38                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux36~39                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux36~72                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux36~83                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux36~114                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~125                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~157                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~168                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~170                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~171                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~172                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~174                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~177                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~178                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~180                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~181                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~182                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~183                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~184                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~185                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~187                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~188                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~190                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~191                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~192                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~193                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~194                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~195                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~197                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~198                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~201                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~203                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~205                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~208                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~242                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~284                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~327                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~370                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~412                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~423                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~430                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~440                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~450                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~461                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~467                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~469                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~471                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~474                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~477                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~479                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~481                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~484                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~487                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~489                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~491                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~494                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~498                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~500                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~502                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~505                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~517                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~520                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~521                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~522                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~523                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~524                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~525                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~526                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~528                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~529                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~531                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~532                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~533                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~534                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~535                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~536                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~538                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~539                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~542                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~543                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~544                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~546                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~549                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~550                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~583                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~625                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~638                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~640                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~641                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~642                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~645                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~648                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~650                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~652                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~655                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~658                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~660                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~662                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~665                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~669                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~670                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~671                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~672                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~673                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~674                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~676                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux36~677                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~126                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~169                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~170                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~172                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~174                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~177                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~186                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~189                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~190                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~192                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~194                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~197                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~201                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~203                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~204                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~205                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~206                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~208                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~212                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~213                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~214                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~215                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~216                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~217                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~219                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~222                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~224                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~226                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~229                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~230                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~238                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~241                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~249                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~254                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~256                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~257                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~258                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~261                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~262                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~264                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~265                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~266                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~268                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~269                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~271                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~272                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~274                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~275                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~276                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~277                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~278                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~279                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~281                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~282                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~285                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~286                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~287                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~289                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~292                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~293                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~303                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~313                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~316                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~323                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~328                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~329                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~330                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~332                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~333                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~335                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~336                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~340                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~342                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~344                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~347                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~356                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~359                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~366                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~369                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~371                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~373                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~375                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~378                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~412                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~454                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~465                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~497                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~508                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~541                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~559                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~563                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~565                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~566                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~567                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~570                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~571                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~573                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~575                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~577                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~580                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~584                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~585                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~586                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~587                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~588                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~589                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~591                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~625                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux37~668                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux38~6                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux38~16                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux38~26                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux38~31                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux38~32                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux38~33                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux38~34                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux38~35                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux38~36                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux38~38                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux38~39                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux38~42                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux38~43                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux38~44                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux38~45                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux38~46                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux38~47                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux38~49                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux38~50                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux38~58                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux38~68                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux38~71                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux38~73                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux38~74                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux38~75                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux38~76                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux38~77                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux38~78                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux38~80                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux38~90                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux38~93                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux38~94                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux38~96                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux38~98                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux38~101                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux38~104                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux38~106                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux38~108                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux38~111                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux38~115                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux38~116                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux38~117                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux38~118                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux38~119                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux38~120                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux38~122                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux38~123                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux38~127                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux38~129                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux38~131                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux38~134                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux38~143                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux38~146                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux38~153                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux38~164                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux38~296                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux38~339                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux38~466                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux38~517                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux38~520                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux38~527                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux38~530                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux38~537                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux38~540                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux38~548                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux38~551                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux38~553                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux38~555                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux38~557                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux38~560                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux38~563                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux38~565                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux38~567                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux38~570                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux38~573                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux38~575                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux38~577                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux38~580                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux38~584                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux38~586                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux38~587                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux38~588                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux38~589                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux38~591                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux38~595                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux38~597                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux38~599                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux38~602                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux38~605                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux38~607                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux38~609                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux38~612                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux38~615                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux38~617                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux38~619                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux38~622                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux38~632                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux38~635                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux38~644                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux38~647                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux38~648                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux38~650                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux38~652                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux38~655                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux38~664                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux38~667                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux38~675                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux38~678                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux39~0                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux39~1                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux39~2                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux39~3                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux39~4                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux39~5                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux39~7                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux39~8                                                         ; Modified         ; Timing optimization ;
; interface:U3|Mux39~10                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux39~11                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux39~12                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux39~13                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux39~14                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux39~15                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux39~17                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux39~18                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux39~20                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux39~21                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux39~22                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux39~23                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux39~24                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux39~25                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux39~27                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux39~28                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux39~31                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux39~32                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux39~33                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux39~34                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux39~35                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux39~36                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux39~38                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux39~39                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux39~72                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux39~90                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux39~93                                                        ; Modified         ; Timing optimization ;
; interface:U3|Mux39~100                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux39~103                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux39~110                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux39~113                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux39~121                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux39~124                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux39~133                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux39~136                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux39~137                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux39~138                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux39~139                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux39~140                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux39~141                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux39~142                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux39~144                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux39~145                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux39~153                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux39~156                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux39~158                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux39~159                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux39~160                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux39~161                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux39~162                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux39~163                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux39~165                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux39~166                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux39~296                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux39~339                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux39~370                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux39~412                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux39~423                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux39~430                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux39~433                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux39~440                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux39~443                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux39~450                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux39~453                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux39~461                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux39~473                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux39~476                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux39~483                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux39~486                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux39~493                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux39~496                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux39~504                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux39~507                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux39~541                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux39~583                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux39~625                                                       ; Modified         ; Timing optimization ;
; interface:U3|Mux39~668                                                       ; Modified         ; Timing optimization ;
; interface:U3|Tx:U1|Add0~1                                                    ; Modified         ; Timing optimization ;
; interface:U3|Tx:U1|Add0~2                                                    ; Modified         ; Timing optimization ;
; interface:U3|arrayCountReg~2                                                 ; Modified         ; Timing optimization ;
; interface:U3|bufLength[0]~19                                                 ; Deleted          ; Timing optimization ;
; interface:U3|bufLength[0]~20                                                 ; Modified         ; Timing optimization ;
; interface:U3|c1Reg[0]~11                                                     ; Modified         ; Timing optimization ;
; interface:U3|coAddressReg[0]~3                                               ; Modified         ; Timing optimization ;
; interface:U3|k1Reg[0]~10                                                     ; Deleted          ; Timing optimization ;
; interface:U3|k1Reg[0]~11                                                     ; Modified         ; Timing optimization ;
; interface:U3|k2Reg[0]~10                                                     ; Modified         ; Timing optimization ;
; interface:U3|k3Reg[0]~11                                                     ; Modified         ; Timing optimization ;
; interface:U3|k4Reg[0]~13                                                     ; Modified         ; Timing optimization ;
; interface:U3|mReg[0]~2                                                       ; Modified         ; Timing optimization ;
; interface:U3|wPlus4Reg[0]~5                                                  ; Modified         ; Timing optimization ;
; interface:U3|wReg[0]~0                                                       ; Deleted          ; Timing optimization ;
; interface:U3|wReg[0]~3                                                       ; Modified         ; Timing optimization ;
; phaseController:U8|QuadDDS20MHz:U2|Mux1~2                                    ; Deleted          ; Timing optimization ;
; phaseController:U8|QuadDDS20MHz:U2|Mux1~3                                    ; Deleted          ; Timing optimization ;
; phaseController:U8|QuadDDS20MHz:U2|Mux1~4                                    ; Deleted          ; Timing optimization ;
; phaseController:U8|QuadDDS20MHz:U2|Mux1~5                                    ; Deleted          ; Timing optimization ;
; phaseController:U8|QuadDDS20MHz:U2|Mux1~6                                    ; Modified         ; Timing optimization ;
; phaseController:U8|QuadDDS20MHz:U2|Mux1~6_RESYN830_BDD831                    ; Created          ; Timing optimization ;
; phaseController:U8|QuadDDS20MHz:U2|Mux1~6_RESYN832_BDD833                    ; Created          ; Timing optimization ;
; phaseController:U8|QuadDDS20MHz:U2|Mux1~6_RESYN834_BDD835                    ; Created          ; Timing optimization ;
; phaseController:U8|QuadDDS20MHz:U2|Mux1~6_RESYN836_BDD837                    ; Created          ; Timing optimization ;
; phaseController:U8|QuadDDS20MHz:U2|Mux1~6_RESYN838_BDD839                    ; Created          ; Timing optimization ;
; phaseController:U8|QuadDDS20MHz:U2|Mux2~3                                    ; Deleted          ; Timing optimization ;
; phaseController:U8|QuadDDS20MHz:U2|Mux2~4                                    ; Deleted          ; Timing optimization ;
; phaseController:U8|QuadDDS20MHz:U2|Mux2~5                                    ; Modified         ; Timing optimization ;
; phaseController:U8|QuadDDS20MHz:U2|Mux2~5_RESYN282_BDD283                    ; Created          ; Timing optimization ;
; phaseController:U8|QuadDDS20MHz:U2|Mux2~5_RESYN284_BDD285                    ; Created          ; Timing optimization ;
; phaseController:U8|QuadDDS20MHz:U2|Mux3~0                                    ; Deleted          ; Timing optimization ;
; phaseController:U8|QuadDDS20MHz:U2|Mux3~1                                    ; Deleted          ; Timing optimization ;
; phaseController:U8|QuadDDS20MHz:U2|Mux3~2                                    ; Deleted          ; Timing optimization ;
; phaseController:U8|QuadDDS20MHz:U2|Mux3~3                                    ; Modified         ; Timing optimization ;
; phaseController:U8|QuadDDS20MHz:U2|Mux3~3_RESYN822_BDD823                    ; Created          ; Timing optimization ;
; phaseController:U8|QuadDDS20MHz:U2|Mux3~3_RESYN824_BDD825                    ; Created          ; Timing optimization ;
; phaseController:U8|QuadDDS20MHz:U2|Mux3~3_RESYN826_BDD827                    ; Created          ; Timing optimization ;
; phaseController:U8|QuadDDS20MHz:U2|Mux3~3_RESYN828_BDD829                    ; Created          ; Timing optimization ;
; phaseController:U8|QuadDDS20MHz:U2|Mux3~15                                   ; Deleted          ; Timing optimization ;
; phaseController:U8|QuadDDS20MHz:U2|Mux3~16                                   ; Deleted          ; Timing optimization ;
; phaseController:U8|QuadDDS20MHz:U2|Mux3~17                                   ; Deleted          ; Timing optimization ;
; phaseController:U8|QuadDDS20MHz:U2|Mux3~18                                   ; Modified         ; Timing optimization ;
; phaseController:U8|QuadDDS20MHz:U2|Mux3~18_RESYN270_BDD271                   ; Created          ; Timing optimization ;
; phaseController:U8|QuadDDS20MHz:U2|Mux3~18_RESYN272_BDD273                   ; Created          ; Timing optimization ;
; phaseController:U8|QuadDDS20MHz:U2|Mux3~18_RESYN274_BDD275                   ; Created          ; Timing optimization ;
; phaseController:U8|QuadDDS20MHz:U2|Mux3~26                                   ; Deleted          ; Timing optimization ;
; phaseController:U8|QuadDDS20MHz:U2|Mux3~27                                   ; Deleted          ; Timing optimization ;
; phaseController:U8|QuadDDS20MHz:U2|Mux3~28                                   ; Deleted          ; Timing optimization ;
; phaseController:U8|QuadDDS20MHz:U2|Mux3~29                                   ; Deleted          ; Timing optimization ;
; phaseController:U8|QuadDDS20MHz:U2|Mux3~30                                   ; Modified         ; Timing optimization ;
; phaseController:U8|QuadDDS20MHz:U2|Mux3~30_RESYN276_BDD277                   ; Created          ; Timing optimization ;
; phaseController:U8|QuadDDS20MHz:U2|Mux3~30_RESYN278_BDD279                   ; Created          ; Timing optimization ;
; phaseController:U8|QuadDDS20MHz:U2|Mux3~30_RESYN280_BDD281                   ; Created          ; Timing optimization ;
; phaseController:U8|QuadDDS20MHz:U2|Mux6~75                                   ; Deleted          ; Timing optimization ;
; phaseController:U8|QuadDDS20MHz:U2|Mux6~76                                   ; Deleted          ; Timing optimization ;
; phaseController:U8|QuadDDS20MHz:U2|Mux6~77                                   ; Modified         ; Timing optimization ;
; phaseController:U8|QuadDDS20MHz:U2|Mux6~77_RESYN266_BDD267                   ; Created          ; Timing optimization ;
; phaseController:U8|QuadDDS20MHz:U2|Mux6~77_RESYN268_BDD269                   ; Created          ; Timing optimization ;
; phaseController:U8|QuadDDS20MHz:U2|Mux8~93                                   ; Deleted          ; Timing optimization ;
; phaseController:U8|QuadDDS20MHz:U2|Mux8~94                                   ; Deleted          ; Timing optimization ;
; phaseController:U8|QuadDDS20MHz:U2|Mux8~95                                   ; Modified         ; Timing optimization ;
; phaseController:U8|QuadDDS20MHz:U2|Mux8~95_RESYN262_BDD263                   ; Created          ; Timing optimization ;
; phaseController:U8|QuadDDS20MHz:U2|Mux8~95_RESYN264_BDD265                   ; Created          ; Timing optimization ;
; phaseController:U8|QuadDDS20MHz:U2|Mux9~60                                   ; Deleted          ; Timing optimization ;
; phaseController:U8|QuadDDS20MHz:U2|Mux9~61                                   ; Deleted          ; Timing optimization ;
; phaseController:U8|QuadDDS20MHz:U2|Mux9~62                                   ; Deleted          ; Timing optimization ;
; phaseController:U8|QuadDDS20MHz:U2|Mux9~63                                   ; Deleted          ; Timing optimization ;
; phaseController:U8|QuadDDS20MHz:U2|Mux9~64                                   ; Modified         ; Timing optimization ;
; phaseController:U8|QuadDDS20MHz:U2|Mux9~64_RESYN256_BDD257                   ; Created          ; Timing optimization ;
; phaseController:U8|QuadDDS20MHz:U2|Mux9~64_RESYN258_BDD259                   ; Created          ; Timing optimization ;
; phaseController:U8|QuadDDS20MHz:U2|Mux9~64_RESYN260_BDD261                   ; Created          ; Timing optimization ;
; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|Add0~1   ; Modified         ; Timing optimization ;
; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|Add1~1   ; Modified         ; Timing optimization ;
; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|Add1~3   ; Modified         ; Timing optimization ;
; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|Equal0~0 ; Modified         ; Timing optimization ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|Add0~1       ; Modified         ; Timing optimization ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|Add1~1       ; Modified         ; Timing optimization ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|Add1~3       ; Modified         ; Timing optimization ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|Equal0~0     ; Modified         ; Timing optimization ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|Add0~1       ; Modified         ; Timing optimization ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|Add1~1       ; Modified         ; Timing optimization ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|Add1~3       ; Modified         ; Timing optimization ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|Equal0~0     ; Modified         ; Timing optimization ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|Add0~1       ; Modified         ; Timing optimization ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|Add1~1       ; Modified         ; Timing optimization ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|Add1~3       ; Modified         ; Timing optimization ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|Equal0~0     ; Modified         ; Timing optimization ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|Add0~1       ; Modified         ; Timing optimization ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|Add1~1       ; Modified         ; Timing optimization ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|Add1~3       ; Modified         ; Timing optimization ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|Equal0~0     ; Modified         ; Timing optimization ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|Add0~1       ; Modified         ; Timing optimization ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|Add1~1       ; Modified         ; Timing optimization ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|Add1~3       ; Modified         ; Timing optimization ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|Equal0~0     ; Modified         ; Timing optimization ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|Add0~1       ; Modified         ; Timing optimization ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|Add1~1       ; Modified         ; Timing optimization ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|Add1~3       ; Modified         ; Timing optimization ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|Equal0~0     ; Modified         ; Timing optimization ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|Add0~1       ; Modified         ; Timing optimization ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|Add1~1       ; Modified         ; Timing optimization ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|Add1~3       ; Modified         ; Timing optimization ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|Equal0~0     ; Modified         ; Timing optimization ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|Add0~1       ; Modified         ; Timing optimization ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|Add1~0       ; Deleted          ; Timing optimization ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|Add1~2       ; Modified         ; Timing optimization ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|Add1~4       ; Modified         ; Timing optimization ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|Equal0~0     ; Modified         ; Timing optimization ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|Add0~1       ; Modified         ; Timing optimization ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|Add1~1       ; Modified         ; Timing optimization ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|Add1~3       ; Modified         ; Timing optimization ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|Equal0~0     ; Modified         ; Timing optimization ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|Add0~1      ; Modified         ; Timing optimization ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|Add1~1      ; Modified         ; Timing optimization ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|Add1~3      ; Modified         ; Timing optimization ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|Equal0~0    ; Modified         ; Timing optimization ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|Add0~1      ; Modified         ; Timing optimization ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|Add1~1      ; Modified         ; Timing optimization ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|Add1~3      ; Modified         ; Timing optimization ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|Equal0~0    ; Modified         ; Timing optimization ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|Add0~1      ; Modified         ; Timing optimization ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|Add1~1      ; Modified         ; Timing optimization ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|Add1~3      ; Modified         ; Timing optimization ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|Equal0~0    ; Modified         ; Timing optimization ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|Add0~1      ; Modified         ; Timing optimization ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|Add1~1      ; Modified         ; Timing optimization ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|Add1~3      ; Modified         ; Timing optimization ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|Equal0~0    ; Modified         ; Timing optimization ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|Add0~1      ; Modified         ; Timing optimization ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|Add1~1      ; Modified         ; Timing optimization ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|Add1~3      ; Modified         ; Timing optimization ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|Equal0~0    ; Modified         ; Timing optimization ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|Add0~1      ; Modified         ; Timing optimization ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|Add1~1      ; Modified         ; Timing optimization ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|Add1~3      ; Modified         ; Timing optimization ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|Equal0~0    ; Modified         ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux1~2                                    ; Deleted          ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux1~3                                    ; Deleted          ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux1~4                                    ; Deleted          ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux1~5                                    ; Deleted          ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux1~6                                    ; Modified         ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux1~6_RESYN856_BDD857                    ; Created          ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux1~6_RESYN858_BDD859                    ; Created          ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux1~6_RESYN860_BDD861                    ; Created          ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux1~6_RESYN862_BDD863                    ; Created          ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux1~6_RESYN864_BDD865                    ; Created          ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux2~5                                    ; Deleted          ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux2~6                                    ; Deleted          ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux2~7                                    ; Deleted          ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux2~8                                    ; Deleted          ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux2~9                                    ; Deleted          ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux2~10                                   ; Deleted          ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux2~11                                   ; Deleted          ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux2~12                                   ; Deleted          ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux2~13                                   ; Deleted          ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux2~14                                   ; Deleted          ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux2~21                                   ; Deleted          ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux2~26                                   ; Deleted          ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux2~27                                   ; Modified         ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux2~27_RESYN802_BDD803                   ; Created          ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux2~27_RESYN804_BDD805                   ; Created          ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux2~27_RESYN808_BDD809                   ; Created          ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux2~27_RESYN808_RESYN2022_BDD2023        ; Created          ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux2~27_RESYN810_BDD811                   ; Created          ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux2~27_RESYN812_BDD813                   ; Created          ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux2~27_RESYN814_BDD815                   ; Created          ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux2~27_RESYN814_RESYN2024_BDD2025        ; Created          ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux2~27_RESYN816_BDD817                   ; Created          ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux2~27_RESYN818_BDD819                   ; Created          ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux2~27_RESYN818_RESYN2026_BDD2027        ; Created          ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux2~27_RESYN820_BDD821                   ; Created          ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux3~0                                    ; Deleted          ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux3~1                                    ; Deleted          ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux3~2                                    ; Deleted          ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux3~3                                    ; Modified         ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux3~3_RESYN848_BDD849                    ; Created          ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux3~3_RESYN850_BDD851                    ; Created          ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux3~3_RESYN852_BDD853                    ; Created          ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux3~3_RESYN854_BDD855                    ; Created          ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux3~15                                   ; Deleted          ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux3~16                                   ; Deleted          ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux3~17                                   ; Deleted          ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux3~18                                   ; Modified         ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux3~18_RESYN296_BDD297                   ; Created          ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux3~18_RESYN298_BDD299                   ; Created          ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux3~18_RESYN300_BDD301                   ; Created          ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux3~26                                   ; Deleted          ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux3~27                                   ; Deleted          ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux3~28                                   ; Deleted          ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux3~29                                   ; Deleted          ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux3~30                                   ; Modified         ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux3~30_RESYN302_BDD303                   ; Created          ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux3~30_RESYN304_BDD305                   ; Created          ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux3~30_RESYN306_BDD307                   ; Created          ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux4~31                                   ; Deleted          ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux4~32                                   ; Deleted          ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux4~33                                   ; Modified         ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux4~34                                   ; Modified         ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux4~34_RESYN846_BDD847                   ; Created          ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux6~75                                   ; Deleted          ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux6~76                                   ; Deleted          ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux6~77                                   ; Modified         ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux6~77_RESYN292_BDD293                   ; Created          ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux6~77_RESYN294_BDD295                   ; Created          ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux8~93                                   ; Deleted          ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux8~94                                   ; Deleted          ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux8~95                                   ; Modified         ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux8~95_RESYN288_BDD289                   ; Created          ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux8~95_RESYN290_BDD291                   ; Created          ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux9~60                                   ; Deleted          ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux9~61                                   ; Deleted          ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux9~62                                   ; Deleted          ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux9~63                                   ; Deleted          ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux9~64                                   ; Modified         ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux9~64_RESYN840_BDD841                   ; Created          ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux9~64_RESYN842_BDD843                   ; Created          ; Timing optimization ;
; phaseController:U9|QuadDDS20MHz:U2|Mux9~64_RESYN844_BDD845                   ; Created          ; Timing optimization ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|Add0~1       ; Modified         ; Timing optimization ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|Add1~0       ; Deleted          ; Timing optimization ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|Add1~2       ; Modified         ; Timing optimization ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|Add1~4       ; Modified         ; Timing optimization ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|Equal0~0     ; Modified         ; Timing optimization ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|Add0~1       ; Modified         ; Timing optimization ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|Add1~1       ; Modified         ; Timing optimization ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|Add1~3       ; Modified         ; Timing optimization ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|Equal0~0     ; Modified         ; Timing optimization ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|Add0~1       ; Modified         ; Timing optimization ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|Add1~0       ; Deleted          ; Timing optimization ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|Add1~2       ; Modified         ; Timing optimization ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|Add1~4       ; Modified         ; Timing optimization ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|Equal0~0     ; Modified         ; Timing optimization ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|Add0~1       ; Modified         ; Timing optimization ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|Add1~0       ; Deleted          ; Timing optimization ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|Add1~2       ; Modified         ; Timing optimization ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|Add1~4       ; Modified         ; Timing optimization ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|Equal0~0     ; Modified         ; Timing optimization ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|Add0~1       ; Modified         ; Timing optimization ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|Add1~1       ; Modified         ; Timing optimization ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|Add1~3       ; Modified         ; Timing optimization ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|Equal0~0     ; Modified         ; Timing optimization ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|Add0~1       ; Modified         ; Timing optimization ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|Add1~1       ; Modified         ; Timing optimization ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|Add1~3       ; Modified         ; Timing optimization ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|Equal0~0     ; Modified         ; Timing optimization ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|Add0~1       ; Modified         ; Timing optimization ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|Add1~0       ; Deleted          ; Timing optimization ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|Add1~2       ; Modified         ; Timing optimization ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|Add1~4       ; Modified         ; Timing optimization ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|Equal0~0     ; Modified         ; Timing optimization ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|Add0~1       ; Modified         ; Timing optimization ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|Add1~1       ; Modified         ; Timing optimization ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|Add1~3       ; Modified         ; Timing optimization ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|Equal0~0     ; Modified         ; Timing optimization ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|Add0~1       ; Modified         ; Timing optimization ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|Add1~0       ; Deleted          ; Timing optimization ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|Add1~2       ; Modified         ; Timing optimization ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|Add1~4       ; Modified         ; Timing optimization ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|Equal0~0     ; Modified         ; Timing optimization ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|Add0~1      ; Modified         ; Timing optimization ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|Add1~1      ; Modified         ; Timing optimization ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|Add1~3      ; Modified         ; Timing optimization ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|Equal0~0    ; Modified         ; Timing optimization ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|Add0~1      ; Modified         ; Timing optimization ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|Add1~1      ; Modified         ; Timing optimization ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|Add1~3      ; Modified         ; Timing optimization ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|Equal0~0    ; Modified         ; Timing optimization ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|Add0~1      ; Modified         ; Timing optimization ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|Add1~0      ; Deleted          ; Timing optimization ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|Add1~2      ; Modified         ; Timing optimization ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|Add1~4      ; Modified         ; Timing optimization ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|Equal0~0    ; Modified         ; Timing optimization ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|Add0~1      ; Modified         ; Timing optimization ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|Add1~1      ; Modified         ; Timing optimization ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|Add1~3      ; Modified         ; Timing optimization ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|Equal0~0    ; Modified         ; Timing optimization ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|Add0~1      ; Modified         ; Timing optimization ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|Add1~1      ; Modified         ; Timing optimization ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|Add1~3      ; Modified         ; Timing optimization ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|Equal0~0    ; Modified         ; Timing optimization ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|Add0~1      ; Modified         ; Timing optimization ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|Add1~0      ; Deleted          ; Timing optimization ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|Add1~2      ; Modified         ; Timing optimization ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|Add1~4      ; Modified         ; Timing optimization ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|Equal0~0    ; Modified         ; Timing optimization ;
; phaseController:U10|QuadDDS20MHz:U2|Mux1~2                                   ; Deleted          ; Timing optimization ;
; phaseController:U10|QuadDDS20MHz:U2|Mux1~3                                   ; Deleted          ; Timing optimization ;
; phaseController:U10|QuadDDS20MHz:U2|Mux1~4                                   ; Deleted          ; Timing optimization ;
; phaseController:U10|QuadDDS20MHz:U2|Mux1~5                                   ; Deleted          ; Timing optimization ;
; phaseController:U10|QuadDDS20MHz:U2|Mux1~6                                   ; Modified         ; Timing optimization ;
; phaseController:U10|QuadDDS20MHz:U2|Mux1~6_RESYN874_BDD875                   ; Created          ; Timing optimization ;
; phaseController:U10|QuadDDS20MHz:U2|Mux1~6_RESYN876_BDD877                   ; Created          ; Timing optimization ;
; phaseController:U10|QuadDDS20MHz:U2|Mux1~6_RESYN878_BDD879                   ; Created          ; Timing optimization ;
; phaseController:U10|QuadDDS20MHz:U2|Mux1~6_RESYN880_BDD881                   ; Created          ; Timing optimization ;
; phaseController:U10|QuadDDS20MHz:U2|Mux1~6_RESYN882_BDD883                   ; Created          ; Timing optimization ;
; phaseController:U10|QuadDDS20MHz:U2|Mux2~3                                   ; Deleted          ; Timing optimization ;
; phaseController:U10|QuadDDS20MHz:U2|Mux2~4                                   ; Deleted          ; Timing optimization ;
; phaseController:U10|QuadDDS20MHz:U2|Mux2~5                                   ; Modified         ; Timing optimization ;
; phaseController:U10|QuadDDS20MHz:U2|Mux2~5_RESYN334_BDD335                   ; Created          ; Timing optimization ;
; phaseController:U10|QuadDDS20MHz:U2|Mux2~5_RESYN336_BDD337                   ; Created          ; Timing optimization ;
; phaseController:U10|QuadDDS20MHz:U2|Mux3~0                                   ; Deleted          ; Timing optimization ;
; phaseController:U10|QuadDDS20MHz:U2|Mux3~1                                   ; Deleted          ; Timing optimization ;
; phaseController:U10|QuadDDS20MHz:U2|Mux3~2                                   ; Deleted          ; Timing optimization ;
; phaseController:U10|QuadDDS20MHz:U2|Mux3~3                                   ; Modified         ; Timing optimization ;
; phaseController:U10|QuadDDS20MHz:U2|Mux3~3_RESYN866_BDD867                   ; Created          ; Timing optimization ;
; phaseController:U10|QuadDDS20MHz:U2|Mux3~3_RESYN868_BDD869                   ; Created          ; Timing optimization ;
; phaseController:U10|QuadDDS20MHz:U2|Mux3~3_RESYN870_BDD871                   ; Created          ; Timing optimization ;
; phaseController:U10|QuadDDS20MHz:U2|Mux3~3_RESYN872_BDD873                   ; Created          ; Timing optimization ;
; phaseController:U10|QuadDDS20MHz:U2|Mux3~15                                  ; Deleted          ; Timing optimization ;
; phaseController:U10|QuadDDS20MHz:U2|Mux3~16                                  ; Deleted          ; Timing optimization ;
; phaseController:U10|QuadDDS20MHz:U2|Mux3~17                                  ; Deleted          ; Timing optimization ;
; phaseController:U10|QuadDDS20MHz:U2|Mux3~18                                  ; Modified         ; Timing optimization ;
; phaseController:U10|QuadDDS20MHz:U2|Mux3~18_RESYN322_BDD323                  ; Created          ; Timing optimization ;
; phaseController:U10|QuadDDS20MHz:U2|Mux3~18_RESYN324_BDD325                  ; Created          ; Timing optimization ;
; phaseController:U10|QuadDDS20MHz:U2|Mux3~18_RESYN326_BDD327                  ; Created          ; Timing optimization ;
; phaseController:U10|QuadDDS20MHz:U2|Mux3~26                                  ; Deleted          ; Timing optimization ;
; phaseController:U10|QuadDDS20MHz:U2|Mux3~27                                  ; Deleted          ; Timing optimization ;
; phaseController:U10|QuadDDS20MHz:U2|Mux3~28                                  ; Deleted          ; Timing optimization ;
; phaseController:U10|QuadDDS20MHz:U2|Mux3~29                                  ; Deleted          ; Timing optimization ;
; phaseController:U10|QuadDDS20MHz:U2|Mux3~30                                  ; Modified         ; Timing optimization ;
; phaseController:U10|QuadDDS20MHz:U2|Mux3~30_RESYN328_BDD329                  ; Created          ; Timing optimization ;
; phaseController:U10|QuadDDS20MHz:U2|Mux3~30_RESYN330_BDD331                  ; Created          ; Timing optimization ;
; phaseController:U10|QuadDDS20MHz:U2|Mux3~30_RESYN332_BDD333                  ; Created          ; Timing optimization ;
; phaseController:U10|QuadDDS20MHz:U2|Mux6~73                                  ; Deleted          ; Timing optimization ;
; phaseController:U10|QuadDDS20MHz:U2|Mux6~74                                  ; Deleted          ; Timing optimization ;
; phaseController:U10|QuadDDS20MHz:U2|Mux6~75                                  ; Modified         ; Timing optimization ;
; phaseController:U10|QuadDDS20MHz:U2|Mux6~75_RESYN318_BDD319                  ; Created          ; Timing optimization ;
; phaseController:U10|QuadDDS20MHz:U2|Mux6~75_RESYN320_BDD321                  ; Created          ; Timing optimization ;
; phaseController:U10|QuadDDS20MHz:U2|Mux8~93                                  ; Deleted          ; Timing optimization ;
; phaseController:U10|QuadDDS20MHz:U2|Mux8~94                                  ; Deleted          ; Timing optimization ;
; phaseController:U10|QuadDDS20MHz:U2|Mux8~95                                  ; Modified         ; Timing optimization ;
; phaseController:U10|QuadDDS20MHz:U2|Mux8~95_RESYN314_BDD315                  ; Created          ; Timing optimization ;
; phaseController:U10|QuadDDS20MHz:U2|Mux8~95_RESYN316_BDD317                  ; Created          ; Timing optimization ;
; phaseController:U10|QuadDDS20MHz:U2|Mux9~61                                  ; Deleted          ; Timing optimization ;
; phaseController:U10|QuadDDS20MHz:U2|Mux9~62                                  ; Deleted          ; Timing optimization ;
; phaseController:U10|QuadDDS20MHz:U2|Mux9~63                                  ; Deleted          ; Timing optimization ;
; phaseController:U10|QuadDDS20MHz:U2|Mux9~64                                  ; Deleted          ; Timing optimization ;
; phaseController:U10|QuadDDS20MHz:U2|Mux9~65                                  ; Modified         ; Timing optimization ;
; phaseController:U10|QuadDDS20MHz:U2|Mux9~65_RESYN308_BDD309                  ; Created          ; Timing optimization ;
; phaseController:U10|QuadDDS20MHz:U2|Mux9~65_RESYN310_BDD311                  ; Created          ; Timing optimization ;
; phaseController:U10|QuadDDS20MHz:U2|Mux9~65_RESYN312_BDD313                  ; Created          ; Timing optimization ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|Add0~1      ; Modified         ; Timing optimization ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|Add1~1      ; Modified         ; Timing optimization ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|Add1~3      ; Modified         ; Timing optimization ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|Equal0~0    ; Modified         ; Timing optimization ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|Add0~1      ; Modified         ; Timing optimization ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|Add1~1      ; Modified         ; Timing optimization ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|Add1~3      ; Modified         ; Timing optimization ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|Equal0~0    ; Modified         ; Timing optimization ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|Add0~1      ; Modified         ; Timing optimization ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|Add1~1      ; Modified         ; Timing optimization ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|Add1~3      ; Modified         ; Timing optimization ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|Equal0~0    ; Modified         ; Timing optimization ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|Add0~1      ; Modified         ; Timing optimization ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|Add1~1      ; Modified         ; Timing optimization ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|Add1~3      ; Modified         ; Timing optimization ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|Equal0~0    ; Modified         ; Timing optimization ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|Add0~1      ; Modified         ; Timing optimization ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|Add1~0      ; Deleted          ; Timing optimization ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|Add1~2      ; Modified         ; Timing optimization ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|Add1~4      ; Modified         ; Timing optimization ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|Equal0~0    ; Modified         ; Timing optimization ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|Add0~1      ; Modified         ; Timing optimization ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|Add1~1      ; Modified         ; Timing optimization ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|Add1~3      ; Modified         ; Timing optimization ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|Equal0~0    ; Modified         ; Timing optimization ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|Add0~1      ; Modified         ; Timing optimization ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|Add1~1      ; Modified         ; Timing optimization ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|Add1~3      ; Modified         ; Timing optimization ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|Equal0~0    ; Modified         ; Timing optimization ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|Add0~1      ; Modified         ; Timing optimization ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|Add1~0      ; Deleted          ; Timing optimization ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|Add1~2      ; Modified         ; Timing optimization ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|Add1~4      ; Modified         ; Timing optimization ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|Equal0~0    ; Modified         ; Timing optimization ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|Add0~1      ; Modified         ; Timing optimization ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|Add1~1      ; Modified         ; Timing optimization ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|Add1~3      ; Modified         ; Timing optimization ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|Equal0~0    ; Modified         ; Timing optimization ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|Add0~1     ; Modified         ; Timing optimization ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|Add1~0     ; Deleted          ; Timing optimization ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|Add1~2     ; Modified         ; Timing optimization ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|Add1~4     ; Modified         ; Timing optimization ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|Equal0~0   ; Modified         ; Timing optimization ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|Add0~1     ; Modified         ; Timing optimization ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|Add1~1     ; Modified         ; Timing optimization ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|Add1~3     ; Modified         ; Timing optimization ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|Equal0~0   ; Modified         ; Timing optimization ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|Add0~1     ; Modified         ; Timing optimization ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|Add1~1     ; Modified         ; Timing optimization ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|Add1~3     ; Modified         ; Timing optimization ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|Equal0~0   ; Modified         ; Timing optimization ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|Add0~1     ; Modified         ; Timing optimization ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|Add1~0     ; Deleted          ; Timing optimization ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|Add1~2     ; Modified         ; Timing optimization ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|Add1~4     ; Modified         ; Timing optimization ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|Equal0~0   ; Modified         ; Timing optimization ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|Add0~1     ; Modified         ; Timing optimization ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|Add1~1     ; Modified         ; Timing optimization ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|Add1~3     ; Modified         ; Timing optimization ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|Equal0~0   ; Modified         ; Timing optimization ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|Add0~1     ; Modified         ; Timing optimization ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|Add1~1     ; Modified         ; Timing optimization ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|Add1~3     ; Modified         ; Timing optimization ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|Equal0~0   ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|Add1~1                                                    ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|Add2~1                                                    ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|Add6~0                                                    ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|Add6~1                                                    ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|Add7~0                                                    ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|Add7~1                                                    ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|Equal6~0                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|LessThan0~0                                               ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|LessThan0~4                                               ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|LessThan0~5                                               ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|LessThan0~6                                               ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|LessThan0~7                                               ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|LessThan0~10                                              ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|LessThan0~10_RESYN386_BDD387                              ; Created          ; Timing optimization ;
; pulseProgrammer:U5|LessThan0~10_RESYN388_BDD389                              ; Created          ; Timing optimization ;
; pulseProgrammer:U5|LessThan0~10_RESYN388_RESYN2012_BDD2013                   ; Created          ; Timing optimization ;
; pulseProgrammer:U5|LessThan0~10_RESYN388_RESYN2014_BDD2015                   ; Created          ; Timing optimization ;
; pulseProgrammer:U5|LessThan0~10_RESYN390_BDD391                              ; Created          ; Timing optimization ;
; pulseProgrammer:U5|Mux0~0                                                    ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|Mux0~1                                                    ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|Mux0~1_RESYN788_BDD789                                    ; Created          ; Timing optimization ;
; pulseProgrammer:U5|Mux4~0                                                    ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|Mux4~1                                                    ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|Mux4~1_RESYN2556_BDD2557                                  ; Created          ; Timing optimization ;
; pulseProgrammer:U5|Mux4~1_RESYN2558_BDD2559                                  ; Created          ; Timing optimization ;
; pulseProgrammer:U5|Mux5~0                                                    ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|Mux5~0_RESYN1976_BDD1977                                  ; Created          ; Timing optimization ;
; pulseProgrammer:U5|Mux5~0_RESYN1978_BDD1979                                  ; Created          ; Timing optimization ;
; pulseProgrammer:U5|Mux6~0                                                    ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|Mux6~0_RESYN2542_BDD2543                                  ; Created          ; Timing optimization ;
; pulseProgrammer:U5|Mux6~0_RESYN2544_BDD2545                                  ; Created          ; Timing optimization ;
; pulseProgrammer:U5|Mux7~0                                                    ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|Mux8~2                                                    ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|Mux95~8                                                   ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|Mux95~8_RESYN424_BDD425                                   ; Created          ; Timing optimization ;
; pulseProgrammer:U5|Mux95~8_RESYN426_BDD427                                   ; Created          ; Timing optimization ;
; pulseProgrammer:U5|Mux95~15                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|Mux95~16                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|Mux104~3                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|Mux104~6                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|Mux104~8                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|Mux104~9                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|Mux104~10                                                 ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|Mux104~10_RESYN384_BDD385                                 ; Created          ; Timing optimization ;
; pulseProgrammer:U5|Mux104~15                                                 ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|Mux104~16                                                 ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|Mux104~17                                                 ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|Mux104~18                                                 ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|Mux104~20                                                 ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|Mux104~21                                                 ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|Mux104~21_RESYN912_BDD913                                 ; Created          ; Timing optimization ;
; pulseProgrammer:U5|Mux104~21_RESYN914_BDD915                                 ; Created          ; Timing optimization ;
; pulseProgrammer:U5|Mux104~21_RESYN918_BDD919                                 ; Created          ; Timing optimization ;
; pulseProgrammer:U5|Mux104~21_RESYN920_BDD921                                 ; Created          ; Timing optimization ;
; pulseProgrammer:U5|Mux104~21_RESYN922_BDD923                                 ; Created          ; Timing optimization ;
; pulseProgrammer:U5|Mux104~22                                                 ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|Mux104~26                                                 ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|Mux229~0                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|Mux229~2                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|Mux229~3                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|Mux229~3_RESYN890_BDD891                                  ; Created          ; Timing optimization ;
; pulseProgrammer:U5|Mux229~3_RESYN894_BDD895                                  ; Created          ; Timing optimization ;
; pulseProgrammer:U5|Mux229~3_RESYN896_BDD897                                  ; Created          ; Timing optimization ;
; pulseProgrammer:U5|Mux229~3_RESYN898_BDD899                                  ; Created          ; Timing optimization ;
; pulseProgrammer:U5|Mux230~1                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|Mux230~2                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|Mux230~3                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|Mux230~6                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|Mux230~6_RESYN2072_BDD2073                                ; Created          ; Timing optimization ;
; pulseProgrammer:U5|Mux230~6_RESYN2078_BDD2079                                ; Created          ; Timing optimization ;
; pulseProgrammer:U5|Mux230~6_RESYN2080_BDD2081                                ; Created          ; Timing optimization ;
; pulseProgrammer:U5|Mux230~6_RESYN2082_BDD2083                                ; Created          ; Timing optimization ;
; pulseProgrammer:U5|Mux230~6_RESYN2084_BDD2085                                ; Created          ; Timing optimization ;
; pulseProgrammer:U5|Mux231~4                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|Mux231~4_RESYN2068_BDD2069                                ; Created          ; Timing optimization ;
; pulseProgrammer:U5|Mux231~4_RESYN2070_BDD2071                                ; Created          ; Timing optimization ;
; pulseProgrammer:U5|Mux233~3                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|Mux233~6                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|Mux233~7                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|Mux233~7_RESYN428_BDD429                                  ; Created          ; Timing optimization ;
; pulseProgrammer:U5|Mux233~7_RESYN430_BDD431                                  ; Created          ; Timing optimization ;
; pulseProgrammer:U5|Mux233~12                                                 ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|Mux233~12_RESYN1996_BDD1997                               ; Created          ; Timing optimization ;
; pulseProgrammer:U5|Mux234~2                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|Mux234~3                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|Mux234~3_RESYN422_BDD423                                  ; Created          ; Timing optimization ;
; pulseProgrammer:U5|Mux235~2                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|Mux235~3                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|Mux235~3_RESYN418_BDD419                                  ; Created          ; Timing optimization ;
; pulseProgrammer:U5|Mux235~5                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|Mux235~5_RESYN420_BDD421                                  ; Created          ; Timing optimization ;
; pulseProgrammer:U5|Mux235~6                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|Mux235~7                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|Mux235~8                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|Mux235~8_RESYN952_BDD953                                  ; Created          ; Timing optimization ;
; pulseProgrammer:U5|Mux235~8_RESYN954_BDD955                                  ; Created          ; Timing optimization ;
; pulseProgrammer:U5|Mux235~8_RESYN956_BDD957                                  ; Created          ; Timing optimization ;
; pulseProgrammer:U5|Mux235~13                                                 ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|Mux236~2                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|Mux236~3                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|Mux236~3_RESYN416_BDD417                                  ; Created          ; Timing optimization ;
; pulseProgrammer:U5|Mux236~5                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|Mux236~8                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|Mux236~9                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|Mux236~10                                                 ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|Mux236~11                                                 ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|Mux236~11_RESYN938_BDD939                                 ; Created          ; Timing optimization ;
; pulseProgrammer:U5|Mux236~11_RESYN940_BDD941                                 ; Created          ; Timing optimization ;
; pulseProgrammer:U5|Mux236~11_RESYN942_BDD943                                 ; Created          ; Timing optimization ;
; pulseProgrammer:U5|Mux236~11_RESYN944_BDD945                                 ; Created          ; Timing optimization ;
; pulseProgrammer:U5|Mux236~11_RESYN946_BDD947                                 ; Created          ; Timing optimization ;
; pulseProgrammer:U5|Mux236~11_RESYN948_BDD949                                 ; Created          ; Timing optimization ;
; pulseProgrammer:U5|Mux236~11_RESYN950_BDD951                                 ; Created          ; Timing optimization ;
; pulseProgrammer:U5|Mux236~16                                                 ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|Mux237~2                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|Mux237~3                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|Mux237~3_RESYN412_BDD413                                  ; Created          ; Timing optimization ;
; pulseProgrammer:U5|Mux237~5                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|Mux237~5_RESYN414_BDD415                                  ; Created          ; Timing optimization ;
; pulseProgrammer:U5|Mux237~6                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|Mux237~7                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|Mux237~8                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|Mux237~8_RESYN932_BDD933                                  ; Created          ; Timing optimization ;
; pulseProgrammer:U5|Mux237~8_RESYN934_BDD935                                  ; Created          ; Timing optimization ;
; pulseProgrammer:U5|Mux237~8_RESYN936_BDD937                                  ; Created          ; Timing optimization ;
; pulseProgrammer:U5|Mux237~13                                                 ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|Mux238~3                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|Mux238~4                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|Mux238~4_RESYN410_BDD411                                  ; Created          ; Timing optimization ;
; pulseProgrammer:U5|Mux239~6                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|Mux239~7                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|Mux239~7_RESYN408_BDD409                                  ; Created          ; Timing optimization ;
; pulseProgrammer:U5|Mux240~2                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|Mux240~3                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|Mux240~3_RESYN404_BDD405                                  ; Created          ; Timing optimization ;
; pulseProgrammer:U5|Mux240~5                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|Mux240~5_RESYN406_BDD407                                  ; Created          ; Timing optimization ;
; pulseProgrammer:U5|Mux240~13                                                 ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|Mux241~2                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|Mux241~3                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|Mux241~3_RESYN400_BDD401                                  ; Created          ; Timing optimization ;
; pulseProgrammer:U5|Mux241~5                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|Mux241~5_RESYN402_BDD403                                  ; Created          ; Timing optimization ;
; pulseProgrammer:U5|Mux241~13                                                 ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|Mux242~3                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|Mux242~6                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|Mux242~7                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|Mux242~7_RESYN396_BDD397                                  ; Created          ; Timing optimization ;
; pulseProgrammer:U5|Mux242~7_RESYN398_BDD399                                  ; Created          ; Timing optimization ;
; pulseProgrammer:U5|Mux242~13                                                 ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|Mux242~13_RESYN1994_BDD1995                               ; Created          ; Timing optimization ;
; pulseProgrammer:U5|Mux243~3                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|Mux243~4                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|Mux243~4_RESYN924_BDD925                                  ; Created          ; Timing optimization ;
; pulseProgrammer:U5|Mux243~5                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|Mux243~6                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|Mux243~6_RESYN926_BDD927                                  ; Created          ; Timing optimization ;
; pulseProgrammer:U5|Mux243~6_RESYN928_BDD929                                  ; Created          ; Timing optimization ;
; pulseProgrammer:U5|Mux243~6_RESYN928_RESYN2586_BDD2587                       ; Created          ; Timing optimization ;
; pulseProgrammer:U5|Mux243~6_RESYN930_BDD931                                  ; Created          ; Timing optimization ;
; pulseProgrammer:U5|Mux243~10                                                 ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|Mux243~11                                                 ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|Mux243~11_RESYN394_BDD395                                 ; Created          ; Timing optimization ;
; pulseProgrammer:U5|Mux243~15                                                 ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|Mux364~1                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|Mux364~2                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|Mux364~3                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|Mux364~4                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|Mux364~4_RESYN2028_BDD2029                                ; Created          ; Timing optimization ;
; pulseProgrammer:U5|Mux364~4_RESYN2032_BDD2033                                ; Created          ; Timing optimization ;
; pulseProgrammer:U5|Mux364~4_RESYN2034_BDD2035                                ; Created          ; Timing optimization ;
; pulseProgrammer:U5|Mux364~4_RESYN2036_BDD2037                                ; Created          ; Timing optimization ;
; pulseProgrammer:U5|Mux364~4_RESYN2038_BDD2039                                ; Created          ; Timing optimization ;
; pulseProgrammer:U5|asbAddressReg[0]~0                                        ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|asbAddressReg[0]~0_RESYN1674_BDD1675                      ; Created          ; Timing optimization ;
; pulseProgrammer:U5|countReg~1                                                ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|countReg~2                                                ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|countReg~3                                                ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|countReg~3_RESYN2550_BDD2551                              ; Created          ; Timing optimization ;
; pulseProgrammer:U5|countReg~3_RESYN2554_BDD2555                              ; Created          ; Timing optimization ;
; pulseProgrammer:U5|dummyCountReg~3                                           ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|dummyCountReg~4                                           ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|dummyCountReg~4_RESYN1664_BDD1665                         ; Created          ; Timing optimization ;
; pulseProgrammer:U5|dummyCountReg~33                                          ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|dummyCountReg~34                                          ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|dummyCountReg~35                                          ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|dummyCountReg~35_RESYN2358_BDD2359                        ; Created          ; Timing optimization ;
; pulseProgrammer:U5|dummyCountReg~36                                          ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|dummyCountReg~37                                          ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|dummyCountReg~37_RESYN1666_BDD1667                        ; Created          ; Timing optimization ;
; pulseProgrammer:U5|dummyCountReg~37_RESYN1668_BDD1669                        ; Created          ; Timing optimization ;
; pulseProgrammer:U5|dummyCountReg~37_RESYN1670_BDD1671                        ; Created          ; Timing optimization ;
; pulseProgrammer:U5|dummyCountReg~38                                          ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|dummyCountReg~39                                          ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|dummyCountReg~39_RESYN2360_BDD2361                        ; Created          ; Timing optimization ;
; pulseProgrammer:U5|dummyCountReg~40                                          ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|dummyCountReg~41                                          ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|dummyCountReg~41_RESYN2362_BDD2363                        ; Created          ; Timing optimization ;
; pulseProgrammer:U5|dummyCountReg~42                                          ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|dummyCountReg~43                                          ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|dummyCountReg~43_RESYN2364_BDD2365                        ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~1                                             ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~2                                             ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~4                                             ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~5                                             ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~6                                             ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~6_RESYN2116_BDD2117                           ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~6_RESYN2118_BDD2119                           ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~6_RESYN2120_BDD2121                           ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~6_RESYN2122_BDD2123                           ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~6_RESYN2124_BDD2125                           ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~7                                             ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~8                                             ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~9                                             ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~9_RESYN2126_BDD2127                           ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~9_RESYN2128_BDD2129                           ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~9_RESYN2132_BDD2133                           ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~9_RESYN2134_BDD2135                           ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~10                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~11                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~12                                            ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~12_RESYN2136_BDD2137                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~12_RESYN2138_BDD2139                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~12_RESYN2142_BDD2143                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~12_RESYN2144_BDD2145                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~13                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~14                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~15                                            ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~15_RESYN2146_BDD2147                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~15_RESYN2148_BDD2149                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~15_RESYN2152_BDD2153                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~15_RESYN2154_BDD2155                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~16                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~17                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~18                                            ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~18_RESYN2156_BDD2157                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~18_RESYN2158_BDD2159                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~18_RESYN2162_BDD2163                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~18_RESYN2164_BDD2165                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~19                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~20                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~21                                            ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~21_RESYN2166_BDD2167                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~21_RESYN2168_BDD2169                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~21_RESYN2172_BDD2173                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~21_RESYN2174_BDD2175                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~22                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~23                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~24                                            ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~24_RESYN2176_BDD2177                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~24_RESYN2178_BDD2179                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~24_RESYN2182_BDD2183                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~24_RESYN2184_BDD2185                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~25                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~26                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~27                                            ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~27_RESYN2186_BDD2187                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~27_RESYN2188_BDD2189                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~27_RESYN2190_BDD2191                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~27_RESYN2192_BDD2193                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~27_RESYN2194_BDD2195                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~28                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~29                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~30                                            ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~30_RESYN2196_BDD2197                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~30_RESYN2198_BDD2199                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~30_RESYN2200_BDD2201                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~30_RESYN2202_BDD2203                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~30_RESYN2204_BDD2205                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~31                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~32                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~33                                            ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~33_RESYN2206_BDD2207                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~33_RESYN2208_BDD2209                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~33_RESYN2210_BDD2211                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~33_RESYN2212_BDD2213                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~33_RESYN2214_BDD2215                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~34                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~35                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~36                                            ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~36_RESYN2216_BDD2217                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~36_RESYN2218_BDD2219                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~36_RESYN2220_BDD2221                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~36_RESYN2222_BDD2223                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~36_RESYN2224_BDD2225                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~36_RESYN2226_BDD2227                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~37                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~38                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~39                                            ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~39_RESYN2228_BDD2229                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~39_RESYN2230_BDD2231                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~39_RESYN2234_BDD2235                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~39_RESYN2236_BDD2237                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~40                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~41                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~42                                            ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~42_RESYN2238_BDD2239                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~42_RESYN2240_BDD2241                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~42_RESYN2244_BDD2245                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~42_RESYN2246_BDD2247                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~43                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~44                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~45                                            ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~45_RESYN2248_BDD2249                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~45_RESYN2250_BDD2251                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~45_RESYN2254_BDD2255                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~45_RESYN2256_BDD2257                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~46                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~47                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~48                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~49                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~50                                            ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~50_RESYN1062_BDD1063                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~50_RESYN1068_BDD1069                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~50_RESYN1068_RESYN2590_BDD2591                ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~50_RESYN1070_BDD1071                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~50_RESYN1070_RESYN2592_BDD2593                ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~51                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~52                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~53                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~54                                            ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~54_RESYN1072_BDD1073                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~54_RESYN1078_BDD1079                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~54_RESYN1078_RESYN2596_BDD2597                ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~54_RESYN1080_BDD1081                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~54_RESYN1080_RESYN2598_BDD2599                ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~55                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~56                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~57                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~58                                            ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~58_RESYN1082_BDD1083                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~58_RESYN1088_BDD1089                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~58_RESYN1088_RESYN2602_BDD2603                ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~58_RESYN1090_BDD1091                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~58_RESYN1090_RESYN2604_BDD2605                ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~59                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~60                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~61                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~62                                            ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~62_RESYN1092_BDD1093                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~62_RESYN1098_BDD1099                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~62_RESYN1098_RESYN2608_BDD2609                ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~62_RESYN1100_BDD1101                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~62_RESYN1100_RESYN2610_BDD2611                ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~63                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~64                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~65                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~66                                            ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~66_RESYN1102_BDD1103                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~66_RESYN1108_BDD1109                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~66_RESYN1108_RESYN2614_BDD2615                ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~66_RESYN1110_BDD1111                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~66_RESYN1110_RESYN2616_BDD2617                ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~67                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~68                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~69                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~70                                            ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~70_RESYN1112_BDD1113                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~70_RESYN1118_BDD1119                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~70_RESYN1118_RESYN2620_BDD2621                ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~70_RESYN1120_BDD1121                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~70_RESYN1120_RESYN2622_BDD2623                ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~71                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~72                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~73                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~74                                            ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~74_RESYN1122_BDD1123                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~74_RESYN1128_BDD1129                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~74_RESYN1128_RESYN2626_BDD2627                ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~74_RESYN1130_BDD1131                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~74_RESYN1130_RESYN2628_BDD2629                ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~75                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~76                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~77                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~78                                            ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~78_RESYN1132_BDD1133                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~78_RESYN1138_BDD1139                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~78_RESYN1138_RESYN2632_BDD2633                ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~78_RESYN1140_BDD1141                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~78_RESYN1140_RESYN2634_BDD2635                ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~79                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~80                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~81                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~82                                            ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~82_RESYN1142_BDD1143                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~82_RESYN1148_BDD1149                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~82_RESYN1148_RESYN2638_BDD2639                ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~82_RESYN1150_BDD1151                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~82_RESYN1150_RESYN2640_BDD2641                ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~83                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~84                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~85                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~86                                            ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~86_RESYN1152_BDD1153                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~86_RESYN1158_BDD1159                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~86_RESYN1158_RESYN2644_BDD2645                ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~86_RESYN1160_BDD1161                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~86_RESYN1160_RESYN2646_BDD2647                ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~87                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~88                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~89                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~90                                            ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~90_RESYN1162_BDD1163                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~90_RESYN1168_BDD1169                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~90_RESYN1168_RESYN2650_BDD2651                ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~90_RESYN1170_BDD1171                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~90_RESYN1170_RESYN2652_BDD2653                ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~91                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~92                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~93                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~94                                            ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~94_RESYN1172_BDD1173                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~94_RESYN1178_BDD1179                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~94_RESYN1178_RESYN2656_BDD2657                ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~94_RESYN1180_BDD1181                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~94_RESYN1180_RESYN2658_BDD2659                ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~95                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~96                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~97                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~98                                            ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~98_RESYN1182_BDD1183                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~98_RESYN1188_BDD1189                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~98_RESYN1188_RESYN2662_BDD2663                ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~98_RESYN1190_BDD1191                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~98_RESYN1190_RESYN2664_BDD2665                ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~99                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~100                                           ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~101                                           ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~102                                           ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~102_RESYN1192_BDD1193                         ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~102_RESYN1198_BDD1199                         ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~102_RESYN1198_RESYN2668_BDD2669               ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~102_RESYN1200_BDD1201                         ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~102_RESYN1200_RESYN2670_BDD2671               ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~103                                           ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~104                                           ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~105                                           ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~106                                           ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~106_RESYN1202_BDD1203                         ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~106_RESYN1208_BDD1209                         ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~106_RESYN1208_RESYN2674_BDD2675               ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~106_RESYN1210_BDD1211                         ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~106_RESYN1210_RESYN2676_BDD2677               ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~107                                           ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~108                                           ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~109                                           ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~110                                           ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~110_RESYN1212_BDD1213                         ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~110_RESYN1218_BDD1219                         ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~110_RESYN1218_RESYN2680_BDD2681               ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~110_RESYN1220_BDD1221                         ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~110_RESYN1220_RESYN2682_BDD2683               ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~111                                           ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~112                                           ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~113                                           ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~114                                           ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~114_RESYN1222_BDD1223                         ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~114_RESYN1228_BDD1229                         ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~114_RESYN1228_RESYN2686_BDD2687               ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~114_RESYN1230_BDD1231                         ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~114_RESYN1230_RESYN2688_BDD2689               ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~115                                           ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~116                                           ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~117                                           ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~118                                           ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~118_RESYN1232_BDD1233                         ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~118_RESYN1238_BDD1239                         ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~118_RESYN1238_RESYN2692_BDD2693               ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~118_RESYN1240_BDD1241                         ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~118_RESYN1240_RESYN2694_BDD2695               ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~119                                           ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~120                                           ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~121                                           ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~122                                           ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~122_RESYN1242_BDD1243                         ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~122_RESYN1248_BDD1249                         ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~122_RESYN1248_RESYN2698_BDD2699               ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~122_RESYN1250_BDD1251                         ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~122_RESYN1250_RESYN2702_BDD2703               ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~123                                           ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~124                                           ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~125                                           ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~126                                           ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~126_RESYN1252_BDD1253                         ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~126_RESYN1258_BDD1259                         ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~126_RESYN1258_RESYN2706_BDD2707               ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~126_RESYN1260_BDD1261                         ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~126_RESYN1260_RESYN2710_BDD2711               ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~127                                           ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~128                                           ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~129                                           ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~130                                           ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~130_RESYN1262_BDD1263                         ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~130_RESYN1268_BDD1269                         ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~130_RESYN1268_RESYN2714_BDD2715               ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~130_RESYN1270_BDD1271                         ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~130_RESYN1270_RESYN2718_BDD2719               ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~131                                           ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~132                                           ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~133                                           ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~134                                           ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~134_RESYN1272_BDD1273                         ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~134_RESYN1278_BDD1279                         ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~134_RESYN1278_RESYN2722_BDD2723               ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~134_RESYN1280_BDD1281                         ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~134_RESYN1280_RESYN2726_BDD2727               ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~135                                           ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~136                                           ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~137                                           ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~138                                           ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~138_RESYN1282_BDD1283                         ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~138_RESYN1288_BDD1289                         ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~138_RESYN1288_RESYN2730_BDD2731               ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~138_RESYN1290_BDD1291                         ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~138_RESYN1290_RESYN2734_BDD2735               ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~139                                           ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~140                                           ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~141                                           ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~142                                           ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~142_RESYN1292_BDD1293                         ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~142_RESYN1298_BDD1299                         ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~142_RESYN1298_RESYN2738_BDD2739               ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~142_RESYN1300_BDD1301                         ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~142_RESYN1300_RESYN2742_BDD2743               ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~143                                           ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~144                                           ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~145                                           ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~146                                           ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~146_RESYN1302_BDD1303                         ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~146_RESYN1308_BDD1309                         ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~146_RESYN1308_RESYN2746_BDD2747               ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~146_RESYN1310_BDD1311                         ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~146_RESYN1310_RESYN2750_BDD2751               ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~147                                           ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~148                                           ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~149                                           ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~150                                           ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~150_RESYN1312_BDD1313                         ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~150_RESYN1318_BDD1319                         ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~150_RESYN1318_RESYN2754_BDD2755               ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp0CountReg~150_RESYN1320_BDD1321                         ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp1AddressReg[0]~2                                        ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|lp1AddressReg[0]~2_RESYN1672_BDD1673                      ; Created          ; Timing optimization ;
; pulseProgrammer:U5|lp2AddressReg[0]~0                                        ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|lp2AddressReg[0]~0_RESYN1662_BDD1663                      ; Created          ; Timing optimization ;
; pulseProgrammer:U5|readyReg~1                                                ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|readyReg~2                                                ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|readyReg~3                                                ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|readyReg~3_RESYN958_BDD959                                ; Created          ; Timing optimization ;
; pulseProgrammer:U5|readyReg~3_RESYN960_BDD961                                ; Created          ; Timing optimization ;
; pulseProgrammer:U5|readyReg~3_RESYN962_BDD963                                ; Created          ; Timing optimization ;
; pulseProgrammer:U5|readyReg~3_RESYN964_BDD965                                ; Created          ; Timing optimization ;
; pulseProgrammer:U5|timerLoadReg~0                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|timerLoadReg~1                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|timerLoadReg~2                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U5|timerLoadReg~3                                            ; Modified         ; Timing optimization ;
; pulseProgrammer:U5|timerLoadReg~3_RESYN2366_BDD2367                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|timerLoadReg~3_RESYN2368_BDD2369                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|timerLoadReg~3_RESYN2370_BDD2371                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|timerLoadReg~3_RESYN2372_BDD2373                          ; Created          ; Timing optimization ;
; pulseProgrammer:U5|timerLoadReg~3_RESYN2374_BDD2375                          ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Add1~1                                                    ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|Add2~1                                                    ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|Add3~1                                                    ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|Add3~2                                                    ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|Add4~0                                                    ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|Add4~2                                                    ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|Add4~3                                                    ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|Add5~0                                                    ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|Add6~0                                                    ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|Add6~1                                                    ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|Add7~1                                                    ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|Equal6~0                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|LessThan0~5                                               ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|LessThan0~6                                               ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|LessThan0~7                                               ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|LessThan0~7_RESYN590_BDD591                               ; Created          ; Timing optimization ;
; pulseProgrammer:U6|LessThan0~7_RESYN592_BDD593                               ; Created          ; Timing optimization ;
; pulseProgrammer:U6|LessThan0~10                                              ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|LessThan0~10_RESYN1322_BDD1323                            ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux0~0                                                    ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|Mux0~1                                                    ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|Mux0~1_RESYN790_BDD791                                    ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux4~0                                                    ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|Mux4~1                                                    ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|Mux4~1_RESYN2560_BDD2561                                  ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux4~1_RESYN2562_BDD2563                                  ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux5~0                                                    ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|Mux5~0_RESYN1980_BDD1981                                  ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux5~0_RESYN1982_BDD1983                                  ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux8~0                                                    ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|Mux8~1                                                    ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|Mux95~6                                                   ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|Mux95~7                                                   ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|Mux95~8                                                   ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|Mux95~9                                                   ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|Mux95~9_RESYN1382_BDD1383                                 ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux95~9_RESYN1384_BDD1385                                 ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux95~9_RESYN1386_BDD1387                                 ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux95~19                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|Mux95~20                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|Mux98~10                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|Mux99~6                                                   ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|Mux99~6_RESYN618_BDD619                                   ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux99~6_RESYN620_BDD621                                   ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux99~17                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|Mux99~18                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|Mux100~0                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|Mux100~0_RESYN1352_BDD1353                                ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux100~12                                                 ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|Mux100~13                                                 ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|Mux100~14                                                 ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|Mux100~15                                                 ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|Mux100~16                                                 ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|Mux100~17                                                 ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|Mux100~18                                                 ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|Mux100~19                                                 ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|Mux100~19_RESYN608_BDD609                                 ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux100~19_RESYN610_BDD611                                 ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux100~19_RESYN612_BDD613                                 ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux100~19_RESYN614_BDD615                                 ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux100~19_RESYN616_BDD617                                 ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux100~20                                                 ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|Mux100~21                                                 ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|Mux104~4                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|Mux104~7                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|Mux104~9                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|Mux104~10                                                 ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|Mux104~11                                                 ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|Mux104~11_RESYN588_BDD589                                 ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux104~16                                                 ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|Mux104~17                                                 ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|Mux104~18                                                 ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|Mux104~19                                                 ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|Mux104~21                                                 ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|Mux104~22                                                 ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|Mux104~22_RESYN1324_BDD1325                               ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux104~22_RESYN1326_BDD1327                               ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux104~22_RESYN1330_BDD1331                               ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux104~22_RESYN1332_BDD1333                               ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux104~22_RESYN1334_BDD1335                               ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux104~23                                                 ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|Mux212~0                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|Mux230~1                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|Mux230~2                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|Mux230~2_RESYN372_BDD373                                  ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux230~2_RESYN374_BDD375                                  ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux231~4                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|Mux231~4_RESYN2086_BDD2087                                ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux231~4_RESYN2088_BDD2089                                ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux232~2                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|Mux232~3                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|Mux232~4                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|Mux232~4_RESYN900_BDD901                                  ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux232~4_RESYN902_BDD903                                  ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux232~4_RESYN904_BDD905                                  ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux233~2                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|Mux233~3                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|Mux233~3_RESYN646_BDD647                                  ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux233~4                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|Mux233~5                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|Mux233~6                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|Mux233~7                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|Mux233~11                                                 ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|Mux233~11_RESYN2278_BDD2279                               ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux233~11_RESYN2280_BDD2281                               ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux233~11_RESYN2282_BDD2283                               ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux233~11_RESYN2284_BDD2285                               ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux233~11_RESYN2286_BDD2287                               ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux233~11_RESYN2288_BDD2289                               ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux233~11_RESYN2290_BDD2291                               ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux233~11_RESYN2292_BDD2293                               ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux233~12                                                 ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|Mux233~12_RESYN1998_BDD1999                               ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux233~12_RESYN2002_BDD2003                               ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux233~14                                                 ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|Mux234~2                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|Mux234~3                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|Mux234~3_RESYN642_BDD643                                  ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux234~5                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|Mux234~5_RESYN644_BDD645                                  ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux234~6                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|Mux234~7                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|Mux234~8                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|Mux234~8_RESYN1388_BDD1389                                ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux234~8_RESYN1390_BDD1391                                ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux234~8_RESYN1392_BDD1393                                ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux234~13                                                 ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|Mux235~2                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|Mux235~3                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|Mux235~3_RESYN632_BDD633                                  ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux235~5                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|Mux235~6                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|Mux235~7                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|Mux235~8                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|Mux235~9                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|Mux235~9_RESYN1368_BDD1369                                ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux235~9_RESYN1370_BDD1371                                ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux235~9_RESYN1372_BDD1373                                ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux235~9_RESYN1374_BDD1375                                ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux235~9_RESYN1376_BDD1377                                ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux235~9_RESYN1378_BDD1379                                ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux235~9_RESYN1380_BDD1381                                ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux235~14                                                 ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|Mux236~2                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|Mux236~3                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|Mux236~3_RESYN628_BDD629                                  ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux236~5                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|Mux236~5_RESYN630_BDD631                                  ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux236~6                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|Mux236~7                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|Mux236~8                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|Mux236~8_RESYN1362_BDD1363                                ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux236~8_RESYN1364_BDD1365                                ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux236~8_RESYN1366_BDD1367                                ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux236~13                                                 ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|Mux237~2                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|Mux237~3                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|Mux237~3_RESYN626_BDD627                                  ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux237~4                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|Mux237~5                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|Mux237~10                                                 ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|Mux237~12                                                 ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|Mux237~12_RESYN2572_BDD2573                               ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux237~12_RESYN2574_BDD2575                               ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux237~12_RESYN2576_BDD2577                               ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux237~12_RESYN2578_BDD2579                               ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux237~12_RESYN2580_BDD2581                               ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux237~12_RESYN2584_BDD2585                               ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux238~3                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|Mux238~3_RESYN2276_BDD2277                                ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux238~4                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|Mux238~5                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|Mux238~5_RESYN1354_BDD1355                                ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux238~5_RESYN1356_BDD1357                                ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux238~7                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|Mux238~7_RESYN1358_BDD1359                                ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux238~7_RESYN1360_BDD1361                                ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux238~8                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|Mux238~9                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|Mux238~9_RESYN624_BDD625                                  ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux238~12                                                 ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|Mux239~0                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|Mux239~0_RESYN2264_BDD2265                                ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux239~0_RESYN2266_BDD2267                                ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux239~0_RESYN2268_BDD2269                                ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux239~0_RESYN2270_BDD2271                                ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux239~0_RESYN2272_BDD2273                                ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux239~0_RESYN2274_BDD2275                                ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux240~3                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|Mux240~3_RESYN2260_BDD2261                                ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux240~4                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|Mux240~5                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|Mux240~5_RESYN1344_BDD1345                                ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux240~5_RESYN1346_BDD1347                                ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux240~7                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|Mux240~7_RESYN1348_BDD1349                                ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux240~7_RESYN1350_BDD1351                                ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux240~8                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|Mux240~9                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|Mux240~9_RESYN606_BDD607                                  ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux240~12                                                 ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|Mux241~2                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|Mux241~3                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|Mux241~3_RESYN600_BDD601                                  ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux241~5                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|Mux241~5_RESYN602_BDD603                                  ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux241~13                                                 ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|Mux242~3                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|Mux242~3_RESYN2258_BDD2259                                ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux242~4                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|Mux242~5                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|Mux242~5_RESYN1336_BDD1337                                ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux242~5_RESYN1338_BDD1339                                ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux242~8                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|Mux242~8_RESYN1340_BDD1341                                ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux242~8_RESYN1342_BDD1343                                ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux242~9                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|Mux242~10                                                 ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|Mux242~10_RESYN598_BDD599                                 ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux242~13                                                 ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|Mux243~3                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|Mux243~4                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|Mux243~6                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|Mux243~6_RESYN594_BDD595                                  ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux243~8                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|Mux243~15                                                 ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|Mux364~1                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|Mux364~2                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|Mux364~3                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|Mux364~4                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|Mux364~4_RESYN2040_BDD2041                                ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux364~4_RESYN2044_BDD2045                                ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux364~4_RESYN2046_BDD2047                                ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux364~4_RESYN2048_BDD2049                                ; Created          ; Timing optimization ;
; pulseProgrammer:U6|Mux364~4_RESYN2050_BDD2051                                ; Created          ; Timing optimization ;
; pulseProgrammer:U6|asbAddressReg[0]~0                                        ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|asbAddressReg[0]~0_RESYN1778_BDD1779                      ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~7                                           ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~8                                           ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~8_RESYN690_BDD691                           ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~10                                          ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~11                                          ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~11_RESYN692_BDD693                          ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~13                                          ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~14                                          ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~14_RESYN694_BDD695                          ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~16                                          ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~17                                          ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~17_RESYN1678_BDD1679                        ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~17_RESYN1678_RESYN2842_BDD2843              ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~17_RESYN1680_BDD1681                        ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~18                                          ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~18_RESYN1682_BDD1683                        ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~20                                          ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~21                                          ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~21_RESYN1684_BDD1685                        ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~21_RESYN1684_RESYN2844_BDD2845              ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~21_RESYN1686_BDD1687                        ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~23                                          ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~24                                          ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~24_RESYN1688_BDD1689                        ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~24_RESYN1688_RESYN2846_BDD2847              ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~24_RESYN1690_BDD1691                        ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~26                                          ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~27                                          ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~27_RESYN1692_BDD1693                        ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~27_RESYN1692_RESYN2848_BDD2849              ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~27_RESYN1694_BDD1695                        ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~29                                          ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~30                                          ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~30_RESYN1696_BDD1697                        ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~30_RESYN1696_RESYN2850_BDD2851              ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~30_RESYN1698_BDD1699                        ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~32                                          ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~33                                          ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~33_RESYN1700_BDD1701                        ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~33_RESYN1700_RESYN2852_BDD2853              ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~33_RESYN1702_BDD1703                        ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~35                                          ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~36                                          ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~36_RESYN1704_BDD1705                        ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~36_RESYN1704_RESYN2854_BDD2855              ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~36_RESYN1706_BDD1707                        ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~38                                          ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~39                                          ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~39_RESYN1708_BDD1709                        ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~39_RESYN1708_RESYN2856_BDD2857              ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~39_RESYN1710_BDD1711                        ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~41                                          ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~42                                          ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~42_RESYN1712_BDD1713                        ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~42_RESYN1712_RESYN2858_BDD2859              ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~42_RESYN1714_BDD1715                        ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~44                                          ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~45                                          ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~45_RESYN1716_BDD1717                        ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~45_RESYN1716_RESYN2860_BDD2861              ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~45_RESYN1718_BDD1719                        ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~47                                          ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~48                                          ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~48_RESYN1720_BDD1721                        ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~48_RESYN1720_RESYN2862_BDD2863              ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~48_RESYN1722_BDD1723                        ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~50                                          ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~51                                          ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~51_RESYN1724_BDD1725                        ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~51_RESYN1724_RESYN2864_BDD2865              ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~51_RESYN1726_BDD1727                        ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~53                                          ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~54                                          ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~54_RESYN1728_BDD1729                        ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~54_RESYN1728_RESYN2866_BDD2867              ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~54_RESYN1730_BDD1731                        ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~56                                          ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~57                                          ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~57_RESYN1732_BDD1733                        ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~57_RESYN1732_RESYN2868_BDD2869              ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~57_RESYN1734_BDD1735                        ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~59                                          ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~60                                          ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~60_RESYN1736_BDD1737                        ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~60_RESYN1736_RESYN2870_BDD2871              ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~60_RESYN1738_BDD1739                        ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~62                                          ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~63                                          ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~63_RESYN1740_BDD1741                        ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~63_RESYN1740_RESYN2872_BDD2873              ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~63_RESYN1742_BDD1743                        ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~65                                          ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~66                                          ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~66_RESYN1744_BDD1745                        ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~66_RESYN1744_RESYN2874_BDD2875              ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~66_RESYN1746_BDD1747                        ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~68                                          ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~69                                          ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~69_RESYN1748_BDD1749                        ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~69_RESYN1748_RESYN2876_BDD2877              ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~69_RESYN1750_BDD1751                        ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~71                                          ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~72                                          ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~72_RESYN1752_BDD1753                        ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~72_RESYN1752_RESYN2878_BDD2879              ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~72_RESYN1754_BDD1755                        ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~74                                          ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~75                                          ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~75_RESYN1756_BDD1757                        ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~75_RESYN1756_RESYN2880_BDD2881              ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~75_RESYN1758_BDD1759                        ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~77                                          ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~78                                          ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~78_RESYN1760_BDD1761                        ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~78_RESYN1760_RESYN2882_BDD2883              ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~78_RESYN1762_BDD1763                        ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~80                                          ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~81                                          ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~81_RESYN1764_BDD1765                        ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~81_RESYN1764_RESYN2884_BDD2885              ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~81_RESYN1766_BDD1767                        ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~83                                          ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~84                                          ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~84_RESYN1768_BDD1769                        ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~84_RESYN1768_RESYN2886_BDD2887              ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~84_RESYN1770_BDD1771                        ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~86                                          ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~87                                          ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~87_RESYN1772_BDD1773                        ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~87_RESYN1772_RESYN2888_BDD2889              ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~87_RESYN1774_BDD1775                        ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~89                                          ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~90                                          ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~91                                          ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~91_RESYN696_BDD697                          ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~91_RESYN698_BDD699                          ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~92                                          ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~93                                          ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~94                                          ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~94_RESYN700_BDD701                          ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~94_RESYN702_BDD703                          ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~95                                          ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~96                                          ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~97                                          ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~97_RESYN706_BDD707                          ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~97_RESYN706_RESYN2020_BDD2021               ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~98                                          ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~99                                          ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~100                                         ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~100_RESYN708_BDD709                         ; Created          ; Timing optimization ;
; pulseProgrammer:U6|dummyCountReg~100_RESYN710_BDD711                         ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~0                                             ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~1                                             ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~2                                             ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~2_RESYN1400_BDD1401                           ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~2_RESYN1400_RESYN2756_BDD2757                 ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~2_RESYN1402_BDD1403                           ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~3                                             ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~4                                             ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~4_RESYN1404_BDD1405                           ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~4_RESYN1406_BDD1407                           ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~6                                             ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~7                                             ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~7_RESYN1408_BDD1409                           ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~7_RESYN1408_RESYN2758_BDD2759                 ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~7_RESYN1410_BDD1411                           ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~9                                             ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~10                                            ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~10_RESYN1412_BDD1413                          ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~10_RESYN1414_BDD1415                          ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~12                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~13                                            ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~13_RESYN1416_BDD1417                          ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~13_RESYN1416_RESYN2760_BDD2761                ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~13_RESYN1418_BDD1419                          ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~15                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~16                                            ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~16_RESYN1420_BDD1421                          ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~16_RESYN1420_RESYN2762_BDD2763                ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~16_RESYN1422_BDD1423                          ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~18                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~19                                            ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~19_RESYN1424_BDD1425                          ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~19_RESYN1424_RESYN2764_BDD2765                ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~19_RESYN1426_BDD1427                          ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~21                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~22                                            ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~22_RESYN1428_BDD1429                          ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~22_RESYN1428_RESYN2766_BDD2767                ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~22_RESYN1430_BDD1431                          ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~24                                            ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~24_RESYN1432_BDD1433                          ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~24_RESYN1432_RESYN2768_BDD2769                ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~24_RESYN1434_BDD1435                          ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~26                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~27                                            ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~27_RESYN1436_BDD1437                          ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~27_RESYN1436_RESYN2770_BDD2771                ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~27_RESYN1438_BDD1439                          ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~29                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~30                                            ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~30_RESYN1440_BDD1441                          ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~30_RESYN1440_RESYN2772_BDD2773                ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~30_RESYN1442_BDD1443                          ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~32                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~33                                            ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~33_RESYN1444_BDD1445                          ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~33_RESYN1444_RESYN2774_BDD2775                ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~33_RESYN1446_BDD1447                          ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~35                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~36                                            ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~36_RESYN1448_BDD1449                          ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~36_RESYN1448_RESYN2776_BDD2777                ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~36_RESYN1450_BDD1451                          ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~38                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~39                                            ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~39_RESYN1452_BDD1453                          ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~39_RESYN1452_RESYN2778_BDD2779                ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~39_RESYN1454_BDD1455                          ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~41                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~42                                            ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~42_RESYN1456_BDD1457                          ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~42_RESYN1456_RESYN2780_BDD2781                ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~42_RESYN1458_BDD1459                          ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~44                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~45                                            ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~45_RESYN1460_BDD1461                          ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~45_RESYN1460_RESYN2782_BDD2783                ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~45_RESYN1462_BDD1463                          ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~47                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~48                                            ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~48_RESYN1464_BDD1465                          ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~48_RESYN1464_RESYN2784_BDD2785                ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~48_RESYN1466_BDD1467                          ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~50                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~51                                            ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~51_RESYN1468_BDD1469                          ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~51_RESYN1468_RESYN2786_BDD2787                ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~51_RESYN1470_BDD1471                          ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~53                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~54                                            ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~54_RESYN1472_BDD1473                          ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~54_RESYN1472_RESYN2788_BDD2789                ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~54_RESYN1474_BDD1475                          ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~56                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~57                                            ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~57_RESYN1476_BDD1477                          ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~57_RESYN1476_RESYN2790_BDD2791                ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~57_RESYN1478_BDD1479                          ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~59                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~60                                            ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~60_RESYN1480_BDD1481                          ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~60_RESYN1480_RESYN2792_BDD2793                ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~60_RESYN1482_BDD1483                          ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~62                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~63                                            ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~63_RESYN1484_BDD1485                          ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~63_RESYN1484_RESYN2794_BDD2795                ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~63_RESYN1486_BDD1487                          ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~65                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~66                                            ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~66_RESYN1488_BDD1489                          ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~66_RESYN1488_RESYN2796_BDD2797                ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~66_RESYN1490_BDD1491                          ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~68                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~69                                            ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~69_RESYN1492_BDD1493                          ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~69_RESYN1492_RESYN2798_BDD2799                ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~69_RESYN1494_BDD1495                          ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~71                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~72                                            ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~72_RESYN1496_BDD1497                          ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~72_RESYN1496_RESYN2800_BDD2801                ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~72_RESYN1498_BDD1499                          ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~74                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~75                                            ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~75_RESYN1500_BDD1501                          ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~75_RESYN1500_RESYN2802_BDD2803                ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~75_RESYN1502_BDD1503                          ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~77                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~78                                            ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~78_RESYN1504_BDD1505                          ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~78_RESYN1504_RESYN2804_BDD2805                ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~78_RESYN1506_BDD1507                          ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~80                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~81                                            ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~81_RESYN1508_BDD1509                          ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~81_RESYN1508_RESYN2806_BDD2807                ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~81_RESYN1510_BDD1511                          ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~83                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~84                                            ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~84_RESYN1512_BDD1513                          ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~84_RESYN1512_RESYN2808_BDD2809                ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~84_RESYN1514_BDD1515                          ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~86                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~87                                            ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~87_RESYN1516_BDD1517                          ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~87_RESYN1516_RESYN2810_BDD2811                ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~87_RESYN1518_BDD1519                          ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~89                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~90                                            ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~90_RESYN1520_BDD1521                          ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~90_RESYN1520_RESYN2812_BDD2813                ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~90_RESYN1522_BDD1523                          ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~92                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~93                                            ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~93_RESYN1524_BDD1525                          ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~93_RESYN1524_RESYN2814_BDD2815                ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~93_RESYN1526_BDD1527                          ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~95                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~96                                            ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~96_RESYN1528_BDD1529                          ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~96_RESYN1528_RESYN2816_BDD2817                ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~96_RESYN1530_BDD1531                          ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~98                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~99                                            ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~99_RESYN1532_BDD1533                          ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~99_RESYN1532_RESYN2818_BDD2819                ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~99_RESYN1534_BDD1535                          ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~101                                           ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~102                                           ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~102_RESYN1536_BDD1537                         ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~102_RESYN1536_RESYN2820_BDD2821               ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~102_RESYN1538_BDD1539                         ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~104                                           ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~105                                           ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~105_RESYN1540_BDD1541                         ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~105_RESYN1540_RESYN2822_BDD2823               ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~105_RESYN1542_BDD1543                         ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~107                                           ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~108                                           ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~108_RESYN1544_BDD1545                         ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~108_RESYN1544_RESYN2824_BDD2825               ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~108_RESYN1546_BDD1547                         ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~110                                           ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~111                                           ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~111_RESYN1548_BDD1549                         ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~111_RESYN1548_RESYN2826_BDD2827               ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~111_RESYN1550_BDD1551                         ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~113                                           ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~114                                           ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~114_RESYN1552_BDD1553                         ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~114_RESYN1552_RESYN2828_BDD2829               ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~114_RESYN1554_BDD1555                         ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~116                                           ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~117                                           ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~117_RESYN1556_BDD1557                         ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~117_RESYN1556_RESYN2830_BDD2831               ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~117_RESYN1558_BDD1559                         ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~119                                           ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~120                                           ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~120_RESYN1560_BDD1561                         ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~120_RESYN1560_RESYN2832_BDD2833               ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp0CountReg~120_RESYN1562_BDD1563                         ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp1AddressReg[0]~0                                        ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|lp1AddressReg[0]~0_RESYN1776_BDD1777                      ; Created          ; Timing optimization ;
; pulseProgrammer:U6|lp2AddressReg[0]~1                                        ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|lp2AddressReg[1]~0                                        ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|lp2AddressReg[1]~0_RESYN1676_BDD1677                      ; Created          ; Timing optimization ;
; pulseProgrammer:U6|readyReg~1                                                ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|readyReg~3                                                ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|readyReg~4                                                ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|readyReg~4_RESYN966_BDD967                                ; Created          ; Timing optimization ;
; pulseProgrammer:U6|readyReg~4_RESYN968_BDD969                                ; Created          ; Timing optimization ;
; pulseProgrammer:U6|readyReg~4_RESYN970_BDD971                                ; Created          ; Timing optimization ;
; pulseProgrammer:U6|trigWReg[2]~0                                             ; Deleted          ; Timing optimization ;
; pulseProgrammer:U6|trigWReg[2]~1                                             ; Modified         ; Timing optimization ;
; pulseProgrammer:U6|trigWReg[2]~1_RESYN1394_BDD1395                           ; Created          ; Timing optimization ;
; pulseProgrammer:U6|trigWReg[2]~1_RESYN1396_BDD1397                           ; Created          ; Timing optimization ;
; pulseProgrammer:U6|trigWReg[2]~1_RESYN1398_BDD1399                           ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Add1~1                                                    ; Modified         ; Timing optimization ;
; pulseProgrammer:U7|Add2~1                                                    ; Modified         ; Timing optimization ;
; pulseProgrammer:U7|Add3~1                                                    ; Modified         ; Timing optimization ;
; pulseProgrammer:U7|Add3~2                                                    ; Modified         ; Timing optimization ;
; pulseProgrammer:U7|Add4~2                                                    ; Modified         ; Timing optimization ;
; pulseProgrammer:U7|Add4~3                                                    ; Modified         ; Timing optimization ;
; pulseProgrammer:U7|Add6~0                                                    ; Modified         ; Timing optimization ;
; pulseProgrammer:U7|Add6~1                                                    ; Modified         ; Timing optimization ;
; pulseProgrammer:U7|Add7~1                                                    ; Modified         ; Timing optimization ;
; pulseProgrammer:U7|Equal6~0                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|LessThan0~0                                               ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|LessThan0~4                                               ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|LessThan0~6                                               ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|LessThan0~7                                               ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|LessThan0~9                                               ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|LessThan0~10                                              ; Modified         ; Timing optimization ;
; pulseProgrammer:U7|LessThan0~10_RESYN650_BDD651                              ; Created          ; Timing optimization ;
; pulseProgrammer:U7|LessThan0~10_RESYN652_BDD653                              ; Created          ; Timing optimization ;
; pulseProgrammer:U7|LessThan0~10_RESYN652_RESYN2016_BDD2017                   ; Created          ; Timing optimization ;
; pulseProgrammer:U7|LessThan0~10_RESYN652_RESYN2018_BDD2019                   ; Created          ; Timing optimization ;
; pulseProgrammer:U7|LessThan0~10_RESYN654_BDD655                              ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux0~0                                                    ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|Mux0~1                                                    ; Modified         ; Timing optimization ;
; pulseProgrammer:U7|Mux0~1_RESYN792_BDD793                                    ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux4~0                                                    ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|Mux4~1                                                    ; Modified         ; Timing optimization ;
; pulseProgrammer:U7|Mux4~1_RESYN2568_BDD2569                                  ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux4~1_RESYN2570_BDD2571                                  ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux5~0                                                    ; Modified         ; Timing optimization ;
; pulseProgrammer:U7|Mux5~0_RESYN1984_BDD1985                                  ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux5~0_RESYN1986_BDD1987                                  ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux6~0                                                    ; Modified         ; Timing optimization ;
; pulseProgrammer:U7|Mux6~0_RESYN2546_BDD2547                                  ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux6~0_RESYN2548_BDD2549                                  ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux8~2                                                    ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|Mux95~6                                                   ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|Mux95~7                                                   ; Modified         ; Timing optimization ;
; pulseProgrammer:U7|Mux95~7_RESYN680_BDD681                                   ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux95~7_RESYN682_BDD683                                   ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux95~18                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|Mux99~6                                                   ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|Mux99~7                                                   ; Modified         ; Timing optimization ;
; pulseProgrammer:U7|Mux99~7_RESYN1598_BDD1599                                 ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux99~7_RESYN1600_BDD1601                                 ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux99~18                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|Mux99~19                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|Mux104~4                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U7|Mux104~7                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U7|Mux104~9                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|Mux104~10                                                 ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|Mux104~11                                                 ; Modified         ; Timing optimization ;
; pulseProgrammer:U7|Mux104~11_RESYN648_BDD649                                 ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux104~16                                                 ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|Mux104~17                                                 ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|Mux104~18                                                 ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|Mux104~19                                                 ; Modified         ; Timing optimization ;
; pulseProgrammer:U7|Mux104~21                                                 ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|Mux104~22                                                 ; Modified         ; Timing optimization ;
; pulseProgrammer:U7|Mux104~22_RESYN1564_BDD1565                               ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux104~22_RESYN1566_BDD1567                               ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux104~22_RESYN1570_BDD1571                               ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux104~22_RESYN1572_BDD1573                               ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux104~22_RESYN1574_BDD1575                               ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux104~23                                                 ; Modified         ; Timing optimization ;
; pulseProgrammer:U7|Mux212~0                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|Mux230~1                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|Mux230~2                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|Mux230~3                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|Mux230~6                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U7|Mux230~6_RESYN2094_BDD2095                                ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux230~6_RESYN2100_BDD2101                                ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux230~6_RESYN2102_BDD2103                                ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux230~6_RESYN2104_BDD2105                                ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux230~6_RESYN2106_BDD2107                                ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux231~4                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U7|Mux231~4_RESYN2090_BDD2091                                ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux231~4_RESYN2092_BDD2093                                ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux233~2                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|Mux233~3                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U7|Mux233~3_RESYN688_BDD689                                  ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux233~5                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|Mux233~6                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|Mux233~7                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|Mux233~8                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|Mux233~9                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U7|Mux233~9_RESYN1624_BDD1625                                ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux233~9_RESYN1626_BDD1627                                ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux233~9_RESYN1628_BDD1629                                ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux233~9_RESYN1630_BDD1631                                ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux233~9_RESYN1632_BDD1633                                ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux233~9_RESYN1634_BDD1635                                ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux233~9_RESYN1636_BDD1637                                ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux233~14                                                 ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|Mux234~3                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|Mux234~6                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|Mux234~7                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U7|Mux234~7_RESYN684_BDD685                                  ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux234~7_RESYN686_BDD687                                  ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux234~13                                                 ; Modified         ; Timing optimization ;
; pulseProgrammer:U7|Mux234~13_RESYN2010_BDD2011                               ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux235~2                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|Mux235~3                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U7|Mux235~3_RESYN678_BDD679                                  ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux235~4                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|Mux235~5                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|Mux235~6                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|Mux235~7                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|Mux235~11                                                 ; Modified         ; Timing optimization ;
; pulseProgrammer:U7|Mux235~11_RESYN2342_BDD2343                               ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux235~11_RESYN2344_BDD2345                               ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux235~11_RESYN2346_BDD2347                               ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux235~11_RESYN2348_BDD2349                               ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux235~11_RESYN2350_BDD2351                               ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux235~11_RESYN2352_BDD2353                               ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux235~11_RESYN2354_BDD2355                               ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux235~11_RESYN2356_BDD2357                               ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux235~12                                                 ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|Mux235~12_RESYN2004_BDD2005                               ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux235~12_RESYN2008_BDD2009                               ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux235~14                                                 ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|Mux236~1                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|Mux236~2                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U7|Mux236~2_RESYN676_BDD677                                  ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux236~4                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|Mux236~5                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|Mux236~6                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|Mux236~7                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|Mux236~8                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|Mux236~10                                                 ; Modified         ; Timing optimization ;
; pulseProgrammer:U7|Mux236~10_RESYN2328_BDD2329                               ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux236~10_RESYN2330_BDD2331                               ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux236~10_RESYN2332_BDD2333                               ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux236~10_RESYN2334_BDD2335                               ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux236~10_RESYN2336_BDD2337                               ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux236~10_RESYN2338_BDD2339                               ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux236~10_RESYN2340_BDD2341                               ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux237~2                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|Mux237~3                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U7|Mux237~3_RESYN674_BDD675                                  ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux237~5                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|Mux237~6                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|Mux237~7                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|Mux237~8                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|Mux237~9                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U7|Mux237~9_RESYN1610_BDD1611                                ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux237~9_RESYN1612_BDD1613                                ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux237~9_RESYN1614_BDD1615                                ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux237~9_RESYN1616_BDD1617                                ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux237~9_RESYN1618_BDD1619                                ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux237~9_RESYN1620_BDD1621                                ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux237~9_RESYN1622_BDD1623                                ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux237~14                                                 ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|Mux238~2                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|Mux238~3                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U7|Mux238~3_RESYN1602_BDD1603                                ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux238~4                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|Mux238~5                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|Mux238~6                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U7|Mux238~6_RESYN2318_BDD2319                                ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux238~6_RESYN2320_BDD2321                                ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux238~6_RESYN2322_BDD2323                                ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux238~6_RESYN2324_BDD2325                                ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux238~6_RESYN2326_BDD2327                                ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux238~8                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|Mux238~9                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U7|Mux238~9_RESYN672_BDD673                                  ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux238~12                                                 ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|Mux239~2                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|Mux239~3                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U7|Mux239~3_RESYN668_BDD669                                  ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux240~2                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|Mux240~3                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U7|Mux240~3_RESYN1590_BDD1591                                ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux240~4                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|Mux240~5                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|Mux240~6                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U7|Mux240~6_RESYN2308_BDD2309                                ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux240~6_RESYN2310_BDD2311                                ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux240~6_RESYN2312_BDD2313                                ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux240~6_RESYN2314_BDD2315                                ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux240~6_RESYN2316_BDD2317                                ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux240~9                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|Mux240~10                                                 ; Modified         ; Timing optimization ;
; pulseProgrammer:U7|Mux240~10_RESYN666_BDD667                                 ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux240~13                                                 ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|Mux241~2                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|Mux241~3                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U7|Mux241~3_RESYN660_BDD661                                  ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux241~5                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U7|Mux241~5_RESYN662_BDD663                                  ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux241~13                                                 ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|Mux242~2                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|Mux242~3                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U7|Mux242~3_RESYN1576_BDD1577                                ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux242~4                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|Mux242~5                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|Mux242~6                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U7|Mux242~6_RESYN2294_BDD2295                                ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux242~6_RESYN2296_BDD2297                                ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux242~6_RESYN2298_BDD2299                                ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux242~6_RESYN2300_BDD2301                                ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux242~6_RESYN2302_BDD2303                                ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux242~6_RESYN2304_BDD2305                                ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux242~6_RESYN2306_BDD2307                                ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux242~14                                                 ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|Mux243~3                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|Mux243~4                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U7|Mux243~6                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U7|Mux243~6_RESYN656_BDD657                                  ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux243~8                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U7|Mux243~15                                                 ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|Mux364~1                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|Mux364~2                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|Mux364~3                                                  ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|Mux364~4                                                  ; Modified         ; Timing optimization ;
; pulseProgrammer:U7|Mux364~4_RESYN2052_BDD2053                                ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux364~4_RESYN2056_BDD2057                                ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux364~4_RESYN2058_BDD2059                                ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux364~4_RESYN2060_BDD2061                                ; Created          ; Timing optimization ;
; pulseProgrammer:U7|Mux364~4_RESYN2062_BDD2063                                ; Created          ; Timing optimization ;
; pulseProgrammer:U7|asbAddressReg[0]~0                                        ; Modified         ; Timing optimization ;
; pulseProgrammer:U7|asbAddressReg[0]~0_RESYN1784_BDD1785                      ; Created          ; Timing optimization ;
; pulseProgrammer:U7|countReg~1                                                ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|countReg~2                                                ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|countReg~3                                                ; Modified         ; Timing optimization ;
; pulseProgrammer:U7|countReg~3_RESYN2564_BDD2565                              ; Created          ; Timing optimization ;
; pulseProgrammer:U7|countReg~3_RESYN2566_BDD2567                              ; Created          ; Timing optimization ;
; pulseProgrammer:U7|dummyCountReg~7                                           ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|dummyCountReg~8                                           ; Modified         ; Timing optimization ;
; pulseProgrammer:U7|dummyCountReg~8_RESYN712_BDD713                           ; Created          ; Timing optimization ;
; pulseProgrammer:U7|dummyCountReg~10                                          ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|dummyCountReg~11                                          ; Modified         ; Timing optimization ;
; pulseProgrammer:U7|dummyCountReg~11_RESYN714_BDD715                          ; Created          ; Timing optimization ;
; pulseProgrammer:U7|dummyCountReg~13                                          ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|dummyCountReg~14                                          ; Modified         ; Timing optimization ;
; pulseProgrammer:U7|dummyCountReg~14_RESYN716_BDD717                          ; Created          ; Timing optimization ;
; pulseProgrammer:U7|dummyCountReg~96                                          ; Modified         ; Timing optimization ;
; pulseProgrammer:U7|lp0CountReg~0                                             ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|lp0CountReg~2                                             ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|lp0CountReg~5                                             ; Modified         ; Timing optimization ;
; pulseProgrammer:U7|lp0CountReg~5_RESYN1648_BDD1649                           ; Created          ; Timing optimization ;
; pulseProgrammer:U7|lp0CountReg~5_RESYN1648_RESYN2834_BDD2835                 ; Created          ; Timing optimization ;
; pulseProgrammer:U7|lp0CountReg~5_RESYN1648_RESYN2836_BDD2837                 ; Created          ; Timing optimization ;
; pulseProgrammer:U7|lp0CountReg~9                                             ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|lp0CountReg~10                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|lp0CountReg~11                                            ; Modified         ; Timing optimization ;
; pulseProgrammer:U7|lp0CountReg~11_RESYN1652_BDD1653                          ; Created          ; Timing optimization ;
; pulseProgrammer:U7|lp0CountReg~11_RESYN1652_RESYN2838_BDD2839                ; Created          ; Timing optimization ;
; pulseProgrammer:U7|lp0CountReg~11_RESYN1654_BDD1655                          ; Created          ; Timing optimization ;
; pulseProgrammer:U7|lp0CountReg~15                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|lp0CountReg~16                                            ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|lp0CountReg~17                                            ; Modified         ; Timing optimization ;
; pulseProgrammer:U7|lp0CountReg~17_RESYN1658_BDD1659                          ; Created          ; Timing optimization ;
; pulseProgrammer:U7|lp0CountReg~17_RESYN1658_RESYN2840_BDD2841                ; Created          ; Timing optimization ;
; pulseProgrammer:U7|lp0CountReg~17_RESYN1660_BDD1661                          ; Created          ; Timing optimization ;
; pulseProgrammer:U7|lp1AddressReg[0]~1                                        ; Modified         ; Timing optimization ;
; pulseProgrammer:U7|lp1AddressReg[0]~1_RESYN1782_BDD1783                      ; Created          ; Timing optimization ;
; pulseProgrammer:U7|lp2AddressReg[0]~0                                        ; Modified         ; Timing optimization ;
; pulseProgrammer:U7|lp2AddressReg[0]~0_RESYN1780_BDD1781                      ; Created          ; Timing optimization ;
; pulseProgrammer:U7|readyReg~1                                                ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|readyReg~3                                                ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|readyReg~4                                                ; Modified         ; Timing optimization ;
; pulseProgrammer:U7|readyReg~4_RESYN972_BDD973                                ; Created          ; Timing optimization ;
; pulseProgrammer:U7|readyReg~4_RESYN974_BDD975                                ; Created          ; Timing optimization ;
; pulseProgrammer:U7|readyReg~4_RESYN976_BDD977                                ; Created          ; Timing optimization ;
; pulseProgrammer:U7|trigWReg[2]~0                                             ; Deleted          ; Timing optimization ;
; pulseProgrammer:U7|trigWReg[2]~1                                             ; Modified         ; Timing optimization ;
; pulseProgrammer:U7|trigWReg[2]~1_RESYN1638_BDD1639                           ; Created          ; Timing optimization ;
; pulseProgrammer:U7|trigWReg[2]~1_RESYN1640_BDD1641                           ; Created          ; Timing optimization ;
; pulseProgrammer:U7|trigWReg[2]~1_RESYN1642_BDD1643                           ; Created          ; Timing optimization ;
; receiver:U11|Add0~1                                                          ; Modified         ; Timing optimization ;
; receiver:U11|Add120~1                                                        ; Modified         ; Timing optimization ;
; receiver:U11|add2Reg[0]~5                                                    ; Modified         ; Timing optimization ;
; receiver:U11|sigSReg[1]~14                                                   ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Add4~1                                     ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Add4~95                                    ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Add5~1                                     ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Add5~47                                    ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Add6~1                                     ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Add6~5                                     ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Add7~1                                     ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Add7~5                                     ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Equal3~0                                   ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Equal3~2                                   ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Equal3~3                                   ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Equal3~4                                   ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Equal3~4_RESYN376_BDD377                   ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Equal3~4_RESYN378_BDD379                   ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Equal3~4_RESYN380_BDD381                   ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Equal4~0                                   ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Equal4~1                                   ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Equal4~2                                   ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Equal4~3                                   ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Equal4~4                                   ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Equal4~4_RESYN358_BDD359                   ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Equal4~4_RESYN360_BDD361                   ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Equal4~4_RESYN362_BDD363                   ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Equal4~4_RESYN364_BDD365                   ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Equal4~5                                   ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Equal4~7                                   ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Equal4~8                                   ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Equal4~9                                   ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Equal4~9_RESYN366_BDD367                   ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Equal4~9_RESYN368_BDD369                   ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Equal4~9_RESYN370_BDD371                   ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Equal5~0                                   ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Equal5~2                                   ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Equal5~3                                   ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Equal5~4                                   ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Equal5~4_RESYN338_BDD339                   ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Equal5~4_RESYN340_BDD341                   ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Equal5~4_RESYN342_BDD343                   ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Equal5~5                                   ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Equal5~7                                   ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Equal5~8                                   ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Equal5~9                                   ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Equal5~9_RESYN344_BDD345                   ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Equal5~9_RESYN346_BDD347                   ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Equal5~9_RESYN348_BDD349                   ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Equal5~10                                  ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Equal5~12                                  ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Equal5~13                                  ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Equal5~14                                  ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Equal5~14_RESYN350_BDD351                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Equal5~14_RESYN352_BDD353                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Equal5~14_RESYN354_BDD355                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Equal5~17                                  ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Equal5~18                                  ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Equal5~18_RESYN884_BDD885                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Equal5~21                                  ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Equal5~21_RESYN2064_BDD2065                ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Equal5~21_RESYN2066_BDD2067                ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux0~0                                     ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux0~1                                     ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux0~1_RESYN2540_BDD2541                   ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux1~0                                     ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux1~1                                     ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux1~1_RESYN2536_BDD2537                   ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux2~0                                     ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux2~1                                     ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux2~1_RESYN2528_BDD2529                   ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux3~0                                     ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux3~1                                     ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux3~1_RESYN2524_BDD2525                   ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux4~0                                     ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux4~1                                     ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux4~1_RESYN2516_BDD2517                   ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux5~0                                     ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux5~1                                     ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux5~1_RESYN2512_BDD2513                   ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux6~0                                     ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux6~1                                     ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux6~1_RESYN2504_BDD2505                   ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux7~0                                     ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux7~1                                     ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux7~1_RESYN2486_BDD2487                   ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux8~0                                     ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux8~1                                     ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux8~1_RESYN2488_BDD2489                   ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux9~0                                     ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux9~1                                     ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux9~1_RESYN2490_BDD2491                   ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux10~0                                    ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux10~1                                    ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux10~1_RESYN2492_BDD2493                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux11~0                                    ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux11~1                                    ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux11~1_RESYN2494_BDD2495                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux12~0                                    ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux12~1                                    ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux12~1_RESYN2496_BDD2497                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux13~0                                    ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux13~1                                    ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux13~1_RESYN2498_BDD2499                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux14~0                                    ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux14~1                                    ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux14~1_RESYN2500_BDD2501                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux15~0                                    ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux15~1                                    ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux15~1_RESYN2454_BDD2455                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux16~0                                    ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux16~1                                    ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux16~1_RESYN2456_BDD2457                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux17~0                                    ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux17~1                                    ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux17~1_RESYN2458_BDD2459                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux18~0                                    ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux18~1                                    ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux18~1_RESYN2460_BDD2461                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux19~0                                    ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux19~1                                    ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux19~1_RESYN2462_BDD2463                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux20~0                                    ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux20~1                                    ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux20~1_RESYN2464_BDD2465                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux21~0                                    ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux21~1                                    ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux21~1_RESYN2466_BDD2467                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux22~0                                    ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux22~1                                    ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux22~1_RESYN2468_BDD2469                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux23~0                                    ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux23~1                                    ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux23~1_RESYN2470_BDD2471                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux24~0                                    ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux24~1                                    ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux24~1_RESYN2472_BDD2473                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux25~0                                    ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux25~1                                    ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux25~1_RESYN2474_BDD2475                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux26~0                                    ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux26~1                                    ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux26~1_RESYN2476_BDD2477                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux27~0                                    ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux27~1                                    ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux27~1_RESYN2478_BDD2479                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux28~0                                    ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux28~1                                    ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux28~1_RESYN2480_BDD2481                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux29~0                                    ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux29~1                                    ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux29~1_RESYN2482_BDD2483                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux30~0                                    ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux30~1                                    ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux30~1_RESYN2484_BDD2485                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux32~0                                    ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux32~1                                    ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux32~1_RESYN2538_BDD2539                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux33~0                                    ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux33~1                                    ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux33~1_RESYN2530_BDD2531                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux33~1_RESYN2532_BDD2533                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux33~1_RESYN2534_BDD2535                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux34~0                                    ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux34~1                                    ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux34~1_RESYN2526_BDD2527                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux35~0                                    ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux35~1                                    ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux35~1_RESYN2518_BDD2519                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux35~1_RESYN2520_BDD2521                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux35~1_RESYN2522_BDD2523                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux36~0                                    ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux36~1                                    ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux36~1_RESYN2514_BDD2515                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux37~0                                    ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux37~1                                    ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux37~1_RESYN2506_BDD2507                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux37~1_RESYN2508_BDD2509                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux37~1_RESYN2510_BDD2511                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux38~0                                    ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux38~1                                    ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux38~1_RESYN2502_BDD2503                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux39~0                                    ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux39~1                                    ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux39~1_RESYN2376_BDD2377                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux39~1_RESYN2378_BDD2379                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux39~1_RESYN2380_BDD2381                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux40~0                                    ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux40~1                                    ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux40~1_RESYN2382_BDD2383                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux41~0                                    ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux41~1                                    ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux41~1_RESYN2384_BDD2385                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux41~1_RESYN2386_BDD2387                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux41~1_RESYN2388_BDD2389                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux42~0                                    ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux42~1                                    ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux42~1_RESYN2390_BDD2391                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux43~0                                    ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux43~1                                    ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux43~1_RESYN2392_BDD2393                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux43~1_RESYN2394_BDD2395                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux43~1_RESYN2396_BDD2397                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux44~0                                    ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux44~1                                    ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux44~1_RESYN2398_BDD2399                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux45~0                                    ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux45~1                                    ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux45~1_RESYN2400_BDD2401                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux45~1_RESYN2402_BDD2403                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux45~1_RESYN2404_BDD2405                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux46~0                                    ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux46~1                                    ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux46~1_RESYN2406_BDD2407                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux47~0                                    ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux47~1                                    ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux47~1_RESYN2408_BDD2409                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux47~1_RESYN2410_BDD2411                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux48~0                                    ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux48~1                                    ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux48~1_RESYN2412_BDD2413                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux49~0                                    ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux49~1                                    ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux49~1_RESYN2414_BDD2415                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux49~1_RESYN2416_BDD2417                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux50~0                                    ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux50~1                                    ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux50~1_RESYN2418_BDD2419                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux51~0                                    ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux51~1                                    ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux51~1_RESYN2420_BDD2421                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux52~0                                    ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux52~1                                    ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux52~1_RESYN2422_BDD2423                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux53~0                                    ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux53~1                                    ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux53~1_RESYN2424_BDD2425                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux53~1_RESYN2426_BDD2427                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux54~0                                    ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux54~1                                    ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux54~1_RESYN2428_BDD2429                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux55~0                                    ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux55~1                                    ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux55~1_RESYN2430_BDD2431                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux56~0                                    ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux56~1                                    ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux56~1_RESYN2432_BDD2433                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux57~0                                    ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux57~1                                    ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux57~1_RESYN2434_BDD2435                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux58~0                                    ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux58~1                                    ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux58~1_RESYN2436_BDD2437                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux59~0                                    ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux59~1                                    ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux59~1_RESYN2438_BDD2439                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux60~0                                    ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux60~1                                    ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux60~2                                    ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux60~2_RESYN2442_BDD2443                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux60~2_RESYN2444_BDD2445                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux61~0                                    ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux61~1                                    ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux61~1_RESYN2446_BDD2447                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux62~0                                    ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux62~1                                    ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux62~2                                    ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux62~2_RESYN2450_BDD2451                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux62~2_RESYN2452_BDD2453                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux66~0                                    ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux66~1                                    ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux66~2                                    ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux66~2_RESYN718_BDD719                    ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|Mux66~2_RESYN720_BDD721                    ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[0]                                ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[0]_OTERM1                         ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[0]_OTERM3                         ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[1]                                ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[1]_OTERM65                        ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[1]_OTERM67                        ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[2]                                ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[2]_OTERM61                        ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[2]_OTERM63                        ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[3]                                ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[3]_OTERM57                        ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[3]_OTERM59                        ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[4]                                ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[4]_OTERM53                        ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[4]_OTERM55                        ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[5]                                ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[5]_OTERM49                        ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[5]_OTERM51                        ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[6]                                ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[6]_OTERM45                        ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[6]_OTERM47                        ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[7]                                ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[7]_OTERM41                        ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[7]_OTERM43                        ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[8]                                ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[8]_OTERM37                        ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[8]_OTERM39                        ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[9]                                ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[9]_OTERM33                        ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[9]_OTERM35                        ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[10]                               ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[10]_OTERM29                       ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[10]_OTERM31                       ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[11]                               ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[11]_OTERM25                       ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[11]_OTERM27                       ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[12]                               ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[12]_OTERM21                       ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[12]_OTERM23                       ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[13]                               ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[13]_OTERM17                       ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[13]_OTERM19                       ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[14]                               ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[14]_OTERM13                       ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[14]_OTERM15                       ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[15]                               ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[15]_OTERM9                        ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[15]_OTERM11                       ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[16]                               ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[16]_OTERM5                        ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[16]_OTERM7                        ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[17]                               ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[17]_OTERM97                       ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[17]_OTERM99                       ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[18]                               ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[18]_OTERM93                       ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[18]_OTERM95                       ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[19]                               ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[19]_OTERM89                       ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[19]_OTERM91                       ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[20]                               ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[20]_OTERM85                       ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[20]_OTERM87                       ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[21]                               ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[21]_OTERM81                       ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[21]_OTERM83                       ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[22]                               ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[22]_OTERM77                       ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[22]_OTERM79                       ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[23]                               ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[23]_OTERM73                       ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[23]_OTERM75                       ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[24]                               ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[24]_OTERM69                       ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[24]_OTERM71                       ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[25]                               ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[25]_OTERM101                      ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[25]_OTERM103                      ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[26]                               ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[26]_OTERM105                      ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[26]_OTERM107                      ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[27]                               ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[27]_OTERM109                      ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[27]_OTERM111                      ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[28]                               ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[28]_OTERM113                      ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[28]_OTERM115                      ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[29]                               ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[29]_OTERM117                      ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[29]_OTERM119                      ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[30]                               ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[30]_OTERM121                      ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[30]_OTERM123                      ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[31]                               ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[31]_OTERM125                      ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigCReg[31]_OTERM127                      ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[0]                                ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[0]_OTERM129                       ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[0]_OTERM131                       ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[0]~32                             ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[0]~34                             ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[0]~34_RESYN910_BDD911             ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[1]                                ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[1]_OTERM225                       ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[1]_OTERM227                       ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[2]                                ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[2]_OTERM221                       ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[2]_OTERM223                       ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[3]                                ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[3]_OTERM217                       ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[3]_OTERM219                       ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[4]                                ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[4]_OTERM213                       ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[4]_OTERM215                       ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[5]                                ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[5]_OTERM209                       ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[5]_OTERM211                       ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[6]                                ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[6]_OTERM205                       ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[6]_OTERM207                       ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[7]                                ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[7]_OTERM201                       ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[7]_OTERM203                       ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[8]                                ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[8]_OTERM197                       ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[8]_OTERM199                       ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[9]                                ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[9]_OTERM193                       ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[9]_OTERM195                       ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[10]                               ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[10]_OTERM189                      ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[10]_OTERM191                      ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[11]                               ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[11]_OTERM185                      ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[11]_OTERM187                      ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[12]                               ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[12]_OTERM181                      ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[12]_OTERM183                      ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[13]                               ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[13]_OTERM177                      ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[13]_OTERM179                      ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[14]                               ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[14]_OTERM173                      ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[14]_OTERM175                      ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[15]                               ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[15]_OTERM169                      ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[15]_OTERM171                      ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[16]                               ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[16]_OTERM165                      ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[16]_OTERM167                      ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[17]                               ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[17]_OTERM161                      ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[17]_OTERM163                      ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[18]                               ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[18]_OTERM157                      ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[18]_OTERM159                      ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[19]                               ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[19]_OTERM153                      ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[19]_OTERM155                      ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[20]                               ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[20]_OTERM149                      ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[20]_OTERM151                      ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[21]                               ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[21]_OTERM145                      ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[21]_OTERM147                      ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[22]                               ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[22]_OTERM141                      ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[22]_OTERM143                      ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[23]                               ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[23]_OTERM137                      ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[23]_OTERM139                      ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[24]                               ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[24]_OTERM133                      ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[24]_OTERM135                      ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[25]                               ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[25]_OTERM229                      ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[25]_OTERM231                      ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[26]                               ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[26]_OTERM233                      ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[26]_OTERM235                      ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[27]                               ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[27]_OTERM237                      ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[27]_OTERM239                      ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[28]                               ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[28]_OTERM241                      ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[28]_OTERM243                      ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[29]                               ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[29]_OTERM245                      ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[29]_OTERM247                      ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[30]                               ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[30]_OTERM249                      ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[30]_OTERM251                      ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[31]                               ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[31]_OTERM253                      ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|QsigSReg[31]_OTERM255                      ; Retimed Register ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|caReg~1                                    ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|caReg~1_RESYN906_BDD907                    ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|caReg~1_RESYN908_BDD909                    ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|cbReg~0                                    ; Deleted          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|cbReg~1                                    ; Modified         ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|cbReg~1_RESYN2108_BDD2109                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|cbReg~1_RESYN2110_BDD2111                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|cbReg~1_RESYN2112_BDD2113                  ; Created          ; Timing optimization ;
; receiver:U11|signalAccumulator:U2|cbReg~1_RESYN2114_BDD2115                  ; Created          ; Timing optimization ;
+------------------------------------------------------------------------------+------------------+---------------------+


+----------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                           ;
+-------------------------------------+-------------------------------------------+------+
; Register Name                       ; Megafunction                              ; Type ;
+-------------------------------------+-------------------------------------------+------+
; pulseProgrammer:U5|ram:U1|q[0..111] ; pulseProgrammer:U5|ram:U1|ram_block_rtl_0 ; RAM  ;
; pulseProgrammer:U6|ram:U1|q[0..111] ; pulseProgrammer:U6|ram:U1|ram_block_rtl_0 ; RAM  ;
; pulseProgrammer:U7|ram:U1|q[0..111] ; pulseProgrammer:U7|ram:U1|ram_block_rtl_0 ; RAM  ;
; receiver:U11|AsigCReg[0..31]        ; receiver:U11|FID_real_rtl_0               ; RAM  ;
; receiver:U11|AsigSReg[0..31]        ; receiver:U11|FID_imag_rtl_0               ; RAM  ;
+-------------------------------------+-------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                             ;
+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------+
; Register Name                                                                           ; RAM Name                                                                     ;
+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------+
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[0]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[1]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[2]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[3]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[4]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[5]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[6]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[7]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[8]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[9]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[10]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[11]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[12]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[13]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[14]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[15]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[16]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[17]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[18]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[19]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[20]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[21]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[22]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[23]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[24]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[0]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[1]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[2]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[3]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[4]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[5]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[6]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[7]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[8]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[9]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[10]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[11]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[12]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[13]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[14]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[15]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[16]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[17]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[18]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[19]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[20]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[21]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[22]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[23]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[24]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[0]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[1]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[2]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[3]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[4]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[5]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[6]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[7]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[8]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[9]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[10]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[11]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[12]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[13]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[14]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[15]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[16]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[17]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[18]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[19]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[20]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[21]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[22]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[23]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[24]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[0]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[1]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[2]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[3]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[4]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[5]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[6]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[7]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[8]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[9]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[10]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[11]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[12]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[13]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[14]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[15]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[16]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[17]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[18]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[19]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[20]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[21]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[22]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[23]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[24]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[0]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[1]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[2]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[3]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[4]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[5]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[6]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[7]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[8]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[9]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[10]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[11]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[12]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[13]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[14]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[15]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[16]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[17]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[18]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[19]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[20]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[21]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[22]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[23]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[24]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[0]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[1]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[2]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[3]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[4]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[5]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[6]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[7]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[8]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[9]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[10]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[11]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[12]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[13]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[14]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[15]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[16]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[17]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[18]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[19]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[20]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[21]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[22]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[23]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[24]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[0]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[1]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[2]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[3]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[4]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[5]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[6]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[7]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[8]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[9]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[10]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[11]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[12]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[13]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[14]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[15]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[16]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[17]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[18]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[19]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[20]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[21]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[22]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[23]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[24]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[0]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[1]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[2]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[3]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[4]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[5]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[6]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[7]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[8]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[9]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[10]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[11]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[12]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[13]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[14]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[15]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[16]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[17]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[18]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[19]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[20]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[21]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[22]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[23]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[24]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[0]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[1]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[2]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[3]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[4]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[5]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[6]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[7]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[8]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[9]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[10]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[11]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[12]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[13]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[14]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[15]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[16]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[17]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[18]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[19]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[20]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[21]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[22]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[23]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[24]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[0]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[1]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[2]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[3]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[4]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[5]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[6]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[7]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[8]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[9]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[10]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[11]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[12]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[13]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[14]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[15]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[16]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[17]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[18]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[19]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[20]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[21]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[22]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[23]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[24]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[0]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[1]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[2]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[3]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[4]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[5]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[6]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[7]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[8]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[9]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[10]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[11]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[12]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[13]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[14]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[15]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[16]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[17]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[18]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[19]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[20]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[21]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[22]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[23]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[24]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[0]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[1]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[2]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[3]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[4]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[5]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[6]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[7]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[8]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[9]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[10]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[11]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[12]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[13]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[14]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[15]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[16]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[17]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[18]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[19]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[20]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[21]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[22]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[23]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[24]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[0]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[1]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[2]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[3]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[4]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[5]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[6]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[7]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[8]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[9]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[10]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[11]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[12]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[13]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[14]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[15]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[16]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[17]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[18]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[19]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[20]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[21]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[22]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[23]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[24]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[0]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[1]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[2]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[3]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[4]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[5]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[6]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[7]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[8]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[9]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[10]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[11]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[12]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[13]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[14]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[15]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[16]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[17]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[18]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[19]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[20]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[21]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[22]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[23]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[24]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[0]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[1]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[2]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[3]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[4]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[5]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[6]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[7]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[8]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[9]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[10]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[11]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[12]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[13]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[14]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[15]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[16]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[17]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[18]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[19]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[20]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[21]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[22]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[23]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[24]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[0]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[1]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[2]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[3]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[4]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[5]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[6]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[7]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[8]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[9]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[10]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[11]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[12]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[13]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[14]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[15]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[16]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[17]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[18]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[19]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[20]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[21]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[22]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[23]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[24]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[0]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[1]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[2]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[3]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[4]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[5]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[6]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[7]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[8]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[9]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[10]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[11]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[12]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[13]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[14]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[15]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[16]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[17]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[18]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[19]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[20]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[21]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[22]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[23]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[24]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[0]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[1]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[2]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[3]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[4]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[5]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[6]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[7]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[8]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[9]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[10]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[11]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[12]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[13]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[14]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[15]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[16]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[17]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[18]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[19]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[20]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[21]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[22]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[23]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[24]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[0]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[1]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[2]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[3]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[4]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[5]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[6]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[7]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[8]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[9]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[10]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[11]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[12]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[13]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[14]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[15]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[16]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[17]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[18]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[19]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[20]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[21]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[22]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[23]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[24]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[0]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[1]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[2]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[3]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[4]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[5]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[6]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[7]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[8]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[9]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[10]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[11]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[12]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[13]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[14]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[15]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[16]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[17]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[18]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[19]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[20]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[21]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[22]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[23]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[24]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[0]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[1]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[2]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[3]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[4]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[5]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[6]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[7]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[8]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[9]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[10]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[11]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[12]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[13]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[14]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[15]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[16]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[17]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[18]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[19]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[20]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[21]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[22]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[23]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[24]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[0]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[1]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[2]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[3]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[4]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[5]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[6]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[7]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[8]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[9]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[10]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[11]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[12]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[13]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[14]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[15]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[16]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[17]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[18]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[19]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[20]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[21]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[22]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[23]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[24]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[0]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[1]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[2]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[3]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[4]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[5]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[6]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[7]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[8]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[9]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[10]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[11]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[12]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[13]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[14]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[15]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[16]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[17]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[18]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[19]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[20]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[21]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[22]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[23]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[24]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[0]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[1]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[2]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[3]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[4]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[5]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[6]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[7]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[8]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[9]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[10]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[11]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[12]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[13]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[14]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[15]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[16]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[17]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[18]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[19]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[20]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[21]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[22]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[23]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[24]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[0]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[1]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[2]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[3]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[4]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[5]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[6]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[7]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[8]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[9]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[10]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[11]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[12]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[13]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[14]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[15]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[16]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[17]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[18]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[19]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[20]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[21]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[22]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[23]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[24]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[0]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[1]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[2]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[3]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[4]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[5]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[6]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[7]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[8]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[9]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[10]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[11]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[12]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[13]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[14]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[15]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[16]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[17]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[18]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[19]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[20]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[21]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[22]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[23]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[24]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[0]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[1]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[2]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[3]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[4]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[5]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[6]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[7]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[8]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[9]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[10]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[11]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[12]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[13]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[14]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[15]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[16]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[17]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[18]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[19]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[20]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[21]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[22]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[23]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[24]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[0]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[1]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[2]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[3]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[4]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[5]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[6]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[7]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[8]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[9]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[10]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[11]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[12]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[13]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[14]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[15]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[16]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[17]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[18]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[19]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[20]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[21]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[22]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[23]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[24]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[0]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[1]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[2]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[3]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[4]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[5]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[6]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[7]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[8]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[9]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[10]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[11]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[12]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[13]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[14]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[15]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[16]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[17]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[18]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[19]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[20]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[21]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[22]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[23]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[24]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[0]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[1]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[2]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[3]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[4]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[5]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[6]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[7]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[8]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[9]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[10]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[11]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[12]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[13]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[14]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[15]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[16]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[17]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[18]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[19]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[20]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[21]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[22]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[23]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[24]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[0]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[1]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[2]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[3]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[4]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[5]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[6]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[7]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[8]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[9]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[10]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[11]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[12]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[13]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[14]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[15]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[16]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[17]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[18]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[19]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[20]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[21]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[22]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[23]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[24]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[0]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[1]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[2]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[3]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[4]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[5]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[6]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[7]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[8]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[9]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[10]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[11]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[12]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[13]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[14]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[15]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[16]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[17]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[18]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[19]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[20]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[21]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[22]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[23]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[24]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[0]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[1]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[2]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[3]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[4]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[5]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[6]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[7]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[8]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[9]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[10]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[11]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[12]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[13]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[14]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[15]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[16]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[17]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[18]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[19]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[20]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[21]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[22]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[23]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[24]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[0]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[1]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[2]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[3]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[4]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[5]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[6]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[7]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[8]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[9]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[10]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[11]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[12]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[13]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[14]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[15]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[16]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[17]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[18]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[19]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[20]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[21]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[22]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[23]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[24]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[0]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[1]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[2]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[3]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[4]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[5]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[6]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[7]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[8]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[9]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[10]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[11]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[12]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[13]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[14]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[15]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[16]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[17]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[18]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[19]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[20]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[21]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[22]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[23]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[24]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[0]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[1]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[2]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[3]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[4]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[5]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[6]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[7]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[8]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[9]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[10]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[11]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[12]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[13]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[14]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[15]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[16]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[17]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[18]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[19]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[20]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[21]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[22]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[23]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[24]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[0]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[1]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[2]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[3]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[4]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[5]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[6]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[7]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[8]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[9]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[10]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[11]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[12]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[13]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[14]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[15]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[16]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[17]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[18]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[19]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[20]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[21]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[22]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[23]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[24]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[0]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[1]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[2]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[3]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[4]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[5]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[6]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[7]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[8]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[9]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[10]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[11]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[12]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[13]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[14]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[15]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[16]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[17]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[18]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[19]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[20]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[21]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[22]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[23]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[24]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[0]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[1]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[2]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[3]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[4]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[5]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[6]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[7]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[8]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[9]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[10]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[11]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[12]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[13]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[14]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[15]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[16]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[17]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[18]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[19]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[20]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[21]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[22]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[23]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[24]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[0]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[1]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[2]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[3]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[4]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[5]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[6]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[7]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[8]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[9]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[10]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[11]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[12]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[13]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[14]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[15]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[16]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[17]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[18]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[19]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[20]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[21]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[22]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[23]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[24]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[0]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[1]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[2]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[3]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[4]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[5]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[6]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[7]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[8]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[9]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[10]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[11]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[12]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[13]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[14]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[15]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[16]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[17]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[18]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[19]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[20]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[21]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[22]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[23]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[24]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[0]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[1]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[2]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[3]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[4]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[5]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[6]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[7]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[8]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[9]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[10]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[11]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[12]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[13]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[14]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[15]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[16]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[17]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[18]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[19]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[20]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[21]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[22]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[23]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[24]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[0]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[1]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[2]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[3]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[4]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[5]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[6]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[7]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[8]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[9]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[10]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[11]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[12]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[13]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[14]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[15]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[16]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[17]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[18]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[19]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[20]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[21]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[22]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[23]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[24]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[0]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[1]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[2]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[3]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[4]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[5]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[6]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[7]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[8]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[9]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[10]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[11]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[12]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[13]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[14]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[15]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[16]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[17]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[18]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[19]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[20]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[21]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[22]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[23]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[24]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[0]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[1]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[2]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[3]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[4]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[5]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[6]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[7]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[8]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[9]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[10]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[11]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[12]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[13]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[14]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[15]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[16]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[17]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[18]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[19]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[20]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[21]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[22]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[23]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[24]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0   ;
; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|ph_rtl_0_bypass[0]  ; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|ph_rtl_0 ;
; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|ph_rtl_0_bypass[1]  ; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|ph_rtl_0 ;
; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|ph_rtl_0_bypass[2]  ; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|ph_rtl_0 ;
; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|ph_rtl_0_bypass[3]  ; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|ph_rtl_0 ;
; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|ph_rtl_0_bypass[4]  ; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|ph_rtl_0 ;
; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|ph_rtl_0_bypass[5]  ; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|ph_rtl_0 ;
; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|ph_rtl_0_bypass[6]  ; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|ph_rtl_0 ;
; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|ph_rtl_0_bypass[7]  ; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|ph_rtl_0 ;
; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|ph_rtl_0_bypass[8]  ; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|ph_rtl_0 ;
; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|ph_rtl_0_bypass[9]  ; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|ph_rtl_0 ;
; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|ph_rtl_0_bypass[10] ; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|ph_rtl_0 ;
; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|ph_rtl_0_bypass[11] ; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|ph_rtl_0 ;
; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|ph_rtl_0_bypass[12] ; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|ph_rtl_0 ;
; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|ph_rtl_0_bypass[13] ; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|ph_rtl_0 ;
; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|ph_rtl_0_bypass[14] ; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|ph_rtl_0 ;
; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|ph_rtl_0_bypass[15] ; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|ph_rtl_0 ;
; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|ph_rtl_0_bypass[16] ; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|ph_rtl_0 ;
+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------+
; 3:1                ; 62 bits   ; 124 LEs       ; 62 LEs               ; 62 LEs                 ; Yes        ; |opencoreNMR|pulseProgrammer:U5|lineLatch:U4|Q[19]                                               ;
; 3:1                ; 57 bits   ; 114 LEs       ; 57 LEs               ; 57 LEs                 ; Yes        ; |opencoreNMR|pulseProgrammer:U6|lineLatch:U4|Q[19]                                               ;
; 3:1                ; 57 bits   ; 114 LEs       ; 57 LEs               ; 57 LEs                 ; Yes        ; |opencoreNMR|pulseProgrammer:U7|lineLatch:U4|Q[53]                                               ;
; 3:1                ; 64 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |opencoreNMR|receiver:U11|signalAccumulator:U2|QsigCReg[25]                                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |opencoreNMR|interface:U3|hexToA:U3|QReg[1]                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |opencoreNMR|sigReg2[7]                                                                          ;
; 3:1                ; 40 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; Yes        ; |opencoreNMR|pulseProgrammer:U5|timer:U2|COUNT_TMP[18]                                           ;
; 3:1                ; 40 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; Yes        ; |opencoreNMR|pulseProgrammer:U6|timer:U2|COUNT_TMP[22]                                           ;
; 3:1                ; 40 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; Yes        ; |opencoreNMR|pulseProgrammer:U7|timer:U2|COUNT_TMP[16]                                           ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |opencoreNMR|interface:U3|aToHex:U4|QReg[0]                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |opencoreNMR|interface:U3|aToHex:U7|QReg[0]                                                      ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |opencoreNMR|pulseProgrammer:U5|lp0AddressReg[3]                                                 ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |opencoreNMR|pulseProgrammer:U5|lp1AddressReg[0]                                                 ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |opencoreNMR|pulseProgrammer:U5|lp2AddressReg[2]                                                 ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |opencoreNMR|pulseProgrammer:U5|asbAddressReg[6]                                                 ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |opencoreNMR|pulseProgrammer:U6|lp0AddressReg[3]                                                 ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |opencoreNMR|pulseProgrammer:U6|lp1AddressReg[4]                                                 ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |opencoreNMR|pulseProgrammer:U6|lp2AddressReg[0]                                                 ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |opencoreNMR|pulseProgrammer:U6|asbAddressReg[2]                                                 ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |opencoreNMR|pulseProgrammer:U7|lp0AddressReg[4]                                                 ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |opencoreNMR|pulseProgrammer:U7|lp1AddressReg[9]                                                 ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |opencoreNMR|pulseProgrammer:U7|lp2AddressReg[0]                                                 ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |opencoreNMR|pulseProgrammer:U7|asbAddressReg[7]                                                 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|maxCountReg[2]      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|maxCountReg[2]      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|maxCountReg[4]      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|maxCountReg[6]      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|maxCountReg[1]      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|maxCountReg[5]      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|maxCountReg[4]      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|maxCountReg[3]      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|maxCountReg[3]      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|maxCountReg[2]     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|maxCountReg[2]     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|maxCountReg[1]     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|maxCountReg[3]     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|maxCountReg[6]     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|maxCountReg[4]     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|maxCountReg[5]      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|maxCountReg[6]      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|maxCountReg[3]      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|maxCountReg[7]      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|maxCountReg[2]      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|maxCountReg[6]      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|maxCountReg[1]      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|maxCountReg[6]      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|maxCountReg[6]      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|maxCountReg[6]     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|maxCountReg[6]     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|maxCountReg[7]     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|maxCountReg[1]     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|maxCountReg[5]     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|maxCountReg[6]     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|maxCountReg[3]     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|maxCountReg[4]     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|maxCountReg[2]     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|maxCountReg[7]     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|maxCountReg[1]     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|maxCountReg[4]     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|maxCountReg[1]     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|maxCountReg[2]     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|maxCountReg[1]     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|maxCountReg[6]    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|maxCountReg[3]    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|maxCountReg[1]    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|maxCountReg[1]    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|maxCountReg[7]    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|maxCountReg[7]    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|maxCountReg[2]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |opencoreNMR|interface:U3|Tx:U1|D8Reg[5]                                                         ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |opencoreNMR|interface:U3|Tx:U1|TxBaudGen:U1|baudCnt[3]                                          ;
; 8:1                ; 112 bits  ; 560 LEs       ; 224 LEs              ; 336 LEs                ; Yes        ; |opencoreNMR|interface:U3|BD[16][1]                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |opencoreNMR|sigReg2[3]                                                                          ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |opencoreNMR|phaseController:U8|phMem2Reg[7]                                                     ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |opencoreNMR|phaseController:U9|phMem2Reg[4]                                                     ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |opencoreNMR|phaseController:U10|phMem2Reg[6]                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|stateReg[1]         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|stateReg[1]         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|stateReg[0]         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|stateReg[1]         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|stateReg[1]         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|stateReg[1]         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|stateReg[1]         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|stateReg[1]         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|stateReg[1]         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|stateReg[0]        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|stateReg[0]        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|stateReg[0]        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|stateReg[0]        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|stateReg[0]        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|stateReg[0]        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|stateReg[0]         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|stateReg[1]         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|stateReg[0]         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|stateReg[0]         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|stateReg[0]         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|stateReg[0]         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|stateReg[1]         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|stateReg[0]         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|stateReg[0]         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|stateReg[1]        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|stateReg[0]        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|stateReg[0]        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|stateReg[0]        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|stateReg[0]        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|stateReg[1]        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|stateReg[0]        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|stateReg[0]        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|stateReg[1]        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|stateReg[1]        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|stateReg[0]        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|stateReg[1]        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|stateReg[1]        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|stateReg[0]        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|stateReg[1]        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|stateReg[1]       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|stateReg[0]       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|stateReg[0]       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|stateReg[0]       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|stateReg[1]       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|stateReg[1]       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|stateReg[1]     ;
; 8:1                ; 2 bits    ; 10 LEs        ; 2 LEs                ; 8 LEs                  ; Yes        ; |opencoreNMR|receiver:U11|sigSLatchReg                                                           ;
; 8:1                ; 14 bits   ; 70 LEs        ; 14 LEs               ; 56 LEs                 ; Yes        ; |opencoreNMR|receiver:U11|sigSReg[13]                                                            ;
; 8:1                ; 14 bits   ; 70 LEs        ; 14 LEs               ; 56 LEs                 ; Yes        ; |opencoreNMR|receiver:U11|sigCReg[2]                                                             ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |opencoreNMR|receiver:U11|signalAccumulator:U2|cReg[14]                                          ;
; 5:1                ; 12 bits   ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |opencoreNMR|interface:U3|Rx:U2|RxBaudGen:U1|cntReg[8]                                           ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |opencoreNMR|phaseController:U8|phMemReg[5]                                                      ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |opencoreNMR|phaseController:U9|phMemReg[5]                                                      ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |opencoreNMR|phaseController:U10|phMemReg[4]                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |opencoreNMR|sigReg2[1]                                                                          ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |opencoreNMR|interface:U3|Rx:U2|RxBaudGen:U1|kReg[1]                                             ;
; 18:1               ; 2 bits    ; 24 LEs        ; 2 LEs                ; 22 LEs                 ; Yes        ; |opencoreNMR|pulseProgrammer:U5|trigCReg[3]                                                      ;
; 18:1               ; 4 bits    ; 48 LEs        ; 4 LEs                ; 44 LEs                 ; Yes        ; |opencoreNMR|pulseProgrammer:U5|trigCReg[4]                                                      ;
; 18:1               ; 2 bits    ; 24 LEs        ; 2 LEs                ; 22 LEs                 ; Yes        ; |opencoreNMR|pulseProgrammer:U6|trigCReg[4]                                                      ;
; 18:1               ; 4 bits    ; 48 LEs        ; 4 LEs                ; 44 LEs                 ; Yes        ; |opencoreNMR|pulseProgrammer:U6|trigCReg[5]                                                      ;
; 18:1               ; 2 bits    ; 24 LEs        ; 2 LEs                ; 22 LEs                 ; Yes        ; |opencoreNMR|pulseProgrammer:U7|trigCReg[5]                                                      ;
; 18:1               ; 4 bits    ; 48 LEs        ; 4 LEs                ; 44 LEs                 ; Yes        ; |opencoreNMR|pulseProgrammer:U7|trigCReg[4]                                                      ;
; 8:1                ; 4 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; Yes        ; |opencoreNMR|pulseProgrammer:U5|countReg[0]                                                      ;
; 8:1                ; 4 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; Yes        ; |opencoreNMR|pulseProgrammer:U6|countReg[0]                                                      ;
; 8:1                ; 4 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; Yes        ; |opencoreNMR|pulseProgrammer:U7|countReg[0]                                                      ;
; 33:1               ; 6 bits    ; 132 LEs       ; 6 LEs                ; 126 LEs                ; Yes        ; |opencoreNMR|receiver:U11|kReg[0]                                                                ;
; 65:1               ; 8 bits    ; 344 LEs       ; 8 LEs                ; 336 LEs                ; Yes        ; |opencoreNMR|interface:U3|Tx:U1|delayCNT[6]                                                      ;
; 65:1               ; 8 bits    ; 344 LEs       ; 40 LEs               ; 304 LEs                ; Yes        ; |opencoreNMR|receiver:U11|doReg[6]                                                               ;
; 34:1               ; 32 bits   ; 704 LEs       ; 32 LEs               ; 672 LEs                ; Yes        ; |opencoreNMR|receiver:U11|signalAccumulator:U2|caReg[25]                                         ;
; 34:1               ; 14 bits   ; 308 LEs       ; 14 LEs               ; 294 LEs                ; Yes        ; |opencoreNMR|receiver:U11|signalAccumulator:U2|addressReg[11]                                    ;
; 256:1              ; 10 bits   ; 1700 LEs      ; 10 LEs               ; 1690 LEs               ; Yes        ; |opencoreNMR|interface:U3|k3Reg[1]                                                               ;
; 256:1              ; 10 bits   ; 1700 LEs      ; 10 LEs               ; 1690 LEs               ; Yes        ; |opencoreNMR|interface:U3|k4Reg[9]                                                               ;
; 256:1              ; 10 bits   ; 1700 LEs      ; 10 LEs               ; 1690 LEs               ; Yes        ; |opencoreNMR|interface:U3|mReg[2]                                                                ;
; 256:1              ; 20 bits   ; 3400 LEs      ; 20 LEs               ; 3380 LEs               ; Yes        ; |opencoreNMR|interface:U3|coAddressReg[8]                                                        ;
; 256:1              ; 10 bits   ; 1700 LEs      ; 10 LEs               ; 1690 LEs               ; Yes        ; |opencoreNMR|interface:U3|k2Reg[9]                                                               ;
; 35:1               ; 14 bits   ; 322 LEs       ; 14 LEs               ; 308 LEs                ; Yes        ; |opencoreNMR|receiver:U11|add2Reg[12]                                                            ;
; 35:1               ; 16 bits   ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |opencoreNMR|receiver:U11|signalAccumulator:U2|cbReg[15]                                         ;
; 257:1              ; 10 bits   ; 1710 LEs      ; 10 LEs               ; 1700 LEs               ; Yes        ; |opencoreNMR|interface:U3|k1Reg[0]                                                               ;
; 257:1              ; 14 bits   ; 2394 LEs      ; 14 LEs               ; 2380 LEs               ; Yes        ; |opencoreNMR|interface:U3|wPlus4Reg[1]                                                           ;
; 257:1              ; 6 bits    ; 1026 LEs      ; 0 LEs                ; 1026 LEs               ; Yes        ; |opencoreNMR|pulseProgrammer:U5|trigWReg[2]                                                      ;
; 257:1              ; 6 bits    ; 1026 LEs      ; 0 LEs                ; 1026 LEs               ; Yes        ; |opencoreNMR|pulseProgrammer:U6|trigWReg[0]                                                      ;
; 257:1              ; 6 bits    ; 1026 LEs      ; 0 LEs                ; 1026 LEs               ; Yes        ; |opencoreNMR|pulseProgrammer:U7|trigWReg[5]                                                      ;
; 257:1              ; 11 bits   ; 1881 LEs      ; 11 LEs               ; 1870 LEs               ; Yes        ; |opencoreNMR|interface:U3|addressReg[4]                                                          ;
; 258:1              ; 2 bits    ; 344 LEs       ; 10 LEs               ; 334 LEs                ; Yes        ; |opencoreNMR|interface:U3|TxD8Reg[4]                                                             ;
; 260:1              ; 10 bits   ; 1730 LEs      ; 20 LEs               ; 1710 LEs               ; Yes        ; |opencoreNMR|interface:U3|bufLength[2]                                                           ;
; 260:1              ; 16 bits   ; 2768 LEs      ; 16 LEs               ; 2752 LEs               ; Yes        ; |opencoreNMR|interface:U3|argReg[15]                                                             ;
; 260:1              ; 4 bits    ; 692 LEs       ; 20 LEs               ; 672 LEs                ; Yes        ; |opencoreNMR|interface:U3|TxD8Reg[1]                                                             ;
; 261:1              ; 32 bits   ; 5568 LEs      ; 32 LEs               ; 5536 LEs               ; Yes        ; |opencoreNMR|interface:U3|arrayCountReg[24]                                                      ;
; 274:1              ; 40 bits   ; 7280 LEs      ; 80 LEs               ; 7200 LEs               ; Yes        ; |opencoreNMR|pulseProgrammer:U5|lp1CountReg[31]                                                  ;
; 274:1              ; 40 bits   ; 7280 LEs      ; 80 LEs               ; 7200 LEs               ; Yes        ; |opencoreNMR|pulseProgrammer:U5|lp2CountReg[38]                                                  ;
; 274:1              ; 40 bits   ; 7280 LEs      ; 80 LEs               ; 7200 LEs               ; Yes        ; |opencoreNMR|pulseProgrammer:U6|lp1CountReg[22]                                                  ;
; 274:1              ; 40 bits   ; 7280 LEs      ; 80 LEs               ; 7200 LEs               ; Yes        ; |opencoreNMR|pulseProgrammer:U6|lp2CountReg[34]                                                  ;
; 274:1              ; 40 bits   ; 7280 LEs      ; 80 LEs               ; 7200 LEs               ; Yes        ; |opencoreNMR|pulseProgrammer:U7|lp1CountReg[0]                                                   ;
; 274:1              ; 40 bits   ; 7280 LEs      ; 80 LEs               ; 7200 LEs               ; Yes        ; |opencoreNMR|pulseProgrammer:U7|lp2CountReg[11]                                                  ;
; 275:1              ; 32 bits   ; 5856 LEs      ; 64 LEs               ; 5792 LEs               ; Yes        ; |opencoreNMR|pulseProgrammer:U5|dummyCountReg[3]                                                 ;
; 275:1              ; 32 bits   ; 5856 LEs      ; 64 LEs               ; 5792 LEs               ; Yes        ; |opencoreNMR|pulseProgrammer:U6|dummyCountReg[13]                                                ;
; 275:1              ; 32 bits   ; 5856 LEs      ; 64 LEs               ; 5792 LEs               ; Yes        ; |opencoreNMR|pulseProgrammer:U7|dummyCountReg[0]                                                 ;
; 276:1              ; 40 bits   ; 7360 LEs      ; 80 LEs               ; 7280 LEs               ; Yes        ; |opencoreNMR|pulseProgrammer:U5|lp0CountReg[38]                                                  ;
; 276:1              ; 40 bits   ; 7360 LEs      ; 80 LEs               ; 7280 LEs               ; Yes        ; |opencoreNMR|pulseProgrammer:U6|lp0CountReg[23]                                                  ;
; 276:1              ; 40 bits   ; 7360 LEs      ; 80 LEs               ; 7280 LEs               ; Yes        ; |opencoreNMR|pulseProgrammer:U7|lp0CountReg[36]                                                  ;
; 266:1              ; 4 bits    ; 708 LEs       ; 28 LEs               ; 680 LEs                ; Yes        ; |opencoreNMR|interface:U3|datBuf32Reg[30]                                                        ;
; 266:1              ; 4 bits    ; 708 LEs       ; 28 LEs               ; 680 LEs                ; Yes        ; |opencoreNMR|interface:U3|datBuf32Reg[26]                                                        ;
; 266:1              ; 4 bits    ; 708 LEs       ; 28 LEs               ; 680 LEs                ; Yes        ; |opencoreNMR|interface:U3|datBuf32Reg[23]                                                        ;
; 266:1              ; 4 bits    ; 708 LEs       ; 28 LEs               ; 680 LEs                ; Yes        ; |opencoreNMR|interface:U3|datBuf32Reg[16]                                                        ;
; 266:1              ; 4 bits    ; 708 LEs       ; 28 LEs               ; 680 LEs                ; Yes        ; |opencoreNMR|interface:U3|datBuf32Reg[12]                                                        ;
; 266:1              ; 4 bits    ; 708 LEs       ; 28 LEs               ; 680 LEs                ; Yes        ; |opencoreNMR|interface:U3|datBuf32Reg[11]                                                        ;
; 266:1              ; 4 bits    ; 708 LEs       ; 28 LEs               ; 680 LEs                ; Yes        ; |opencoreNMR|interface:U3|datBuf32Reg[4]                                                         ;
; 266:1              ; 4 bits    ; 708 LEs       ; 28 LEs               ; 680 LEs                ; Yes        ; |opencoreNMR|interface:U3|datBuf32Reg[0]                                                         ;
; 1281:1             ; 8 bits    ; 6832 LEs      ; 5456 LEs             ; 1376 LEs               ; Yes        ; |opencoreNMR|interface:U3|AH2DReg[3]                                                             ;
; 1281:1             ; 8 bits    ; 6832 LEs      ; 5456 LEs             ; 1376 LEs               ; Yes        ; |opencoreNMR|interface:U3|AH3DReg[6]                                                             ;
; 32:1               ; 10 bits   ; 210 LEs       ; 200 LEs              ; 10 LEs                 ; Yes        ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|pMux:U0|QReg[0]                         ;
; 32:1               ; 10 bits   ; 210 LEs       ; 200 LEs              ; 10 LEs                 ; Yes        ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|pMux:U0|QReg[5]                         ;
; 32:1               ; 10 bits   ; 210 LEs       ; 200 LEs              ; 10 LEs                 ; Yes        ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|pMux:U0|QReg[8]                        ;
; 279:1              ; 11 bits   ; 2046 LEs      ; 66 LEs               ; 1980 LEs               ; Yes        ; |opencoreNMR|pulseProgrammer:U5|runAddressReg[0]                                                 ;
; 279:1              ; 11 bits   ; 2046 LEs      ; 66 LEs               ; 1980 LEs               ; Yes        ; |opencoreNMR|pulseProgrammer:U6|runAddressReg[1]                                                 ;
; 279:1              ; 11 bits   ; 2046 LEs      ; 66 LEs               ; 1980 LEs               ; Yes        ; |opencoreNMR|pulseProgrammer:U7|runAddressReg[7]                                                 ;
; 2304:1             ; 8 bits    ; 12288 LEs     ; 5456 LEs             ; 6832 LEs               ; Yes        ; |opencoreNMR|interface:U3|AH1DReg[2]                                                             ;
; 317:1              ; 3 bits    ; 633 LEs       ; 90 LEs               ; 543 LEs                ; Yes        ; |opencoreNMR|interface:U3|HADReg[0]                                                              ;
; 784:1              ; 2 bits    ; 1044 LEs      ; 40 LEs               ; 1004 LEs               ; Yes        ; |opencoreNMR|interface:U3|msg[1]                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |opencoreNMR|receiver:U11|usbArbiter:U7|USB_DATA_REG[1]                                          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |opencoreNMR|receiver:U11|usbArbiter:U7|WR                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|maxCountReg         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|maxCountReg         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|maxCountReg        ;
; 4:1                ; 64 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |opencoreNMR|receiver:U11|signalAccumulator:U2|Mux27                                             ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|currentCountReg     ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|currentCountReg     ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|currentCountReg     ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|currentCountReg     ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|currentCountReg     ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|currentCountReg     ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|currentCountReg     ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|currentCountReg     ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|currentCountReg     ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|currentCountReg    ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|currentCountReg    ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|currentCountReg    ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|currentCountReg    ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|currentCountReg    ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|currentCountReg    ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|currentCountReg     ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|currentCountReg     ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|currentCountReg     ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|currentCountReg     ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|currentCountReg     ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|currentCountReg     ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|currentCountReg     ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|currentCountReg     ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|currentCountReg     ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|currentCountReg    ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|currentCountReg    ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|currentCountReg    ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|currentCountReg    ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|currentCountReg    ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|currentCountReg    ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|currentCountReg    ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|currentCountReg    ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|currentCountReg    ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|currentCountReg    ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|currentCountReg    ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|currentCountReg    ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|currentCountReg    ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|currentCountReg    ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|currentCountReg    ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|currentCountReg   ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|currentCountReg   ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|currentCountReg   ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|currentCountReg   ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|currentCountReg   ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|currentCountReg   ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|currentCountReg ;
; 1024:1             ; 8 bits    ; 5456 LEs      ; 5456 LEs             ; 0 LEs                  ; No         ; |opencoreNMR|interface:U3|Mux6                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_sg81:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|altsyncram:ph_rtl_0|altsyncram_lec1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_8h81:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_8h81:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|altsyncram:ph_rtl_0|altsyncram_nbc1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |opencoreNMR ;
+-----------------+-------+---------------------------------------------------+
; Parameter Name  ; Value ; Type                                              ;
+-----------------+-------+---------------------------------------------------+
; bitLength       ; 112   ; Signed Integer                                    ;
; lineLength      ; 64    ; Signed Integer                                    ;
; ppgAddressBits  ; 11    ; Signed Integer                                    ;
; ppgAddressLines ; 2048  ; Signed Integer                                    ;
+-----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:U1|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------+
; Parameter Name                ; Value                 ; Type                ;
+-------------------------------+-----------------------+---------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped             ;
; PLL_TYPE                      ; AUTO                  ; Untyped             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped             ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped             ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped             ;
; SCAN_CHAIN                    ; LONG                  ; Untyped             ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped             ;
; INCLK0_INPUT_FREQUENCY        ; 100000                ; Signed Integer      ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped             ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped             ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped             ;
; LOCK_HIGH                     ; 1                     ; Untyped             ;
; LOCK_LOW                      ; 1                     ; Untyped             ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped             ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped             ;
; SKIP_VCO                      ; OFF                   ; Untyped             ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped             ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped             ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped             ;
; BANDWIDTH                     ; 0                     ; Untyped             ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped             ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped             ;
; DOWN_SPREAD                   ; 0                     ; Untyped             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped             ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped             ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped             ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped             ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped             ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped             ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped             ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped             ;
; CLK2_MULTIPLY_BY              ; 16                    ; Signed Integer      ;
; CLK1_MULTIPLY_BY              ; 8                     ; Signed Integer      ;
; CLK0_MULTIPLY_BY              ; 2                     ; Signed Integer      ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped             ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped             ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped             ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped             ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped             ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped             ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped             ;
; CLK2_DIVIDE_BY                ; 1                     ; Signed Integer      ;
; CLK1_DIVIDE_BY                ; 1                     ; Signed Integer      ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer      ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped             ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped             ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped             ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped             ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped             ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped             ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer      ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer      ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped             ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped             ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped             ;
; DPA_DIVIDER                   ; 0                     ; Untyped             ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped             ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped             ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped             ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped             ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped             ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped             ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped             ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped             ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped             ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped             ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped             ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped             ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped             ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped             ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped             ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped             ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped             ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped             ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped             ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped             ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped             ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped             ;
; VCO_MIN                       ; 0                     ; Untyped             ;
; VCO_MAX                       ; 0                     ; Untyped             ;
; VCO_CENTER                    ; 0                     ; Untyped             ;
; PFD_MIN                       ; 0                     ; Untyped             ;
; PFD_MAX                       ; 0                     ; Untyped             ;
; M_INITIAL                     ; 0                     ; Untyped             ;
; M                             ; 0                     ; Untyped             ;
; N                             ; 1                     ; Untyped             ;
; M2                            ; 1                     ; Untyped             ;
; N2                            ; 1                     ; Untyped             ;
; SS                            ; 1                     ; Untyped             ;
; C0_HIGH                       ; 0                     ; Untyped             ;
; C1_HIGH                       ; 0                     ; Untyped             ;
; C2_HIGH                       ; 0                     ; Untyped             ;
; C3_HIGH                       ; 0                     ; Untyped             ;
; C4_HIGH                       ; 0                     ; Untyped             ;
; C5_HIGH                       ; 0                     ; Untyped             ;
; C6_HIGH                       ; 0                     ; Untyped             ;
; C7_HIGH                       ; 0                     ; Untyped             ;
; C8_HIGH                       ; 0                     ; Untyped             ;
; C9_HIGH                       ; 0                     ; Untyped             ;
; C0_LOW                        ; 0                     ; Untyped             ;
; C1_LOW                        ; 0                     ; Untyped             ;
; C2_LOW                        ; 0                     ; Untyped             ;
; C3_LOW                        ; 0                     ; Untyped             ;
; C4_LOW                        ; 0                     ; Untyped             ;
; C5_LOW                        ; 0                     ; Untyped             ;
; C6_LOW                        ; 0                     ; Untyped             ;
; C7_LOW                        ; 0                     ; Untyped             ;
; C8_LOW                        ; 0                     ; Untyped             ;
; C9_LOW                        ; 0                     ; Untyped             ;
; C0_INITIAL                    ; 0                     ; Untyped             ;
; C1_INITIAL                    ; 0                     ; Untyped             ;
; C2_INITIAL                    ; 0                     ; Untyped             ;
; C3_INITIAL                    ; 0                     ; Untyped             ;
; C4_INITIAL                    ; 0                     ; Untyped             ;
; C5_INITIAL                    ; 0                     ; Untyped             ;
; C6_INITIAL                    ; 0                     ; Untyped             ;
; C7_INITIAL                    ; 0                     ; Untyped             ;
; C8_INITIAL                    ; 0                     ; Untyped             ;
; C9_INITIAL                    ; 0                     ; Untyped             ;
; C0_MODE                       ; BYPASS                ; Untyped             ;
; C1_MODE                       ; BYPASS                ; Untyped             ;
; C2_MODE                       ; BYPASS                ; Untyped             ;
; C3_MODE                       ; BYPASS                ; Untyped             ;
; C4_MODE                       ; BYPASS                ; Untyped             ;
; C5_MODE                       ; BYPASS                ; Untyped             ;
; C6_MODE                       ; BYPASS                ; Untyped             ;
; C7_MODE                       ; BYPASS                ; Untyped             ;
; C8_MODE                       ; BYPASS                ; Untyped             ;
; C9_MODE                       ; BYPASS                ; Untyped             ;
; C0_PH                         ; 0                     ; Untyped             ;
; C1_PH                         ; 0                     ; Untyped             ;
; C2_PH                         ; 0                     ; Untyped             ;
; C3_PH                         ; 0                     ; Untyped             ;
; C4_PH                         ; 0                     ; Untyped             ;
; C5_PH                         ; 0                     ; Untyped             ;
; C6_PH                         ; 0                     ; Untyped             ;
; C7_PH                         ; 0                     ; Untyped             ;
; C8_PH                         ; 0                     ; Untyped             ;
; C9_PH                         ; 0                     ; Untyped             ;
; L0_HIGH                       ; 1                     ; Untyped             ;
; L1_HIGH                       ; 1                     ; Untyped             ;
; G0_HIGH                       ; 1                     ; Untyped             ;
; G1_HIGH                       ; 1                     ; Untyped             ;
; G2_HIGH                       ; 1                     ; Untyped             ;
; G3_HIGH                       ; 1                     ; Untyped             ;
; E0_HIGH                       ; 1                     ; Untyped             ;
; E1_HIGH                       ; 1                     ; Untyped             ;
; E2_HIGH                       ; 1                     ; Untyped             ;
; E3_HIGH                       ; 1                     ; Untyped             ;
; L0_LOW                        ; 1                     ; Untyped             ;
; L1_LOW                        ; 1                     ; Untyped             ;
; G0_LOW                        ; 1                     ; Untyped             ;
; G1_LOW                        ; 1                     ; Untyped             ;
; G2_LOW                        ; 1                     ; Untyped             ;
; G3_LOW                        ; 1                     ; Untyped             ;
; E0_LOW                        ; 1                     ; Untyped             ;
; E1_LOW                        ; 1                     ; Untyped             ;
; E2_LOW                        ; 1                     ; Untyped             ;
; E3_LOW                        ; 1                     ; Untyped             ;
; L0_INITIAL                    ; 1                     ; Untyped             ;
; L1_INITIAL                    ; 1                     ; Untyped             ;
; G0_INITIAL                    ; 1                     ; Untyped             ;
; G1_INITIAL                    ; 1                     ; Untyped             ;
; G2_INITIAL                    ; 1                     ; Untyped             ;
; G3_INITIAL                    ; 1                     ; Untyped             ;
; E0_INITIAL                    ; 1                     ; Untyped             ;
; E1_INITIAL                    ; 1                     ; Untyped             ;
; E2_INITIAL                    ; 1                     ; Untyped             ;
; E3_INITIAL                    ; 1                     ; Untyped             ;
; L0_MODE                       ; BYPASS                ; Untyped             ;
; L1_MODE                       ; BYPASS                ; Untyped             ;
; G0_MODE                       ; BYPASS                ; Untyped             ;
; G1_MODE                       ; BYPASS                ; Untyped             ;
; G2_MODE                       ; BYPASS                ; Untyped             ;
; G3_MODE                       ; BYPASS                ; Untyped             ;
; E0_MODE                       ; BYPASS                ; Untyped             ;
; E1_MODE                       ; BYPASS                ; Untyped             ;
; E2_MODE                       ; BYPASS                ; Untyped             ;
; E3_MODE                       ; BYPASS                ; Untyped             ;
; L0_PH                         ; 0                     ; Untyped             ;
; L1_PH                         ; 0                     ; Untyped             ;
; G0_PH                         ; 0                     ; Untyped             ;
; G1_PH                         ; 0                     ; Untyped             ;
; G2_PH                         ; 0                     ; Untyped             ;
; G3_PH                         ; 0                     ; Untyped             ;
; E0_PH                         ; 0                     ; Untyped             ;
; E1_PH                         ; 0                     ; Untyped             ;
; E2_PH                         ; 0                     ; Untyped             ;
; E3_PH                         ; 0                     ; Untyped             ;
; M_PH                          ; 0                     ; Untyped             ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped             ;
; CLK0_COUNTER                  ; G0                    ; Untyped             ;
; CLK1_COUNTER                  ; G0                    ; Untyped             ;
; CLK2_COUNTER                  ; G0                    ; Untyped             ;
; CLK3_COUNTER                  ; G0                    ; Untyped             ;
; CLK4_COUNTER                  ; G0                    ; Untyped             ;
; CLK5_COUNTER                  ; G0                    ; Untyped             ;
; CLK6_COUNTER                  ; E0                    ; Untyped             ;
; CLK7_COUNTER                  ; E1                    ; Untyped             ;
; CLK8_COUNTER                  ; E2                    ; Untyped             ;
; CLK9_COUNTER                  ; E3                    ; Untyped             ;
; L0_TIME_DELAY                 ; 0                     ; Untyped             ;
; L1_TIME_DELAY                 ; 0                     ; Untyped             ;
; G0_TIME_DELAY                 ; 0                     ; Untyped             ;
; G1_TIME_DELAY                 ; 0                     ; Untyped             ;
; G2_TIME_DELAY                 ; 0                     ; Untyped             ;
; G3_TIME_DELAY                 ; 0                     ; Untyped             ;
; E0_TIME_DELAY                 ; 0                     ; Untyped             ;
; E1_TIME_DELAY                 ; 0                     ; Untyped             ;
; E2_TIME_DELAY                 ; 0                     ; Untyped             ;
; E3_TIME_DELAY                 ; 0                     ; Untyped             ;
; M_TIME_DELAY                  ; 0                     ; Untyped             ;
; N_TIME_DELAY                  ; 0                     ; Untyped             ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped             ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped             ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped             ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped             ;
; ENABLE0_COUNTER               ; L0                    ; Untyped             ;
; ENABLE1_COUNTER               ; L0                    ; Untyped             ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped             ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped             ;
; LOOP_FILTER_C                 ; 5                     ; Untyped             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped             ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped             ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped             ;
; VCO_POST_SCALE                ; 0                     ; Untyped             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III           ; Untyped             ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped             ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped             ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped             ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK0                     ; PORT_USED             ; Untyped             ;
; PORT_CLK1                     ; PORT_USED             ; Untyped             ;
; PORT_CLK2                     ; PORT_USED             ; Untyped             ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped             ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped             ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped             ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped             ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped             ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped             ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped             ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped             ;
; M_TEST_SOURCE                 ; 5                     ; Untyped             ;
; C0_TEST_SOURCE                ; 5                     ; Untyped             ;
; C1_TEST_SOURCE                ; 5                     ; Untyped             ;
; C2_TEST_SOURCE                ; 5                     ; Untyped             ;
; C3_TEST_SOURCE                ; 5                     ; Untyped             ;
; C4_TEST_SOURCE                ; 5                     ; Untyped             ;
; C5_TEST_SOURCE                ; 5                     ; Untyped             ;
; C6_TEST_SOURCE                ; 5                     ; Untyped             ;
; C7_TEST_SOURCE                ; 5                     ; Untyped             ;
; C8_TEST_SOURCE                ; 5                     ; Untyped             ;
; C9_TEST_SOURCE                ; 5                     ; Untyped             ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped             ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped             ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped             ;
; DEVICE_FAMILY                 ; Cyclone III           ; Untyped             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped             ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE      ;
+-------------------------------+-----------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: interface:U3 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; bitlength      ; 112   ; Signed Integer                   ;
; ppgaddressbits ; 11    ; Signed Integer                   ;
; maxComLength   ; 1023  ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pulseProgrammer:U5 ;
+-----------------+-------+---------------------------------------+
; Parameter Name  ; Value ; Type                                  ;
+-----------------+-------+---------------------------------------+
; bitlength       ; 112   ; Signed Integer                        ;
; linelength      ; 64    ; Signed Integer                        ;
; ppgaddressbits  ; 11    ; Signed Integer                        ;
; ppgaddresslines ; 2048  ; Signed Integer                        ;
+-----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pulseProgrammer:U5|ram:U1 ;
+-----------------+-------+----------------------------------------------+
; Parameter Name  ; Value ; Type                                         ;
+-----------------+-------+----------------------------------------------+
; bitlength       ; 112   ; Signed Integer                               ;
; ppgaddressbits  ; 11    ; Signed Integer                               ;
; ppgaddresslines ; 2048  ; Signed Integer                               ;
+-----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pulseProgrammer:U5|lineLatch:U4 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; linelength     ; 64    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pulseProgrammer:U6 ;
+-----------------+-------+---------------------------------------+
; Parameter Name  ; Value ; Type                                  ;
+-----------------+-------+---------------------------------------+
; bitlength       ; 112   ; Signed Integer                        ;
; linelength      ; 64    ; Signed Integer                        ;
; ppgaddressbits  ; 11    ; Signed Integer                        ;
; ppgaddresslines ; 2048  ; Signed Integer                        ;
+-----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pulseProgrammer:U6|ram:U1 ;
+-----------------+-------+----------------------------------------------+
; Parameter Name  ; Value ; Type                                         ;
+-----------------+-------+----------------------------------------------+
; bitlength       ; 112   ; Signed Integer                               ;
; ppgaddressbits  ; 11    ; Signed Integer                               ;
; ppgaddresslines ; 2048  ; Signed Integer                               ;
+-----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pulseProgrammer:U6|lineLatch:U4 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; linelength     ; 64    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pulseProgrammer:U7 ;
+-----------------+-------+---------------------------------------+
; Parameter Name  ; Value ; Type                                  ;
+-----------------+-------+---------------------------------------+
; bitlength       ; 112   ; Signed Integer                        ;
; linelength      ; 64    ; Signed Integer                        ;
; ppgaddressbits  ; 11    ; Signed Integer                        ;
; ppgaddresslines ; 2048  ; Signed Integer                        ;
+-----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pulseProgrammer:U7|ram:U1 ;
+-----------------+-------+----------------------------------------------+
; Parameter Name  ; Value ; Type                                         ;
+-----------------+-------+----------------------------------------------+
; bitlength       ; 112   ; Signed Integer                               ;
; ppgaddressbits  ; 11    ; Signed Integer                               ;
; ppgaddresslines ; 2048  ; Signed Integer                               ;
+-----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pulseProgrammer:U7|lineLatch:U4 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; linelength     ; 64    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:U11 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; firLength      ; 51    ; Signed Integer                   ;
; maxALBits      ; 14    ; Signed Integer                   ;
; maxAL          ; 16384 ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:U11|signalAccumulator:U2 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; maxalbits      ; 14    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                   ;
; WIDTH_A                            ; 112                  ; Untyped                                   ;
; WIDTHAD_A                          ; 11                   ; Untyped                                   ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_sg81      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                   ;
; WIDTH_A                            ; 112                  ; Untyped                                   ;
; WIDTHAD_A                          ; 11                   ; Untyped                                   ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_sg81      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                   ;
; WIDTH_A                            ; 112                  ; Untyped                                   ;
; WIDTHAD_A                          ; 11                   ; Untyped                                   ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_sg81      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                  ;
; WIDTH_A                            ; 10                   ; Untyped                                                                  ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                  ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 10                   ; Untyped                                                                  ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                  ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_lec1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                  ;
; WIDTH_A                            ; 10                   ; Untyped                                                                  ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                  ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 10                   ; Untyped                                                                  ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                  ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_lec1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                  ;
; WIDTH_A                            ; 10                   ; Untyped                                                                  ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                  ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 10                   ; Untyped                                                                  ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                  ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_lec1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                  ;
; WIDTH_A                            ; 10                   ; Untyped                                                                  ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                  ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 10                   ; Untyped                                                                  ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                  ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_lec1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                  ;
; WIDTH_A                            ; 10                   ; Untyped                                                                  ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                  ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 10                   ; Untyped                                                                  ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                  ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_lec1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                  ;
; WIDTH_A                            ; 10                   ; Untyped                                                                  ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                  ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 10                   ; Untyped                                                                  ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                  ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_lec1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                  ;
; WIDTH_A                            ; 10                   ; Untyped                                                                  ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                  ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 10                   ; Untyped                                                                  ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                  ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_lec1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                  ;
; WIDTH_A                            ; 10                   ; Untyped                                                                  ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                  ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 10                   ; Untyped                                                                  ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                  ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_lec1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                  ;
; WIDTH_A                            ; 10                   ; Untyped                                                                  ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                  ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 10                   ; Untyped                                                                  ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                  ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_lec1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                   ;
; WIDTH_A                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_lec1      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                   ;
; WIDTH_A                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_lec1      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                   ;
; WIDTH_A                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_lec1      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                   ;
; WIDTH_A                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_lec1      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                   ;
; WIDTH_A                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_lec1      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                   ;
; WIDTH_A                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_lec1      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                  ;
; WIDTH_A                            ; 10                   ; Untyped                                                                  ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                  ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 10                   ; Untyped                                                                  ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                  ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_lec1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                  ;
; WIDTH_A                            ; 10                   ; Untyped                                                                  ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                  ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 10                   ; Untyped                                                                  ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                  ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_lec1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                  ;
; WIDTH_A                            ; 10                   ; Untyped                                                                  ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                  ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 10                   ; Untyped                                                                  ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                  ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_lec1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                  ;
; WIDTH_A                            ; 10                   ; Untyped                                                                  ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                  ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 10                   ; Untyped                                                                  ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                  ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_lec1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                  ;
; WIDTH_A                            ; 10                   ; Untyped                                                                  ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                  ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 10                   ; Untyped                                                                  ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                  ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_lec1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                  ;
; WIDTH_A                            ; 10                   ; Untyped                                                                  ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                  ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 10                   ; Untyped                                                                  ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                  ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_lec1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                  ;
; WIDTH_A                            ; 10                   ; Untyped                                                                  ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                  ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 10                   ; Untyped                                                                  ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                  ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_lec1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                  ;
; WIDTH_A                            ; 10                   ; Untyped                                                                  ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                  ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 10                   ; Untyped                                                                  ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                  ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_lec1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                  ;
; WIDTH_A                            ; 10                   ; Untyped                                                                  ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                  ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 10                   ; Untyped                                                                  ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                  ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_lec1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                   ;
; WIDTH_A                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_lec1      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                   ;
; WIDTH_A                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_lec1      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                   ;
; WIDTH_A                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_lec1      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                   ;
; WIDTH_A                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_lec1      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                   ;
; WIDTH_A                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_lec1      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                   ;
; WIDTH_A                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_lec1      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                   ;
; WIDTH_A                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_lec1      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                   ;
; WIDTH_A                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_lec1      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                   ;
; WIDTH_A                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_lec1      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                   ;
; WIDTH_A                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_lec1      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                   ;
; WIDTH_A                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_lec1      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                   ;
; WIDTH_A                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_lec1      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                   ;
; WIDTH_A                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_lec1      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                   ;
; WIDTH_A                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_lec1      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                   ;
; WIDTH_A                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_lec1      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                    ;
; WIDTH_A                            ; 10                   ; Untyped                                                                    ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                    ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 10                   ; Untyped                                                                    ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_lec1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                    ;
; WIDTH_A                            ; 10                   ; Untyped                                                                    ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                    ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 10                   ; Untyped                                                                    ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_lec1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                    ;
; WIDTH_A                            ; 10                   ; Untyped                                                                    ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                    ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 10                   ; Untyped                                                                    ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_lec1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                    ;
; WIDTH_A                            ; 10                   ; Untyped                                                                    ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                    ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 10                   ; Untyped                                                                    ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_lec1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                    ;
; WIDTH_A                            ; 10                   ; Untyped                                                                    ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                    ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 10                   ; Untyped                                                                    ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_lec1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                    ;
; WIDTH_A                            ; 10                   ; Untyped                                                                    ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                    ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 10                   ; Untyped                                                                    ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_lec1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|altsyncram:FID_real_rtl_0 ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                     ;
; WIDTH_A                            ; 32                   ; Untyped                     ;
; WIDTHAD_A                          ; 14                   ; Untyped                     ;
; NUMWORDS_A                         ; 16384                ; Untyped                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 1                    ; Untyped                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_8h81      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|altsyncram:FID_imag_rtl_0 ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                     ;
; WIDTH_A                            ; 32                   ; Untyped                     ;
; WIDTHAD_A                          ; 14                   ; Untyped                     ;
; NUMWORDS_A                         ; 16384                ; Untyped                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 1                    ; Untyped                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_8h81      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                         ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                      ;
; WIDTH_A                            ; 2                    ; Untyped                                                                      ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                      ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_B                            ; 2                    ; Untyped                                                                      ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                      ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                      ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_nbc1      ; Untyped                                                                      ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult101     ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult50      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult100     ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult49      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult99      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult48      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult98      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult47      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult97      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult46      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult96      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult45      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult95      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult44      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult94      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult43      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult93      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult42      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult92      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult41      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult91      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult40      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult90      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult39      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult89      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult38      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult88      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult37      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult87      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult36      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult86      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult35      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult85      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult34      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult84      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult33      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult83      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult32      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult82      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult31      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult81      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult30      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult80      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult29      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult79      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult28      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult78      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult27      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult77      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult26      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult76      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult25      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult75      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult24      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult74      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult23      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult73      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult22      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult72      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult21      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult71      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult20      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult70      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult19      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult69      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult18      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult68      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult17      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult67      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult16      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult66      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult15      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult65      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult14      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult64      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult13      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult63      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult12      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult62      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult11      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult61      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult10      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult60      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult9       ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult59      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult8       ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult58      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult7       ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult57      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult6       ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult56      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult5       ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult55      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult4       ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult54      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult3       ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult53      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult2       ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult52      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult1       ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult51      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|lpm_mult:Mult0       ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 24          ; Untyped             ;
; LPM_WIDTHR                                     ; 24          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                   ;
+-------------------------------+--------------------------------+
; Name                          ; Value                          ;
+-------------------------------+--------------------------------+
; Number of entity instances    ; 1                              ;
; Entity Instance               ; pll:U1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                         ;
;     -- PLL_TYPE               ; AUTO                           ;
;     -- PRIMARY_CLOCK          ; INCLK0                         ;
;     -- INCLK0_INPUT_FREQUENCY ; 100000                         ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                              ;
;     -- VCO_MULTIPLY_BY        ; 0                              ;
;     -- VCO_DIVIDE_BY          ; 0                              ;
+-------------------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                    ;
+-------------------------------------------+-----------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                   ;
+-------------------------------------------+-----------------------------------------------------------------------------------------+
; Number of entity instances                ; 51                                                                                      ;
; Entity Instance                           ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0                                    ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                             ;
;     -- WIDTH_A                            ; 112                                                                                     ;
;     -- NUMWORDS_A                         ; 2048                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0                                    ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                             ;
;     -- WIDTH_A                            ; 112                                                                                     ;
;     -- NUMWORDS_A                         ; 2048                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0                                    ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                             ;
;     -- WIDTH_A                            ; 112                                                                                     ;
;     -- NUMWORDS_A                         ; 2048                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|altsyncram:ph_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|altsyncram:ph_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|altsyncram:ph_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|altsyncram:ph_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|altsyncram:ph_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|altsyncram:ph_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|altsyncram:ph_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|altsyncram:ph_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|altsyncram:ph_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|altsyncram:ph_rtl_0    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|altsyncram:ph_rtl_0    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|altsyncram:ph_rtl_0    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|altsyncram:ph_rtl_0    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|altsyncram:ph_rtl_0    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|altsyncram:ph_rtl_0    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|altsyncram:ph_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|altsyncram:ph_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|altsyncram:ph_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|altsyncram:ph_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|altsyncram:ph_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|altsyncram:ph_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|altsyncram:ph_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|altsyncram:ph_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|altsyncram:ph_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|altsyncram:ph_rtl_0    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|altsyncram:ph_rtl_0    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|altsyncram:ph_rtl_0    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|altsyncram:ph_rtl_0    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|altsyncram:ph_rtl_0    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|altsyncram:ph_rtl_0    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|altsyncram:ph_rtl_0    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|altsyncram:ph_rtl_0    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|altsyncram:ph_rtl_0    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|altsyncram:ph_rtl_0    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|altsyncram:ph_rtl_0    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|altsyncram:ph_rtl_0    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|altsyncram:ph_rtl_0    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|altsyncram:ph_rtl_0    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|altsyncram:ph_rtl_0    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|altsyncram:ph_rtl_0   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|altsyncram:ph_rtl_0   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|altsyncram:ph_rtl_0   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|altsyncram:ph_rtl_0   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|altsyncram:ph_rtl_0   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|altsyncram:ph_rtl_0   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; receiver:U11|altsyncram:FID_real_rtl_0                                                  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                      ;
;     -- NUMWORDS_A                         ; 16384                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; receiver:U11|altsyncram:FID_imag_rtl_0                                                  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                      ;
;     -- NUMWORDS_A                         ; 16384                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|altsyncram:ph_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 2                                                                                       ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 2                                                                                       ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
+-------------------------------------------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                        ;
+---------------------------------------+-------------------------------+
; Name                                  ; Value                         ;
+---------------------------------------+-------------------------------+
; Number of entity instances            ; 102                           ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult101 ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult50  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult100 ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult49  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult99  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult48  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult98  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult47  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult97  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult46  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult96  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult45  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult95  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult44  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult94  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult43  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult93  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult42  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult92  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult41  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult91  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult40  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult90  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult39  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult89  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult38  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult88  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult37  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult87  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult36  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult86  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult35  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult85  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult34  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult84  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult33  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult83  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult32  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult82  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult31  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult81  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult30  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult80  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult29  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult79  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult28  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult78  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult27  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult77  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult26  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult76  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult25  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult75  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult24  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult74  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult23  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult73  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult22  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult72  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult21  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult71  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult20  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult70  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult19  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult69  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult18  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult68  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult17  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult67  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult16  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult66  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult15  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult65  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult14  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult64  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult13  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult63  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult12  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult62  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult11  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult61  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult10  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult60  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult9   ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult59  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult8   ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult58  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult7   ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult57  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult6   ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult56  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult5   ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult55  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult4   ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult54  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult3   ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult53  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult2   ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult52  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult1   ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult51  ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; receiver:U11|lpm_mult:Mult0   ;
;     -- LPM_WIDTHA                     ; 14                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 24                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
+---------------------------------------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "receiver:U11|usbArbiter:U7"                                                          ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; tg_do ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "receiver:U11"                                                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; acq_busy ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "phaseController:U10"                                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; acq_cs    ; Input  ; Info     ; Stuck at GND                                                                        ;
; acq_phase ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "phaseController:U9"                                                                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; acq_cs    ; Input  ; Info     ; Stuck at GND                                                                        ;
; acq_phase ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "phaseController:U8|phaseCycleMemoryArray:U1|pMux:U0" ;
+------+-------+----------+-------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                               ;
+------+-------+----------+-------------------------------------------------------+
; d0   ; Input ; Info     ; Stuck at GND                                          ;
+------+-------+----------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pulseProgrammer:U7"                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; trig0            ; Input  ; Info     ; Stuck at GND                                                                        ;
; trig3            ; Input  ; Info     ; Stuck at GND                                                                        ;
; line_out[63..59] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; line_out[56]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; line_out[44]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pulseProgrammer:U6"                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; trig0            ; Input  ; Info     ; Stuck at GND                                                                        ;
; trig2            ; Input  ; Info     ; Stuck at GND                                                                        ;
; line_out[63..59] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; line_out[56]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; line_out[44]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pulseProgrammer:U5"                                                                         ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; trig0        ; Input  ; Info     ; Stuck at GND                                                                        ;
; trig1        ; Input  ; Info     ; Stuck at GND                                                                        ;
; sync         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; line_out[61] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; line_out[44] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "interface:U3|FIFO:U8"                                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; ff   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "interface:U3"                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; do[31..14] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sr[31..4]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:09:25     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Feb 11 16:47:22 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off opencoreNMR -c opencoreNMR
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file /home/takezo/Dropbox/nmr-FPGA/build2009c-20160421/src/pll_cyclone3/pll.vhd
    Info (12022): Found design unit 1: pll-SYN
    Info (12023): Found entity 1: pll
Info (12021): Found 2 design units, including 1 entities, in source file /home/takezo/Dropbox/nmr-FPGA/build2009c-20160421/src/usbArbiter.vhd
    Info (12022): Found design unit 1: usbArbiter-RTL
    Info (12023): Found entity 1: usbArbiter
Info (12021): Found 2 design units, including 1 entities, in source file /home/takezo/Dropbox/nmr-FPGA/build2009c-20160421/src/signalAccumulator.vhd
    Info (12022): Found design unit 1: signalAccumulator-RTL
    Info (12023): Found entity 1: signalAccumulator
Info (12021): Found 2 design units, including 1 entities, in source file /home/takezo/Dropbox/nmr-FPGA/build2009c-20160421/src/receiver.vhd
    Info (12022): Found design unit 1: receiver-RTL
    Info (12023): Found entity 1: receiver
Info (12021): Found 2 design units, including 1 entities, in source file /home/takezo/Dropbox/nmr-FPGA/build2009c-20160421/src/QuadDDS20MHz.vhd
    Info (12022): Found design unit 1: QuadDDS20MHz-RTL
    Info (12023): Found entity 1: QuadDDS20MHz
Info (12021): Found 8 design units, including 4 entities, in source file /home/takezo/Dropbox/nmr-FPGA/build2009c-20160421/src/pulseProgrammer.vhd
    Info (12022): Found design unit 1: ram-RTL
    Info (12022): Found design unit 2: timer-RTL
    Info (12022): Found design unit 3: lineLatch-RTL
    Info (12022): Found design unit 4: pulseProgrammer-RTL
    Info (12023): Found entity 1: ram
    Info (12023): Found entity 2: timer
    Info (12023): Found entity 3: lineLatch
    Info (12023): Found entity 4: pulseProgrammer
Info (12021): Found 8 design units, including 4 entities, in source file /home/takezo/Dropbox/nmr-FPGA/build2009c-20160421/src/phaseCycle.vhd
    Info (12022): Found design unit 1: acqPhaseCycleMemory-RTL
    Info (12022): Found design unit 2: phaseCycleMemory-RTL
    Info (12022): Found design unit 3: pMux-RTL
    Info (12022): Found design unit 4: phaseCycleMemoryArray-RTL
    Info (12023): Found entity 1: acqPhaseCycleMemory
    Info (12023): Found entity 2: phaseCycleMemory
    Info (12023): Found entity 3: pMux
    Info (12023): Found entity 4: phaseCycleMemoryArray
Info (12021): Found 2 design units, including 1 entities, in source file /home/takezo/Dropbox/nmr-FPGA/build2009c-20160421/src/phaseController.vhd
    Info (12022): Found design unit 1: phaseController-RTL
    Info (12023): Found entity 1: phaseController
Info (12021): Found 2 design units, including 1 entities, in source file /home/takezo/Dropbox/nmr-FPGA/build2009c-20160421/src/opencoreNMR.vhd
    Info (12022): Found design unit 1: opencoreNMR-RTL
    Info (12023): Found entity 1: opencoreNMR
Info (12021): Found 16 design units, including 8 entities, in source file /home/takezo/Dropbox/nmr-FPGA/build2009c-20160421/src/interface.vhd
    Info (12022): Found design unit 1: TxBaudGen-RTL
    Info (12022): Found design unit 2: Tx-RTL
    Info (12022): Found design unit 3: FIFO-RTL
    Info (12022): Found design unit 4: RxBaudGen-RTL
    Info (12022): Found design unit 5: Rx-RTL
    Info (12022): Found design unit 6: hexToA-RTL
    Info (12022): Found design unit 7: aToHex-RTL
    Info (12022): Found design unit 8: interface-RTL
    Info (12023): Found entity 1: TxBaudGen
    Info (12023): Found entity 2: Tx
    Info (12023): Found entity 3: FIFO
    Info (12023): Found entity 4: RxBaudGen
    Info (12023): Found entity 5: Rx
    Info (12023): Found entity 6: hexToA
    Info (12023): Found entity 7: aToHex
    Info (12023): Found entity 8: interface
Info (12127): Elaborating entity "opencoreNMR" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at opencoreNMR.vhd(241): object "acqBusyReg" assigned a value but never read
Info (12128): Elaborating entity "pll" for hierarchy "pll:U1"
Info (12128): Elaborating entity "altpll" for hierarchy "pll:U1|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll:U1|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll:U1|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "8"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "16"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "100000"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:U1|altpll:altpll_component|pll_altpll:auto_generated"
Info (12128): Elaborating entity "interface" for hierarchy "interface:U3"
Info (12128): Elaborating entity "Tx" for hierarchy "interface:U3|Tx:U1"
Info (12128): Elaborating entity "TxBaudGen" for hierarchy "interface:U3|Tx:U1|TxBaudGen:U1"
Info (12128): Elaborating entity "Rx" for hierarchy "interface:U3|Rx:U2"
Info (12128): Elaborating entity "RxBaudGen" for hierarchy "interface:U3|Rx:U2|RxBaudGen:U1"
Info (12128): Elaborating entity "hexToA" for hierarchy "interface:U3|hexToA:U3"
Info (12128): Elaborating entity "aToHex" for hierarchy "interface:U3|aToHex:U4"
Info (12128): Elaborating entity "FIFO" for hierarchy "interface:U3|FIFO:U8"
Info (12128): Elaborating entity "pulseProgrammer" for hierarchy "pulseProgrammer:U5"
Info (12128): Elaborating entity "ram" for hierarchy "pulseProgrammer:U5|ram:U1"
Info (12128): Elaborating entity "timer" for hierarchy "pulseProgrammer:U5|timer:U2"
Info (12128): Elaborating entity "lineLatch" for hierarchy "pulseProgrammer:U5|lineLatch:U4"
Info (12128): Elaborating entity "phaseController" for hierarchy "phaseController:U8"
Info (12128): Elaborating entity "phaseCycleMemoryArray" for hierarchy "phaseController:U8|phaseCycleMemoryArray:U1"
Info (10041): Inferred latch for "selReg[1]" at phaseCycle.vhd(287)
Info (10041): Inferred latch for "selReg[2]" at phaseCycle.vhd(287)
Info (10041): Inferred latch for "selReg[3]" at phaseCycle.vhd(287)
Info (10041): Inferred latch for "selReg[4]" at phaseCycle.vhd(287)
Info (10041): Inferred latch for "selReg[5]" at phaseCycle.vhd(287)
Info (10041): Inferred latch for "selReg[6]" at phaseCycle.vhd(287)
Info (10041): Inferred latch for "selReg[7]" at phaseCycle.vhd(287)
Info (10041): Inferred latch for "selReg[8]" at phaseCycle.vhd(287)
Info (10041): Inferred latch for "selReg[9]" at phaseCycle.vhd(287)
Info (10041): Inferred latch for "selReg[10]" at phaseCycle.vhd(287)
Info (10041): Inferred latch for "selReg[11]" at phaseCycle.vhd(287)
Info (10041): Inferred latch for "selReg[12]" at phaseCycle.vhd(287)
Info (10041): Inferred latch for "selReg[13]" at phaseCycle.vhd(287)
Info (10041): Inferred latch for "selReg[14]" at phaseCycle.vhd(287)
Info (10041): Inferred latch for "selReg[15]" at phaseCycle.vhd(287)
Info (12128): Elaborating entity "pMux" for hierarchy "phaseController:U8|phaseCycleMemoryArray:U1|pMux:U0"
Info (12128): Elaborating entity "phaseCycleMemory" for hierarchy "phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1"
Info (12128): Elaborating entity "acqPhaseCycleMemory" for hierarchy "phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16"
Info (12128): Elaborating entity "QuadDDS20MHz" for hierarchy "phaseController:U8|QuadDDS20MHz:U2"
Info (12128): Elaborating entity "receiver" for hierarchy "receiver:U11"
Warning (10036): Verilog HDL or VHDL warning at receiver.vhd(157): object "diReg" assigned a value but never read
Info (12128): Elaborating entity "signalAccumulator" for hierarchy "receiver:U11|signalAccumulator:U2"
Info (12128): Elaborating entity "usbArbiter" for hierarchy "receiver:U11|usbArbiter:U7"
Info (286030): Timing-Driven Synthesis is running
Warning (276020): Inferred RAM node "phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "interface:U3|FIFO:U8|ramReg" is uninferred due to asynchronous read logic
Info (19000): Inferred 51 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "pulseProgrammer:U5|ram:U1|ram_block_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 112
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "pulseProgrammer:U6|ram:U1|ram_block_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 112
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "pulseProgrammer:U7|ram:U1|ram_block_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 112
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "receiver:U11|FID_real_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 16384
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "receiver:U11|FID_imag_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 16384
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 2
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 2
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 102 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult101"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult50"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult100"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult49"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult99"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult48"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult98"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult47"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult97"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult46"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult96"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult45"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult95"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult44"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult94"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult43"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult93"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult42"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult92"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult41"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult91"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult40"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult90"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult39"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult89"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult38"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult88"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult37"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult87"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult36"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult86"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult35"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult85"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult34"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult84"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult33"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult83"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult32"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult82"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult31"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult81"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult30"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult80"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult29"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult79"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult28"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult78"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult27"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult77"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult26"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult76"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult25"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult75"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult24"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult74"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult23"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult73"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult22"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult72"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult21"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult71"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult20"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult70"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult19"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult69"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult18"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult68"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult17"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult67"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult16"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult66"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult15"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult65"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult14"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult64"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult13"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult63"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult12"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult62"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult11"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult61"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult10"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult60"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult9"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult59"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult8"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult58"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult7"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult57"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult6"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult56"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult5"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult55"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult4"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult54"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult3"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult53"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult2"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult52"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult51"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:U11|Mult0"
Info (12130): Elaborated megafunction instantiation "pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0"
Info (12133): Instantiated megafunction "pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "112"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sg81.tdf
    Info (12023): Found entity 1: altsyncram_sg81
Info (12130): Elaborated megafunction instantiation "phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|altsyncram:ph_rtl_0"
Info (12133): Instantiated megafunction "phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|altsyncram:ph_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "10"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "WIDTH_B" = "10"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_B" = "128"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lec1.tdf
    Info (12023): Found entity 1: altsyncram_lec1
Info (12130): Elaborated megafunction instantiation "receiver:U11|altsyncram:FID_real_rtl_0"
Info (12133): Instantiated megafunction "receiver:U11|altsyncram:FID_real_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "14"
    Info (12134): Parameter "NUMWORDS_A" = "16384"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8h81.tdf
    Info (12023): Found entity 1: altsyncram_8h81
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_ara.tdf
    Info (12023): Found entity 1: decode_ara
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_37a.tdf
    Info (12023): Found entity 1: decode_37a
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_7nb.tdf
    Info (12023): Found entity 1: mux_7nb
Info (12130): Elaborated megafunction instantiation "phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|altsyncram:ph_rtl_0"
Info (12133): Instantiated megafunction "phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|altsyncram:ph_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "2"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "WIDTH_B" = "2"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_B" = "128"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nbc1.tdf
    Info (12023): Found entity 1: altsyncram_nbc1
Info (12130): Elaborated megafunction instantiation "receiver:U11|lpm_mult:Mult101"
Info (12133): Instantiated megafunction "receiver:U11|lpm_mult:Mult101" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "14"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "24"
    Info (12134): Parameter "LPM_WIDTHR" = "24"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_k4t.tdf
    Info (12023): Found entity 1: mult_k4t
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "F1FREQ_RD" is stuck at VCC
    Warning (13410): Pin "F2FREQ_RD" is stuck at VCC
    Warning (13410): Pin "F3FREQ_RD" is stuck at VCC
    Warning (13410): Pin "RCVR_PWDN" is stuck at GND
    Warning (13410): Pin "TTL_GND[0]" is stuck at GND
    Warning (13410): Pin "TTL_GND[1]" is stuck at GND
    Warning (13410): Pin "TTL_GND[2]" is stuck at GND
    Warning (13410): Pin "TTL_GND[3]" is stuck at GND
    Warning (13410): Pin "TTL_GND[4]" is stuck at GND
    Warning (13410): Pin "TTL_GND[5]" is stuck at GND
    Warning (13410): Pin "TTL_GND[6]" is stuck at GND
    Warning (13410): Pin "TTL_GND[7]" is stuck at GND
    Warning (13410): Pin "TTL_GND[8]" is stuck at GND
    Warning (13410): Pin "TTL_GND[9]" is stuck at GND
    Warning (13410): Pin "TTL_GND[10]" is stuck at GND
    Warning (13410): Pin "TTL_GND[11]" is stuck at GND
Info (17049): 8 registers lost all their fanouts during netlist optimizations.
Info (128000): Starting physical synthesis optimizations for speed
Critical Warning (332012): Synopsys Design Constraints File file not found: 'opencoreNMR.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained generated clocks found in the design
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332128): Timing requirements not specified -- optimizing circuit to achieve the following default global requirements
    Info (332127): Assuming a default timing requirement
Info (332111): Found 7 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000         CLK1
    Info (332111):    1.000     F1SYNCLK
    Info (332111):    1.000     F2SYNCLK
    Info (332111):    1.000     F3SYNCLK
    Info (332111):   50.000 U1|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):   12.500 U1|altpll_component|auto_generated|pll1|clk[1]
    Info (332111):    6.250 U1|altpll_component|auto_generated|pll1|clk[2]
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 1124 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:01:58
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 59695 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 171 output pins
    Info (21060): Implemented 8 bidirectional pins
    Info (21061): Implemented 58372 logic cells
    Info (21064): Implemented 916 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 204 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 67 warnings
    Info: Peak virtual memory: 1968 megabytes
    Info: Processing ended: Thu Feb 11 16:59:27 2016
    Info: Elapsed time: 00:12:05
    Info: Total CPU time (on all processors): 00:10:16


