# Reading pref.tcl
# do VHDL1_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/VHDL1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:54:26 on Oct 26,2023
# vcom -reportprogress 300 -93 -work work C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/VHDL1.vhd 
# -- Loading package STANDARD
# -- Compiling package FPGA_DE0_TYPES
# -- Loading package FPGA_DE0_TYPES
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity VHDL1
# -- Compiling architecture my_logic of VHDL1
# ** Warning: C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/VHDL1.vhd(69): Cannot associate port "ADC_SCLK" of mode BUFFER with port "ADC_SCLK" of mode OUT.
# End time: 15:54:26 on Oct 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -93 -work work {C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:54:26 on Oct 26,2023
# vcom -reportprogress 300 -93 -work work C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ADC
# -- Compiling architecture ADC_128S022 of ADC
# End time: 15:54:26 on Oct 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:54:26 on Oct 26,2023
# vcom -reportprogress 300 -93 -work work C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package FPGA_DE0_TYPES
# -- Compiling entity TB
# -- Compiling architecture TB1 of TB
# End time: 15:54:26 on Oct 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  TB
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" TB 
# Start time: 15:54:27 on Oct 26,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.fpga_de0_types
# Loading work.tb(tb1)
# Loading work.vhdl1(my_logic)
# Loading work.adc(adc_128s022)
# ** Warning: (vsim-8684) No drivers exist on out port /tb/DUT/LED(7 downto 4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/LED_IN(7 downto 4).
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 400 us
# End time: 15:57:50 on Oct 26,2023, Elapsed time: 0:03:23
# Errors: 0, Warnings: 1
