
*** Running vivado
    with args -log fifo_rx.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fifo_rx.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source fifo_rx.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 342.016 ; gain = 131.910
INFO: [Synth 8-638] synthesizing module 'fifo_rx' [c:/Users/Jason/Dropbox/VFAT3-Testbench/Firmware/vfat3_testing_firmware/vfat3_testing_firmware.srcs/sources_1/ip/fifo_rx/synth/fifo_rx.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'fifo_rx' (28#1) [c:/Users/Jason/Dropbox/VFAT3-Testbench/Firmware/vfat3_testing_firmware/vfat3_testing_firmware.srcs/sources_1/ip/fifo_rx/synth/fifo_rx.vhd:77]
Finished RTL Elaboration : Time (s): cpu = 00:01:21 ; elapsed = 00:01:30 . Memory (MB): peak = 553.254 ; gain = 343.148
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:21 ; elapsed = 00:01:30 . Memory (MB): peak = 553.254 ; gain = 343.148
INFO: [Device 21-403] Loading part xc7k325tffg900-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 684.219 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:38 ; elapsed = 00:01:48 . Memory (MB): peak = 684.219 ; gain = 474.113
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:38 ; elapsed = 00:01:48 . Memory (MB): peak = 684.219 ; gain = 474.113
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:38 ; elapsed = 00:01:48 . Memory (MB): peak = 684.219 ; gain = 474.113
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:39 ; elapsed = 00:01:49 . Memory (MB): peak = 684.219 ; gain = 474.113
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:40 ; elapsed = 00:01:51 . Memory (MB): peak = 684.219 ; gain = 474.113
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:57 ; elapsed = 00:02:08 . Memory (MB): peak = 684.219 ; gain = 474.113
Finished Timing Optimization : Time (s): cpu = 00:01:57 ; elapsed = 00:02:08 . Memory (MB): peak = 697.242 ; gain = 487.137
Finished Technology Mapping : Time (s): cpu = 00:01:57 ; elapsed = 00:02:08 . Memory (MB): peak = 705.684 ; gain = 495.578
Finished IO Insertion : Time (s): cpu = 00:01:58 ; elapsed = 00:02:09 . Memory (MB): peak = 705.684 ; gain = 495.578
Finished Renaming Generated Instances : Time (s): cpu = 00:01:58 ; elapsed = 00:02:09 . Memory (MB): peak = 705.684 ; gain = 495.578
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:58 ; elapsed = 00:02:10 . Memory (MB): peak = 705.684 ; gain = 495.578
Finished Renaming Generated Ports : Time (s): cpu = 00:01:58 ; elapsed = 00:02:10 . Memory (MB): peak = 705.684 ; gain = 495.578
Finished Handling Custom Attributes : Time (s): cpu = 00:01:58 ; elapsed = 00:02:10 . Memory (MB): peak = 705.684 ; gain = 495.578
Finished Renaming Generated Nets : Time (s): cpu = 00:01:58 ; elapsed = 00:02:10 . Memory (MB): peak = 705.684 ; gain = 495.578

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |     2|
|2     |LUT2     |    34|
|3     |LUT3     |    10|
|4     |LUT4     |    29|
|5     |LUT5     |    11|
|6     |LUT6     |    10|
|7     |MUXCY    |    20|
|8     |RAMB36E1 |     1|
|9     |FDCE     |   129|
|10    |FDPE     |    22|
|11    |FDRE     |     6|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:58 ; elapsed = 00:02:10 . Memory (MB): peak = 705.684 ; gain = 495.578
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1169.945 ; gain = 443.668
synth_design: Time (s): cpu = 00:02:02 ; elapsed = 00:02:12 . Memory (MB): peak = 1169.953 ; gain = 911.543
