// Seed: 3456188082
module module_0 (
    input  id_0,
    input  id_1,
    input  id_2,
    output id_3
);
  logic id_4;
  type_6(
      1'd0 && 1, id_2, 1, 1
  );
  assign id_3 = 1;
  assign id_4 = 1'd0;
endmodule
