<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeThru Embedded Platform - XEP: src/hal/x4m0x_s70/libraries/libchip/include/sams70/instance/instance_dacc.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">XeThru Embedded Platform - XEP
          &#160;<span id="projectnumber">3.4.7</span>
        </div>
        <div id="projectbrief" class="col-sm-12">Embedded platform for XeThru firmware products</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.xhtml">src</a></li><li class="navelem"><a class="el" href="dir_4ce6a7f885e2866a554ba9e7335035f1.xhtml">hal</a></li><li class="navelem"><a class="el" href="dir_9dc4d255e566c48428ae1788dff8c9e9.xhtml">x4m0x_s70</a></li><li class="navelem"><a class="el" href="dir_75c70effab526b28e035b6c6a3220eb7.xhtml">libraries</a></li><li class="navelem"><a class="el" href="dir_a75a6fe80fd9120ba7dd67a0b33a7bc9.xhtml">libchip</a></li><li class="navelem"><a class="el" href="dir_66d505d01f5149f3674faaa78d4997d4.xhtml">include</a></li><li class="navelem"><a class="el" href="dir_21556195f4a4c397f44356c338631820.xhtml">sams70</a></li><li class="navelem"><a class="el" href="dir_ee539aaf5a746dce4af541bdfbd954b4.xhtml">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">instance_dacc.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="sams70_2instance_2instance__dacc_8h__dep__incl.svg" width="1955" height="171"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</div>
<p><a href="sams70_2instance_2instance__dacc_8h_source.xhtml">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a55de928943198b18a2ef335fe9cafa81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__dacc_8h.xhtml#a55de928943198b18a2ef335fe9cafa81">REG_DACC_CR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40040000U)</td></tr>
<tr class="memdesc:a55de928943198b18a2ef335fe9cafa81"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC) Control Register  <a href="#a55de928943198b18a2ef335fe9cafa81">More...</a><br /></td></tr>
<tr class="separator:a55de928943198b18a2ef335fe9cafa81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fce91b37537d1ae5a6c34ad403e7955"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__dacc_8h.xhtml#a3fce91b37537d1ae5a6c34ad403e7955">REG_DACC_MR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40040004U)</td></tr>
<tr class="memdesc:a3fce91b37537d1ae5a6c34ad403e7955"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC) Mode Register  <a href="#a3fce91b37537d1ae5a6c34ad403e7955">More...</a><br /></td></tr>
<tr class="separator:a3fce91b37537d1ae5a6c34ad403e7955"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d42eb17ce316c00872eaec3d3118c78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__dacc_8h.xhtml#a6d42eb17ce316c00872eaec3d3118c78">REG_DACC_TRIGR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40040008U)</td></tr>
<tr class="memdesc:a6d42eb17ce316c00872eaec3d3118c78"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC) Trigger Register  <a href="#a6d42eb17ce316c00872eaec3d3118c78">More...</a><br /></td></tr>
<tr class="separator:a6d42eb17ce316c00872eaec3d3118c78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34a4fd353f0d4a3667be0c4e878edfe0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__dacc_8h.xhtml#a34a4fd353f0d4a3667be0c4e878edfe0">REG_DACC_CHER</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40040010U)</td></tr>
<tr class="memdesc:a34a4fd353f0d4a3667be0c4e878edfe0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC) Channel Enable Register  <a href="#a34a4fd353f0d4a3667be0c4e878edfe0">More...</a><br /></td></tr>
<tr class="separator:a34a4fd353f0d4a3667be0c4e878edfe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8268f8b4ffba23db50392fa5b3b5cd5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__dacc_8h.xhtml#a8268f8b4ffba23db50392fa5b3b5cd5d">REG_DACC_CHDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40040014U)</td></tr>
<tr class="memdesc:a8268f8b4ffba23db50392fa5b3b5cd5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC) Channel Disable Register  <a href="#a8268f8b4ffba23db50392fa5b3b5cd5d">More...</a><br /></td></tr>
<tr class="separator:a8268f8b4ffba23db50392fa5b3b5cd5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61c0f6afaa6da868235bfdebc195c85c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__dacc_8h.xhtml#a61c0f6afaa6da868235bfdebc195c85c">REG_DACC_CHSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40040018U)</td></tr>
<tr class="memdesc:a61c0f6afaa6da868235bfdebc195c85c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC) Channel Status Register  <a href="#a61c0f6afaa6da868235bfdebc195c85c">More...</a><br /></td></tr>
<tr class="separator:a61c0f6afaa6da868235bfdebc195c85c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c25835b91854a067932b8ae2d385b79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__dacc_8h.xhtml#a9c25835b91854a067932b8ae2d385b79">REG_DACC_CDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4004001CU)</td></tr>
<tr class="memdesc:a9c25835b91854a067932b8ae2d385b79"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC) Conversion Data Register  <a href="#a9c25835b91854a067932b8ae2d385b79">More...</a><br /></td></tr>
<tr class="separator:a9c25835b91854a067932b8ae2d385b79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01d35ea834560562b4ca73d04bed20d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__dacc_8h.xhtml#a01d35ea834560562b4ca73d04bed20d5">REG_DACC_IER</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40040024U)</td></tr>
<tr class="memdesc:a01d35ea834560562b4ca73d04bed20d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC) Interrupt Enable Register  <a href="#a01d35ea834560562b4ca73d04bed20d5">More...</a><br /></td></tr>
<tr class="separator:a01d35ea834560562b4ca73d04bed20d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6238e26c1b91ddf2e7726cfc1d2b7e6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__dacc_8h.xhtml#a6238e26c1b91ddf2e7726cfc1d2b7e6a">REG_DACC_IDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40040028U)</td></tr>
<tr class="memdesc:a6238e26c1b91ddf2e7726cfc1d2b7e6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC) Interrupt Disable Register  <a href="#a6238e26c1b91ddf2e7726cfc1d2b7e6a">More...</a><br /></td></tr>
<tr class="separator:a6238e26c1b91ddf2e7726cfc1d2b7e6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab32a1900ccbd7d0ea0ce3a9d96bddcb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__dacc_8h.xhtml#ab32a1900ccbd7d0ea0ce3a9d96bddcb0">REG_DACC_IMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4004002CU)</td></tr>
<tr class="memdesc:ab32a1900ccbd7d0ea0ce3a9d96bddcb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC) Interrupt Mask Register  <a href="#ab32a1900ccbd7d0ea0ce3a9d96bddcb0">More...</a><br /></td></tr>
<tr class="separator:ab32a1900ccbd7d0ea0ce3a9d96bddcb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9527715d50c4c52d7044231c9d3d96b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__dacc_8h.xhtml#a9527715d50c4c52d7044231c9d3d96b1">REG_DACC_ISR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40040030U)</td></tr>
<tr class="memdesc:a9527715d50c4c52d7044231c9d3d96b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC) Interrupt Status Register  <a href="#a9527715d50c4c52d7044231c9d3d96b1">More...</a><br /></td></tr>
<tr class="separator:a9527715d50c4c52d7044231c9d3d96b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6479988100f0cd85e477903b6034156f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__dacc_8h.xhtml#a6479988100f0cd85e477903b6034156f">REG_DACC_ACR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40040094U)</td></tr>
<tr class="memdesc:a6479988100f0cd85e477903b6034156f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC) Analog Current Register  <a href="#a6479988100f0cd85e477903b6034156f">More...</a><br /></td></tr>
<tr class="separator:a6479988100f0cd85e477903b6034156f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bff6dc2451adfd0a93327e8775b5255"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__dacc_8h.xhtml#a5bff6dc2451adfd0a93327e8775b5255">REG_DACC_WPMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400400E4U)</td></tr>
<tr class="memdesc:a5bff6dc2451adfd0a93327e8775b5255"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC) Write Protection Mode Register  <a href="#a5bff6dc2451adfd0a93327e8775b5255">More...</a><br /></td></tr>
<tr class="separator:a5bff6dc2451adfd0a93327e8775b5255"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c60fe2c68ac079e8c7f54216c5e78fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__dacc_8h.xhtml#a9c60fe2c68ac079e8c7f54216c5e78fe">REG_DACC_WPSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400400E8U)</td></tr>
<tr class="memdesc:a9c60fe2c68ac079e8c7f54216c5e78fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC) Write Protection Status Register  <a href="#a9c60fe2c68ac079e8c7f54216c5e78fe">More...</a><br /></td></tr>
<tr class="separator:a9c60fe2c68ac079e8c7f54216c5e78fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a6479988100f0cd85e477903b6034156f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6479988100f0cd85e477903b6034156f">&sect;&nbsp;</a></span>REG_DACC_ACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DACC_ACR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40040094U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC) Analog Current Register </p>

</div>
</div>
<a id="a9c25835b91854a067932b8ae2d385b79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c25835b91854a067932b8ae2d385b79">&sect;&nbsp;</a></span>REG_DACC_CDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DACC_CDR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4004001CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC) Conversion Data Register </p>

</div>
</div>
<a id="a8268f8b4ffba23db50392fa5b3b5cd5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8268f8b4ffba23db50392fa5b3b5cd5d">&sect;&nbsp;</a></span>REG_DACC_CHDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DACC_CHDR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40040014U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC) Channel Disable Register </p>

</div>
</div>
<a id="a34a4fd353f0d4a3667be0c4e878edfe0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34a4fd353f0d4a3667be0c4e878edfe0">&sect;&nbsp;</a></span>REG_DACC_CHER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DACC_CHER&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40040010U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC) Channel Enable Register </p>

</div>
</div>
<a id="a61c0f6afaa6da868235bfdebc195c85c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61c0f6afaa6da868235bfdebc195c85c">&sect;&nbsp;</a></span>REG_DACC_CHSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DACC_CHSR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40040018U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC) Channel Status Register </p>

</div>
</div>
<a id="a55de928943198b18a2ef335fe9cafa81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55de928943198b18a2ef335fe9cafa81">&sect;&nbsp;</a></span>REG_DACC_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DACC_CR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40040000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC) Control Register </p>

</div>
</div>
<a id="a6238e26c1b91ddf2e7726cfc1d2b7e6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6238e26c1b91ddf2e7726cfc1d2b7e6a">&sect;&nbsp;</a></span>REG_DACC_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DACC_IDR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40040028U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC) Interrupt Disable Register </p>

</div>
</div>
<a id="a01d35ea834560562b4ca73d04bed20d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01d35ea834560562b4ca73d04bed20d5">&sect;&nbsp;</a></span>REG_DACC_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DACC_IER&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40040024U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC) Interrupt Enable Register </p>

</div>
</div>
<a id="ab32a1900ccbd7d0ea0ce3a9d96bddcb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab32a1900ccbd7d0ea0ce3a9d96bddcb0">&sect;&nbsp;</a></span>REG_DACC_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DACC_IMR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4004002CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC) Interrupt Mask Register </p>

</div>
</div>
<a id="a9527715d50c4c52d7044231c9d3d96b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9527715d50c4c52d7044231c9d3d96b1">&sect;&nbsp;</a></span>REG_DACC_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DACC_ISR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40040030U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC) Interrupt Status Register </p>

</div>
</div>
<a id="a3fce91b37537d1ae5a6c34ad403e7955"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fce91b37537d1ae5a6c34ad403e7955">&sect;&nbsp;</a></span>REG_DACC_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DACC_MR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40040004U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC) Mode Register </p>

</div>
</div>
<a id="a6d42eb17ce316c00872eaec3d3118c78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d42eb17ce316c00872eaec3d3118c78">&sect;&nbsp;</a></span>REG_DACC_TRIGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DACC_TRIGR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40040008U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC) Trigger Register </p>

</div>
</div>
<a id="a5bff6dc2451adfd0a93327e8775b5255"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bff6dc2451adfd0a93327e8775b5255">&sect;&nbsp;</a></span>REG_DACC_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DACC_WPMR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400400E4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC) Write Protection Mode Register </p>

</div>
</div>
<a id="a9c60fe2c68ac079e8c7f54216c5e78fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c60fe2c68ac079e8c7f54216c5e78fe">&sect;&nbsp;</a></span>REG_DACC_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DACC_WPSR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400400E8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC) Write Protection Status Register </p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
