TimeQuest Timing Analyzer report for DE2_115_BluetoothSPP_Master
Tue Apr 19 19:46:09 2022
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'u0|altpll_0|sd1|pll7|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'u0|altpll_0|sd1|pll7|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 18. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Recovery: 'u0|altpll_0|sd1|pll7|clk[0]'
 20. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 21. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 23. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 24. Slow 1200mV 85C Model Removal: 'u0|altpll_0|sd1|pll7|clk[0]'
 25. Slow 1200mV 85C Model Metastability Summary
 26. Slow 1200mV 0C Model Fmax Summary
 27. Slow 1200mV 0C Model Setup Summary
 28. Slow 1200mV 0C Model Hold Summary
 29. Slow 1200mV 0C Model Recovery Summary
 30. Slow 1200mV 0C Model Removal Summary
 31. Slow 1200mV 0C Model Minimum Pulse Width Summary
 32. Slow 1200mV 0C Model Setup: 'u0|altpll_0|sd1|pll7|clk[0]'
 33. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 34. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 35. Slow 1200mV 0C Model Hold: 'u0|altpll_0|sd1|pll7|clk[0]'
 36. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 37. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 38. Slow 1200mV 0C Model Recovery: 'u0|altpll_0|sd1|pll7|clk[0]'
 39. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 40. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 41. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 42. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 43. Slow 1200mV 0C Model Removal: 'u0|altpll_0|sd1|pll7|clk[0]'
 44. Slow 1200mV 0C Model Metastability Summary
 45. Fast 1200mV 0C Model Setup Summary
 46. Fast 1200mV 0C Model Hold Summary
 47. Fast 1200mV 0C Model Recovery Summary
 48. Fast 1200mV 0C Model Removal Summary
 49. Fast 1200mV 0C Model Minimum Pulse Width Summary
 50. Fast 1200mV 0C Model Setup: 'u0|altpll_0|sd1|pll7|clk[0]'
 51. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 52. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 53. Fast 1200mV 0C Model Hold: 'u0|altpll_0|sd1|pll7|clk[0]'
 54. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 55. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 56. Fast 1200mV 0C Model Recovery: 'u0|altpll_0|sd1|pll7|clk[0]'
 57. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 58. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 59. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 60. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 61. Fast 1200mV 0C Model Removal: 'u0|altpll_0|sd1|pll7|clk[0]'
 62. Fast 1200mV 0C Model Metastability Summary
 63. Multicorner Timing Analysis Summary
 64. Board Trace Model Assignments
 65. Input Transition Times
 66. Signal Integrity Metrics (Slow 1200mv 0c Model)
 67. Signal Integrity Metrics (Slow 1200mv 85c Model)
 68. Signal Integrity Metrics (Fast 1200mv 0c Model)
 69. Setup Transfers
 70. Hold Transfers
 71. Recovery Transfers
 72. Removal Transfers
 73. Report TCCS
 74. Report RSKM
 75. Unconstrained Paths Summary
 76. Clock Status Summary
 77. Unconstrained Input Ports
 78. Unconstrained Output Ports
 79. Unconstrained Input Ports
 80. Unconstrained Output Ports
 81. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; DE2_115_BluetoothSPP_Master                         ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.31        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  18.7%      ;
;     Processor 3            ;   6.7%      ;
;     Processor 4            ;   6.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                              ;
+------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                          ; Status ; Read at                  ;
+------------------------------------------------------------------------+--------+--------------------------+
; Qsys/synthesis/submodules/altera_reset_controller.sdc                  ; OK     ; Tue Apr 19 19:46:04 2022 ;
; Qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc ; OK     ; Tue Apr 19 19:46:04 2022 ;
; Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.sdc                    ; OK     ; Tue Apr 19 19:46:05 2022 ;
; Qsys/synthesis/submodules/altera_avalon_dc_fifo.sdc                    ; OK     ; Tue Apr 19 19:46:05 2022 ;
; DE2_115_BluetoothSPP_Master.SDC                                        ; OK     ; Tue Apr 19 19:46:05 2022 ;
+------------------------------------------------------------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                   ;
+-----------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------+---------------------------------+
; Clock Name                  ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                        ; Targets                         ;
+-----------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------+---------------------------------+
; altera_reserved_tck         ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                               ; { altera_reserved_tck }         ;
; CLOCK2_50                   ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                               ; { CLOCK2_50 }                   ;
; CLOCK3_50                   ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                               ; { CLOCK3_50 }                   ;
; CLOCK_50                    ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                               ; { CLOCK_50 }                    ;
; u0|altpll_0|sd1|pll7|clk[0] ; Generated ; 10.000  ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; CLOCK_50 ; u0|altpll_0|sd1|pll7|inclk[0] ; { u0|altpll_0|sd1|pll7|clk[0] } ;
; u0|altpll_0|sd1|pll7|clk[1] ; Generated ; 10.000  ; 100.0 MHz ; -1.750 ; 3.250  ; 50.00      ; 1         ; 2           ; -63.0 ;        ;           ;            ; false    ; CLOCK_50 ; u0|altpll_0|sd1|pll7|inclk[0] ; { u0|altpll_0|sd1|pll7|clk[1] } ;
+-----------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------+---------------------------------+


+-------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                ;
+------------+-----------------+-----------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                  ; Note ;
+------------+-----------------+-----------------------------+------+
; 90.65 MHz  ; 90.65 MHz       ; CLOCK_50                    ;      ;
; 103.37 MHz ; 103.37 MHz      ; altera_reserved_tck         ;      ;
; 111.23 MHz ; 111.23 MHz      ; u0|altpll_0|sd1|pll7|clk[0] ;      ;
+------------+-----------------+-----------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                  ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; u0|altpll_0|sd1|pll7|clk[0] ; 1.010  ; 0.000         ;
; CLOCK_50                    ; 8.969  ; 0.000         ;
; altera_reserved_tck         ; 45.163 ; 0.000         ;
+-----------------------------+--------+---------------+


+-----------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                  ;
+-----------------------------+-------+---------------+
; Clock                       ; Slack ; End Point TNS ;
+-----------------------------+-------+---------------+
; u0|altpll_0|sd1|pll7|clk[0] ; 0.282 ; 0.000         ;
; CLOCK_50                    ; 0.351 ; 0.000         ;
; altera_reserved_tck         ; 0.402 ; 0.000         ;
+-----------------------------+-------+---------------+


+------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary               ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; u0|altpll_0|sd1|pll7|clk[0] ; 3.260  ; 0.000         ;
; CLOCK_50                    ; 15.975 ; 0.000         ;
; altera_reserved_tck         ; 47.819 ; 0.000         ;
+-----------------------------+--------+---------------+


+-----------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary               ;
+-----------------------------+-------+---------------+
; Clock                       ; Slack ; End Point TNS ;
+-----------------------------+-------+---------------+
; CLOCK_50                    ; 1.035 ; 0.000         ;
; altera_reserved_tck         ; 1.152 ; 0.000         ;
; u0|altpll_0|sd1|pll7|clk[0] ; 4.267 ; 0.000         ;
+-----------------------------+-------+---------------+


+------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary    ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; u0|altpll_0|sd1|pll7|clk[0] ; 4.621  ; 0.000         ;
; CLOCK_50                    ; 9.557  ; 0.000         ;
; CLOCK2_50                   ; 16.000 ; 0.000         ;
; CLOCK3_50                   ; 16.000 ; 0.000         ;
; altera_reserved_tck         ; 49.546 ; 0.000         ;
+-----------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                              ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 1.010 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|rd_address  ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_21                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.187     ; 8.659      ;
; 1.125 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|rd_address  ; Qsys:u0|Qsys_sdram:sdram|m_addr[3]                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.135     ; 8.625      ;
; 1.164 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|rd_address  ; Qsys:u0|Qsys_sdram:sdram|m_data[21]                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.173     ; 8.548      ;
; 1.202 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[61] ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_21                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.188     ; 8.466      ;
; 1.313 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[1]                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 8.632      ;
; 1.313 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[4]                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 8.632      ;
; 1.313 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[7]                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 8.632      ;
; 1.313 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[6]                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 8.632      ;
; 1.313 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[5]                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 8.632      ;
; 1.313 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[3]                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 8.632      ;
; 1.320 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[9]                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 8.610      ;
; 1.320 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[29]                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 8.610      ;
; 1.323 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[0]                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 8.609      ;
; 1.323 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[15]                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 8.609      ;
; 1.323 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[10]                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 8.609      ;
; 1.323 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[19]                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 8.609      ;
; 1.323 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[17]                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 8.609      ;
; 1.323 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[28]                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 8.609      ;
; 1.355 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[61] ; Qsys:u0|Qsys_sdram:sdram|m_addr[3]                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.136     ; 8.394      ;
; 1.376 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[61] ; Qsys:u0|Qsys_sdram:sdram|m_data[21]                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.174     ; 8.335      ;
; 1.403 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|rd_address  ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_17                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.166     ; 8.287      ;
; 1.436 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|rd_address  ; Qsys:u0|Qsys_sdram:sdram|m_data[23]                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.147     ; 8.302      ;
; 1.469 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|rd_address  ; Qsys:u0|Qsys_sdram:sdram|m_cmd[1]                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.130     ; 8.286      ;
; 1.490 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|rd_address  ; Qsys:u0|Qsys_sdram:sdram|m_data[17]                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.152     ; 8.243      ;
; 1.515 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[4]              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[1]                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 8.422      ;
; 1.515 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[4]              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[4]                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 8.422      ;
; 1.515 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[4]              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[7]                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 8.422      ;
; 1.515 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[4]              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[6]                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 8.422      ;
; 1.515 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[4]              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[5]                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 8.422      ;
; 1.515 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[4]              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[3]                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 8.422      ;
; 1.522 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[4]              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[9]                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 8.400      ;
; 1.522 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[4]              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[29]                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 8.400      ;
; 1.525 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|rd_address  ; Qsys:u0|Qsys_sdram:sdram|m_data[14]                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.124     ; 8.236      ;
; 1.525 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[4]              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[0]                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 8.399      ;
; 1.525 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[4]              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[15]                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 8.399      ;
; 1.525 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[4]              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[10]                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 8.399      ;
; 1.525 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[4]              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[19]                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 8.399      ;
; 1.525 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[4]              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[17]                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 8.399      ;
; 1.525 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[4]              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[28]                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 8.399      ;
; 1.573 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|rd_address  ; Qsys:u0|Qsys_sdram:sdram|m_data[0]                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.135     ; 8.177      ;
; 1.577 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|rd_address  ; Qsys:u0|Qsys_sdram:sdram|m_addr[0]                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 8.227      ;
; 1.586 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[27] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.029     ; 8.383      ;
; 1.586 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[26] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.029     ; 8.383      ;
; 1.586 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[25] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.029     ; 8.383      ;
; 1.586 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[24] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.029     ; 8.383      ;
; 1.586 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[23] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.029     ; 8.383      ;
; 1.586 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[22] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.029     ; 8.383      ;
; 1.586 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[21] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.029     ; 8.383      ;
; 1.586 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[20] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.029     ; 8.383      ;
; 1.588 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[19] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.022     ; 8.388      ;
; 1.588 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[16] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.022     ; 8.388      ;
; 1.588 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[15] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.022     ; 8.388      ;
; 1.588 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[12] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.022     ; 8.388      ;
; 1.591 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_1[19] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.022     ; 8.385      ;
; 1.591 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_1[16] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.022     ; 8.385      ;
; 1.591 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_1[15] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.022     ; 8.385      ;
; 1.591 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_1[14] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.022     ; 8.385      ;
; 1.591 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_1[12] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.022     ; 8.385      ;
; 1.597 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[61] ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_17                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.167     ; 8.092      ;
; 1.600 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_1[61] ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_21                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.188     ; 8.068      ;
; 1.605 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[14]                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 8.323      ;
; 1.605 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[13]                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 8.323      ;
; 1.605 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[11]                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 8.323      ;
; 1.605 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[2]                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 8.323      ;
; 1.605 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[23]                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 8.323      ;
; 1.605 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[22]                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 8.323      ;
; 1.605 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[20]                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 8.323      ;
; 1.605 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[16]                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 8.323      ;
; 1.605 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[27]                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 8.323      ;
; 1.607 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[10]             ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[1]                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 8.338      ;
; 1.607 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[10]             ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[4]                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 8.338      ;
; 1.607 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[10]             ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[7]                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 8.338      ;
; 1.607 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[10]             ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[6]                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 8.338      ;
; 1.607 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[10]             ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[5]                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 8.338      ;
; 1.607 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[10]             ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[3]                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 8.338      ;
; 1.611 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[11]             ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[1]                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 8.326      ;
; 1.611 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[11]             ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[4]                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 8.326      ;
; 1.611 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[11]             ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[7]                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 8.326      ;
; 1.611 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[11]             ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[6]                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 8.326      ;
; 1.611 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[11]             ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[5]                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 8.326      ;
; 1.611 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[11]             ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[3]                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 8.326      ;
; 1.614 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_1[27] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.029     ; 8.355      ;
; 1.614 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_1[26] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.029     ; 8.355      ;
; 1.614 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_1[25] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.029     ; 8.355      ;
; 1.614 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_1[24] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.029     ; 8.355      ;
; 1.614 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_1[23] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.029     ; 8.355      ;
; 1.614 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_1[22] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.029     ; 8.355      ;
; 1.614 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_1[21] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.029     ; 8.355      ;
; 1.614 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_1[20] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.029     ; 8.355      ;
; 1.614 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[10]             ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[9]                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 8.316      ;
; 1.614 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[10]             ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[29]                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 8.316      ;
; 1.617 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[10]             ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[0]                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 8.315      ;
; 1.617 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[10]             ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[15]                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 8.315      ;
; 1.617 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[10]             ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[10]                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 8.315      ;
; 1.617 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[10]             ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[19]                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 8.315      ;
; 1.617 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[10]             ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[17]                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 8.315      ;
; 1.617 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[10]             ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[28]                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 8.315      ;
; 1.618 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[11]             ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[9]                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 8.304      ;
; 1.618 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[11]             ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[29]                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 8.304      ;
; 1.621 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[11]             ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[0]                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 8.303      ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                ; To Node                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.969  ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.038      ; 11.067     ;
; 9.554  ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.319      ; 10.763     ;
; 9.839  ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.377     ; 9.782      ;
; 9.883  ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.319      ; 10.434     ;
; 9.964  ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_msc1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 10.040     ;
; 10.086 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 9.796      ;
; 10.086 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 9.796      ;
; 10.086 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 9.796      ;
; 10.086 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 9.796      ;
; 10.086 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 9.796      ;
; 10.086 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[10]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 9.796      ;
; 10.086 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[11]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 9.796      ;
; 10.086 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[12]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 9.796      ;
; 10.086 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[13]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 9.796      ;
; 10.086 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[14]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 9.796      ;
; 10.086 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[15]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 9.796      ;
; 10.086 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[16]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 9.796      ;
; 10.086 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[17]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 9.796      ;
; 10.086 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[18]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 9.796      ;
; 10.086 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[19]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 9.796      ;
; 10.086 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[20]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 9.796      ;
; 10.086 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 9.796      ;
; 10.086 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 9.796      ;
; 10.086 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[42]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 9.796      ;
; 10.086 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 9.796      ;
; 10.086 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 9.796      ;
; 10.086 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 9.796      ;
; 10.086 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 9.796      ;
; 10.343 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[1]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.038      ; 9.693      ;
; 10.348 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.038      ; 9.688      ;
; 10.391 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.375     ; 9.232      ;
; 10.419 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[46] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.038      ; 9.617      ;
; 10.424 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 9.478      ;
; 10.426 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.333      ; 9.905      ;
; 10.441 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[45] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.038      ; 9.595      ;
; 10.511 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_msc1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.209      ; 9.736      ;
; 10.581 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[43] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.038      ; 9.455      ;
; 10.633 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 9.492      ;
; 10.633 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 9.492      ;
; 10.633 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 9.492      ;
; 10.633 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 9.492      ;
; 10.633 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 9.492      ;
; 10.633 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[10]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 9.492      ;
; 10.633 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[11]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 9.492      ;
; 10.633 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[12]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 9.492      ;
; 10.633 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[13]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 9.492      ;
; 10.633 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[14]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 9.492      ;
; 10.633 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[15]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 9.492      ;
; 10.633 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[16]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 9.492      ;
; 10.633 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[17]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 9.492      ;
; 10.633 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[18]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 9.492      ;
; 10.633 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[19]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 9.492      ;
; 10.633 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[20]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 9.492      ;
; 10.633 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 9.492      ;
; 10.633 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 9.492      ;
; 10.633 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[42]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 9.492      ;
; 10.633 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 9.492      ;
; 10.633 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 9.492      ;
; 10.633 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 9.492      ;
; 10.633 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 9.492      ;
; 10.682 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|pending_read_count[1]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.361     ; 8.955      ;
; 10.682 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|pending_read_count[2]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.361     ; 8.955      ;
; 10.682 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|pending_read_count[3]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.361     ; 8.955      ;
; 10.729 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.038      ; 9.307      ;
; 10.746 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.038      ; 9.290      ;
; 10.777 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 9.125      ;
; 10.840 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_msc1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.209      ; 9.407      ;
; 10.928 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[1]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.319      ; 9.389      ;
; 10.933 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.319      ; 9.384      ;
; 10.939 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[37] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.038      ; 9.097      ;
; 10.962 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 9.163      ;
; 10.962 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 9.163      ;
; 10.962 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 9.163      ;
; 10.962 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 9.163      ;
; 10.962 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 9.163      ;
; 10.962 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[10]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 9.163      ;
; 10.962 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[11]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 9.163      ;
; 10.962 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[12]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 9.163      ;
; 10.962 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[13]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 9.163      ;
; 10.962 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[14]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 9.163      ;
; 10.962 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[15]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 9.163      ;
; 10.962 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[16]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 9.163      ;
; 10.962 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[17]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 9.163      ;
; 10.962 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[18]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 9.163      ;
; 10.962 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[19]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 9.163      ;
; 10.962 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[20]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 9.163      ;
; 10.962 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 9.163      ;
; 10.962 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 9.163      ;
; 10.962 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[42]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 9.163      ;
; 10.962 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 9.163      ;
; 10.962 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 9.163      ;
; 10.962 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 9.163      ;
; 10.962 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 9.163      ;
; 10.976 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 8.928      ;
; 10.995 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter|has_pending_responses                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.362     ; 8.641      ;
; 10.997 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter|pending_response_count[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.362     ; 8.639      ;
; 11.257 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[1]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.319      ; 9.060      ;
; 11.262 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.319      ; 9.055      ;
; 11.267 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|pending_read_count[1]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 8.651      ;
; 11.267 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|pending_read_count[2]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 8.651      ;
+--------+--------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.163 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 5.001      ;
; 45.253 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 4.898      ;
; 45.445 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 4.713      ;
; 45.616 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 4.542      ;
; 45.814 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[0]                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.180      ; 4.364      ;
; 46.045 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 4.115      ;
; 46.087 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.167      ; 4.078      ;
; 46.412 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 3.743      ;
; 46.532 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 3.626      ;
; 46.613 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 3.547      ;
; 46.620 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 3.535      ;
; 46.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 3.449      ;
; 46.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 3.442      ;
; 46.758 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 3.403      ;
; 46.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 3.283      ;
; 46.888 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 3.272      ;
; 47.033 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.141      ; 3.106      ;
; 47.035 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 3.124      ;
; 47.091 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 3.069      ;
; 47.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.167      ; 2.778      ;
; 47.678 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.167      ; 2.487      ;
; 47.681 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 2.479      ;
; 47.911 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 2.250      ;
; 48.248 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 1.911      ;
; 48.256 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 1.900      ;
; 48.942 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                               ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.173      ; 1.229      ;
; 93.913 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[26]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.986      ;
; 93.913 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[27]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.986      ;
; 93.913 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[28]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.986      ;
; 93.913 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[29]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.986      ;
; 93.913 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[32]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.986      ;
; 93.913 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[33]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.986      ;
; 93.913 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[24]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.986      ;
; 93.913 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[34]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.986      ;
; 93.913 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[25]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.986      ;
; 93.913 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[30]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.986      ;
; 94.147 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[23]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.755      ;
; 94.147 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[22]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.755      ;
; 94.147 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[21]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.755      ;
; 94.147 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[20]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.755      ;
; 94.147 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[19]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.755      ;
; 94.147 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[18]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.755      ;
; 94.147 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[17]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.755      ;
; 94.147 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[16]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.755      ;
; 94.658 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[26]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.242      ;
; 94.658 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[27]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.242      ;
; 94.658 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[28]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.242      ;
; 94.658 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[29]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.242      ;
; 94.658 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[32]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.242      ;
; 94.658 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[33]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.242      ;
; 94.658 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[24]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.242      ;
; 94.658 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[34]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.242      ;
; 94.658 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[25]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.242      ;
; 94.658 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[30]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.242      ;
; 94.679 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.234      ;
; 94.679 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.234      ;
; 94.679 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.234      ;
; 94.679 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.234      ;
; 94.679 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.234      ;
; 94.679 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.234      ;
; 94.679 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.234      ;
; 94.679 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.234      ;
; 94.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[26]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.210      ;
; 94.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[27]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.210      ;
; 94.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[28]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.210      ;
; 94.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[29]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.210      ;
; 94.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[32]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.210      ;
; 94.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[33]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.210      ;
; 94.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[24]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.210      ;
; 94.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[34]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.210      ;
; 94.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[25]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.210      ;
; 94.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[30]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.210      ;
; 94.700 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.212      ;
; 94.700 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.212      ;
; 94.712 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[31]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.187      ;
; 94.724 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.188      ;
; 94.724 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.188      ;
; 94.736 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.181      ;
; 94.736 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.181      ;
; 94.740 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.174      ;
; 94.740 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.174      ;
; 94.748 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[15]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.152      ;
; 94.755 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[31]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.150      ;
; 94.764 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.150      ;
; 94.764 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.150      ;
; 94.778 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.141      ;
; 94.778 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.141      ;
; 94.842 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.072      ;
; 94.842 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.072      ;
; 94.842 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.072      ;
; 94.842 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.072      ;
; 94.842 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.072      ;
; 94.842 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.072      ;
; 94.842 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.072      ;
; 94.842 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.072      ;
; 94.850 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.067      ;
; 94.850 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.067      ;
; 94.882 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.018      ;
; 94.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[23]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.014      ;
; 94.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[22]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.014      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                             ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.282 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_line[0]                                                                                                                                                    ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_ic_data_module:Qsys_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.442      ; 0.946      ;
; 0.317 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_xfer_wr_data[25]                                                                                                                                              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_victim_module:Qsys_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.453      ; 0.992      ;
; 0.328 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_mem_baddr[28]                                                                                                                                                    ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_tag_module:Qsys_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_lic1:auto_generated|ram_block1a0~porta_datain_reg0           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.461      ; 1.011      ;
; 0.329 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_xfer_wr_data[5]                                                                                                                                               ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_victim_module:Qsys_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.453      ; 1.004      ;
; 0.334 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_xfer_wr_data[20]                                                                                                                                              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_victim_module:Qsys_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.453      ; 1.009      ;
; 0.339 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_xfer_wr_data[28]                                                                                                                                              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_victim_module:Qsys_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.453      ; 1.014      ;
; 0.340 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_xfer_wr_data[17]                                                                                                                                              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_victim_module:Qsys_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.472      ; 1.034      ;
; 0.341 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_xfer_wr_data[27]                                                                                                                                              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_victim_module:Qsys_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.453      ; 1.016      ;
; 0.343 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_dp_offset[2]                                                                                                                                               ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_ic_data_module:Qsys_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.440      ; 1.005      ;
; 0.344 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_xfer_wr_data[11]                                                                                                                                              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_victim_module:Qsys_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.453      ; 1.019      ;
; 0.349 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_tag_wraddress[6]                                                                                                                                                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_ic_tag_module:Qsys_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated|ram_block1a0~porta_address_reg0          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.442      ; 1.013      ;
; 0.353 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_dp_offset[0]                                                                                                                                               ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_ic_data_module:Qsys_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.440      ; 1.015      ;
; 0.360 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_xfer_wr_data[12]                                                                                                                                              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_victim_module:Qsys_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.472      ; 1.054      ;
; 0.360 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_xfer_wr_data[16]                                                                                                                                              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_victim_module:Qsys_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.453      ; 1.035      ;
; 0.364 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_xfer_wr_data[22]                                                                                                                                              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_victim_module:Qsys_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.453      ; 1.039      ;
; 0.367 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_mem_baddr[14]                                                                                                                                                    ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_tag_module:Qsys_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_lic1:auto_generated|ram_block1a0~porta_datain_reg0           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.457      ; 1.046      ;
; 0.369 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_xfer_wr_data[21]                                                                                                                                              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_victim_module:Qsys_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.456      ; 1.047      ;
; 0.370 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_xfer_wr_data[8]                                                                                                                                               ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_victim_module:Qsys_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.453      ; 1.045      ;
; 0.371 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_tag_wraddress[0]                                                                                                                                                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_ic_tag_module:Qsys_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated|ram_block1a0~porta_address_reg0          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.442      ; 1.035      ;
; 0.371 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_xfer_wr_data[19]                                                                                                                                              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_victim_module:Qsys_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.456      ; 1.049      ;
; 0.377 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_mem_baddr[17]                                                                                                                                                    ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_tag_module:Qsys_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_lic1:auto_generated|ram_block1a0~porta_datain_reg0           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.457      ; 1.056      ;
; 0.379 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_xfer_wr_data[18]                                                                                                                                              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_victim_module:Qsys_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.443      ; 1.044      ;
; 0.380 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_xfer_wr_data[7]                                                                                                                                               ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_victim_module:Qsys_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.453      ; 1.055      ;
; 0.402 ; Qsys:u0|Qsys_sdram:sdram|m_state.100000000                                                                                                                                                                                          ; Qsys:u0|Qsys_sdram:sdram|m_state.100000000                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_sdram:sdram|m_next.010000000                                                                                                                                                                                           ; Qsys:u0|Qsys_sdram:sdram|m_next.010000000                                                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_sdram:sdram|m_count[2]                                                                                                                                                                                                 ; Qsys:u0|Qsys_sdram:sdram|m_count[2]                                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_sdram:sdram|m_state.000000100                                                                                                                                                                                          ; Qsys:u0|Qsys_sdram:sdram|m_state.000000100                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_sdram:sdram|m_count[0]                                                                                                                                                                                                 ; Qsys:u0|Qsys_sdram:sdram|m_count[0]                                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_sdram:sdram|m_state.000100000                                                                                                                                                                                          ; Qsys:u0|Qsys_sdram:sdram|m_state.000100000                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_sdram:sdram|refresh_request                                                                                                                                                                                            ; Qsys:u0|Qsys_sdram:sdram|refresh_request                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_sdram:sdram|m_state.000000001                                                                                                                                                                                          ; Qsys:u0|Qsys_sdram:sdram|m_state.000000001                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_sdram:sdram|active_cs_n                                                                                                                                                                                                ; Qsys:u0|Qsys_sdram:sdram|active_cs_n                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_sdram:sdram|ack_refresh_request                                                                                                                                                                                        ; Qsys:u0|Qsys_sdram:sdram|ack_refresh_request                                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entries[0]                                                                                                                                 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entries[0]                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entries[1]                                                                                                                                 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entries[1]                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][106]                                                                                                                          ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][106]                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|wr_address                                                                                                                                 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|wr_address                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                                           ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                           ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch     ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break     ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[2][106]                                                                                                     ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[2][106]                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[3][106]                                                                                                     ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[3][106]                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[4][106]                                                                                                     ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[4][106]                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[1][106]                                                                                                     ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[1][106]                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][106]                                                                                                     ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][106]                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_sdram:sdram|init_done                                                                                                                                                                                                  ; Qsys:u0|Qsys_sdram:sdram|init_done                                                                                                                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                       ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; Qsys:u0|Qsys_sdram:sdram|i_cmd[3]                                                                                                                                                                                                   ; Qsys:u0|Qsys_sdram:sdram|i_cmd[3]                                                                                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|rd_address                                                                                                                                 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|rd_address                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|has_pending_responses                                                                                               ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|has_pending_responses                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                                          ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                          ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                        ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                  ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                  ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                               ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_prevent_refill                                                                                                                                             ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_prevent_refill                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_active                                                                                                                                                     ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_active                                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                       ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[0]                                                                                                     ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[0]                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[16]                                                                                                    ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[16]                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                           ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                       ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                       ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[2]                                                                                                               ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[2]                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[3]                                                                                                               ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[3]                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[0]                                                                                                               ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[0]                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[1]                                                                                                               ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[1]                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr          ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Qsys:u0|Qsys_sdram:sdram|i_cmd[2]                                                                                                                                                                                                   ; Qsys:u0|Qsys_sdram:sdram|i_cmd[2]                                                                                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Qsys:u0|Qsys_sdram:sdram|i_cmd[0]                                                                                                                                                                                                   ; Qsys:u0|Qsys_sdram:sdram|i_cmd[0]                                                                                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[9][106]                                                                                                     ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[9][106]                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[10][106]                                                                                                    ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[10][106]                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[12][106]                                                                                                    ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[12][106]                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[13][106]                                                                                                    ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[13][106]                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[14][106]                                                                                                    ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[14][106]                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[11][106]                                                                                                    ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[11][106]                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[15][106]                                                                                                    ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[15][106]                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr[3]                                                                                                              ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr[3]                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[16][106]                                                                                                    ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[16][106]                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Qsys:u0|Qsys_sdram:sdram|i_cmd[1]                                                                                                                                                                                                   ; Qsys:u0|Qsys_sdram:sdram|i_cmd[1]                                                                                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Qsys:u0|Qsys_sdram:sdram|i_count[0]                                                                                                                                                                                                 ; Qsys:u0|Qsys_sdram:sdram|i_count[0]                                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Qsys:u0|Qsys_sdram:sdram|i_state.000                                                                                                                                                                                                ; Qsys:u0|Qsys_sdram:sdram|i_state.000                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Qsys:u0|Qsys_sdram:sdram|i_next.101                                                                                                                                                                                                 ; Qsys:u0|Qsys_sdram:sdram|i_next.101                                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Qsys:u0|Qsys_sdram:sdram|i_refs[2]                                                                                                                                                                                                  ; Qsys:u0|Qsys_sdram:sdram|i_refs[2]                                                                                                                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Qsys:u0|Qsys_sdram:sdram|i_refs[0]                                                                                                                                                                                                  ; Qsys:u0|Qsys_sdram:sdram|i_refs[0]                                                                                                                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Qsys:u0|Qsys_sdram:sdram|i_refs[1]                                                                                                                                                                                                  ; Qsys:u0|Qsys_sdram:sdram|i_refs[1]                                                                                                                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Qsys:u0|Qsys_sdram:sdram|i_count[1]                                                                                                                                                                                                 ; Qsys:u0|Qsys_sdram:sdram|i_count[1]                                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Qsys:u0|Qsys_sdram:sdram|i_count[2]                                                                                                                                                                                                 ; Qsys:u0|Qsys_sdram:sdram|i_count[2]                                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Qsys:u0|Qsys_sdram:sdram|i_next.000                                                                                                                                                                                                 ; Qsys:u0|Qsys_sdram:sdram|i_next.000                                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Qsys:u0|Qsys_sdram:sdram|i_state.101                                                                                                                                                                                                ; Qsys:u0|Qsys_sdram:sdram|i_state.101                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_write                                                                                                                                                                                      ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_write                                                                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_wr_data_cnt[1]                                                                                                                                                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_wr_data_cnt[1]                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_wr_data_cnt[2]                                                                                                                                                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_wr_data_cnt[2]                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_offset_field[1]                                                                                                                                          ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_offset_field[1]                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_read                                                                                                                                                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_read                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                     ; To Node                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.351 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_r:the_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]  ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_r:the_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.021      ;
; 0.357 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_r:the_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]  ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_r:the_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.027      ;
; 0.363 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_w:the_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]  ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_w:the_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.435      ; 1.020      ;
; 0.370 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_w:the_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]  ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_w:the_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.435      ; 1.027      ;
; 0.380 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_w:the_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]  ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_w:the_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.435      ; 1.037      ;
; 0.381 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_r:the_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]  ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_r:the_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.051      ;
; 0.384 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_w:the_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]  ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_w:the_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.435      ; 1.041      ;
; 0.386 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_r:the_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]  ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_r:the_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.056      ;
; 0.386 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[0]                                                                        ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[0]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.669      ;
; 0.387 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_r:the_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]  ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_r:the_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.057      ;
; 0.390 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_miso_s1_translator|wait_latency_counter[0]                                                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_miso_s1_translator|wait_latency_counter[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.674      ;
; 0.391 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_r:the_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]  ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_r:the_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.061      ;
; 0.402 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][1]                                                                          ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_altpll_0:altpll_0|pfdena_reg                                                                                                                                                     ; Qsys:u0|Qsys_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][0]                                                                          ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_miso_s1_agent_rdata_fifo|mem[0][0]                                                                                 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_miso_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_miso_s1_agent_rdata_fifo|mem[1][0]                                                                                 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_miso_s1_agent_rdata_fifo|mem[1][0]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_gpio_controller:spi_miso|data_out                                                                                                                                                ; Qsys:u0|Qsys_gpio_controller:spi_miso|data_out                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_timer_0:timer_0|timeout_occurred                                                                                                                                                 ; Qsys:u0|Qsys_timer_0:timer_0|timeout_occurred                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_hc_05_uart:hc_05_uart|Qsys_hc_05_uart_rx:the_Qsys_hc_05_uart_rx|framing_error                                                                                                    ; Qsys:u0|Qsys_hc_05_uart:hc_05_uart|Qsys_hc_05_uart_rx:the_Qsys_hc_05_uart_rx|framing_error                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_hc_05_uart:hc_05_uart|Qsys_hc_05_uart_tx:the_Qsys_hc_05_uart_tx|tx_ready                                                                                                         ; Qsys:u0|Qsys_hc_05_uart:hc_05_uart|Qsys_hc_05_uart_tx:the_Qsys_hc_05_uart_tx|tx_ready                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_hc_05_uart:hc_05_uart|Qsys_hc_05_uart_tx:the_Qsys_hc_05_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                   ; Qsys:u0|Qsys_hc_05_uart:hc_05_uart|Qsys_hc_05_uart_tx:the_Qsys_hc_05_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_hc_05_uart:hc_05_uart|Qsys_hc_05_uart_tx:the_Qsys_hc_05_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                   ; Qsys:u0|Qsys_hc_05_uart:hc_05_uart|Qsys_hc_05_uart_tx:the_Qsys_hc_05_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_hc_05_uart:hc_05_uart|Qsys_hc_05_uart_rx:the_Qsys_hc_05_uart_rx|rx_overrun                                                                                                       ; Qsys:u0|Qsys_hc_05_uart:hc_05_uart|Qsys_hc_05_uart_rx:the_Qsys_hc_05_uart_rx|rx_overrun                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_hc_05_uart:hc_05_uart|Qsys_hc_05_uart_rx:the_Qsys_hc_05_uart_rx|rx_char_ready                                                                                                    ; Qsys:u0|Qsys_hc_05_uart:hc_05_uart|Qsys_hc_05_uart_rx:the_Qsys_hc_05_uart_rx|rx_char_ready                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hc_05_uart_s1_translator|end_begintransfer                                                                    ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hc_05_uart_s1_translator|end_begintransfer                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_hc_05_uart:hc_05_uart|Qsys_hc_05_uart_rx:the_Qsys_hc_05_uart_rx|break_detect                                                                                                     ; Qsys:u0|Qsys_hc_05_uart:hc_05_uart|Qsys_hc_05_uart_rx:the_Qsys_hc_05_uart_rx|break_detect                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                       ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                   ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_w:the_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_w:the_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_w:the_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_w:the_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem_used[0]                                                                                  ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem_used[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter|has_pending_responses                                                    ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter|has_pending_responses                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter|pending_response_count[0]                                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter|pending_response_count[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem_used[1]                                                                                  ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem_used[1]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_controller_s1_agent_rsp_fifo|mem_used[1]                                                                          ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_controller_s1_agent_rsp_fifo|mem_used[1]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_controller_s1_translator|wait_latency_counter[1]                                                         ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_controller_s1_translator|wait_latency_counter[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hc_05_uart_s1_translator|wait_latency_counter[1]                                                              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hc_05_uart_s1_translator|wait_latency_counter[1]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[1]                                                                                  ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[0]                                                                                  ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                               ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                               ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hc_05_uart_s1_agent_rsp_fifo|mem_used[1]                                                                               ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hc_05_uart_s1_agent_rsp_fifo|mem_used[1]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hc_05_uart_s1_agent_rsp_fifo|mem_used[0]                                                                               ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hc_05_uart_s1_agent_rsp_fifo|mem_used[0]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_controller_s1_agent_rsp_fifo|mem_used[0]                                                                          ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_controller_s1_agent_rsp_fifo|mem_used[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_controller_s1_agent_rsp_fifo|mem[0][85]                                                                           ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_controller_s1_agent_rsp_fifo|mem[0][85]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_controller_s1_agent_rsp_fifo|mem[1][85]                                                                           ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_controller_s1_agent_rsp_fifo|mem[1][85]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][106]                                                                          ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][106]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                        ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                        ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                                                          ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                          ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][105]                                                                          ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_miso_s1_agent_rsp_fifo|mem_used[1]                                                                                 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_miso_s1_agent_rsp_fifo|mem_used[1]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_miso_s1_agent_rdata_fifo|mem_used[0]                                                                               ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_miso_s1_agent_rdata_fifo|mem_used[0]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_miso_s1_agent_rdata_fifo|mem_used[1]                                                                               ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_miso_s1_agent_rdata_fifo|mem_used[1]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_miso_s1_translator|wait_latency_counter[1]                                                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_miso_s1_translator|wait_latency_counter[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_miso_s1_agent_rsp_fifo|mem[1][105]                                                                                 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_miso_s1_agent_rsp_fifo|mem[1][105]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][85]                                                                                   ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][85]                                                                                   ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem[0][85]                                                                                   ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem[0][85]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem[1][85]                                                                                   ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem[1][85]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hc_05_uart_s1_agent_rsp_fifo|mem[0][85]                                                                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hc_05_uart_s1_agent_rsp_fifo|mem[0][85]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hc_05_uart_s1_agent_rsp_fifo|mem[1][85]                                                                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hc_05_uart_s1_agent_rsp_fifo|mem[1][85]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_mosi_s1_agent_rdata_fifo|mem[0][0]                                                                                 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_mosi_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_mosi_s1_agent_rdata_fifo|mem[1][0]                                                                                 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_mosi_s1_agent_rdata_fifo|mem[1][0]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_sck_s1_agent_rdata_fifo|mem[0][0]                                                                                  ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_sck_s1_agent_rdata_fifo|mem[0][0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_sck_s1_agent_rdata_fifo|mem[1][0]                                                                                  ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_sck_s1_agent_rdata_fifo|mem[1][0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Qsys:u0|Qsys_spi_csn:spi_sck|irq_mask                                                                                                                                                         ; Qsys:u0|Qsys_spi_csn:spi_sck|irq_mask                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Qsys:u0|Qsys_gpio_controller:gpio_controller|data_out                                                                                                                                         ; Qsys:u0|Qsys_gpio_controller:gpio_controller|data_out                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_r:the_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_r:the_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_r:the_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_r:the_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|pending_read_count[0]                                                                                               ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|pending_read_count[0]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rsp_fifo|mem[1][106]                                                                                  ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rsp_fifo|mem[1][106]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_sck_s1_agent_rsp_fifo|mem[1][106]                                                                                  ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_sck_s1_agent_rsp_fifo|mem[1][106]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_mosi_s1_agent_rdata_fifo|mem_used[0]                                                                               ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_mosi_s1_agent_rdata_fifo|mem_used[0]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_mosi_s1_agent_rdata_fifo|mem_used[1]                                                                               ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_mosi_s1_agent_rdata_fifo|mem_used[1]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_miso_s1_agent_rsp_fifo|mem[1][106]                                                                                 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_miso_s1_agent_rsp_fifo|mem[1][106]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_sck_s1_agent_rdata_fifo|mem_used[0]                                                                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_sck_s1_agent_rdata_fifo|mem_used[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_sck_s1_agent_rdata_fifo|mem_used[1]                                                                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_sck_s1_agent_rdata_fifo|mem_used[1]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_sck_s1_agent_rsp_fifo|mem_used[1]                                                                                  ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_sck_s1_agent_rsp_fifo|mem_used[1]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_sck_s1_agent_rsp_fifo|mem_used[0]                                                                                  ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_sck_s1_agent_rsp_fifo|mem_used[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_sck_s1_agent_rsp_fifo|mem[1][105]                                                                                  ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_sck_s1_agent_rsp_fifo|mem[1][105]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rsp_fifo|mem_used[1]                                                                                  ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rsp_fifo|mem_used[1]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rsp_fifo|mem_used[0]                                                                                  ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rsp_fifo|mem_used[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rdata_fifo|mem_used[0]                                                                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rdata_fifo|mem_used[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rdata_fifo|mem_used[1]                                                                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rdata_fifo|mem_used[1]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rdata_fifo|mem[0][0]                                                                                  ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rdata_fifo|mem[0][0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rsp_fifo|mem[1][105]                                                                                  ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rsp_fifo|mem[1][105]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Qsys:u0|Qsys_spi_csn:spi_csn|irq_mask                                                                                                                                                         ; Qsys:u0|Qsys_spi_csn:spi_csn|irq_mask                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rdata_fifo|mem[1][0]                                                                                  ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rdata_fifo|mem[1][0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_mosi_s1_agent_rsp_fifo|mem_used[0]                                                                                 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_mosi_s1_agent_rsp_fifo|mem_used[0]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_mosi_s1_agent_rsp_fifo|mem_used[1]                                                                                 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_mosi_s1_agent_rsp_fifo|mem_used[1]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_mosi_s1_agent_rsp_fifo|mem[1][105]                                                                                 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_mosi_s1_agent_rsp_fifo|mem[1][105]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.407 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_key_s1_translator|wait_latency_counter[0]                                                                 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_key_s1_translator|wait_latency_counter[0]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_controller_s1_translator|wait_latency_counter[0]                                                         ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_controller_s1_translator|wait_latency_counter[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.674      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.402 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                   ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.407 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.674      ;
; 0.412 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 0.696      ;
; 0.412 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 0.696      ;
; 0.419 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 0.703      ;
; 0.421 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.688      ;
; 0.426 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.692      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.430 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                        ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.697      ;
; 0.431 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                        ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                        ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                        ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                     ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.432 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                        ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.697      ;
; 0.433 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                        ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.698      ;
; 0.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.703      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.438 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[23]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.445 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                        ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.710      ;
; 0.445 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.711      ;
; 0.445 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.712      ;
; 0.447 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.713      ;
; 0.450 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.717      ;
; 0.451 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.718      ;
; 0.452 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.717      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.719      ;
; 0.453 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[31]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[30]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[6]                                                        ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.718      ;
; 0.454 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.719      ;
; 0.454 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[26]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.719      ;
; 0.455 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.720      ;
; 0.456 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[37]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.721      ;
; 0.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.723      ;
; 0.458 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                     ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.724      ;
; 0.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.726      ;
; 0.460 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.727      ;
; 0.461 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.728      ;
; 0.461 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                     ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.727      ;
; 0.461 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[7]                                                        ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[6]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.726      ;
; 0.553 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[5]                                                                                                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[4]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.819      ;
; 0.556 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[12]                                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[11]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.822      ;
; 0.560 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.826      ;
; 0.562 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                     ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.828      ;
; 0.562 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                     ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.828      ;
; 0.562 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.827      ;
; 0.563 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.828      ;
; 0.564 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[14]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.829      ;
; 0.564 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[10]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.829      ;
; 0.575 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.841      ;
; 0.576 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.841      ;
; 0.599 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.866      ;
; 0.600 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.866      ;
; 0.601 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.868      ;
; 0.601 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.867      ;
; 0.601 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.867      ;
; 0.604 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 0.888      ;
; 0.606 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.872      ;
; 0.607 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.874      ;
; 0.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.874      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                                                                                                                                                                                                                                                                                                                           ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 3.260 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_xfer_wr_data[18]                                                                                                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.118     ; 6.620      ;
; 3.261 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_readdata_d1[28]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.124     ; 6.613      ;
; 3.261 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_readdata_d1[20]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.124     ; 6.613      ;
; 3.261 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_readdata_d1[26]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.124     ; 6.613      ;
; 3.261 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_readdata_d1[18]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.124     ; 6.613      ;
; 3.261 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_readdata_d1[24]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.137     ; 6.600      ;
; 3.261 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|i_readdata_d1[18]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.124     ; 6.613      ;
; 3.261 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|i_readdata_d1[20]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.124     ; 6.613      ;
; 3.261 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|i_readdata_d1[26]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.124     ; 6.613      ;
; 3.261 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|i_readdata_d1[24]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.137     ; 6.600      ;
; 3.261 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|i_readdata_d1[2]                                                                                                                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.124     ; 6.613      ;
; 3.261 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|i_readdata_d1[28]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.124     ; 6.613      ;
; 3.261 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_st_data[24]                                                                                                                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.137     ; 6.600      ;
; 3.261 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_st_data[24]                                                                                                                                                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.137     ; 6.600      ;
; 3.261 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_st_data[25]                                                                                                                                                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.137     ; 6.600      ;
; 3.261 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_st_data[27]                                                                                                                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.137     ; 6.600      ;
; 3.261 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_st_data[27]                                                                                                                                                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.137     ; 6.600      ;
; 3.261 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_st_data[28]                                                                                                                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.137     ; 6.600      ;
; 3.261 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_st_data[28]                                                                                                                                                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.137     ; 6.600      ;
; 3.261 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_st_data[30]                                                                                                                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.137     ; 6.600      ;
; 3.261 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_st_data[30]                                                                                                                                                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.137     ; 6.600      ;
; 3.262 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_readdata_d1[9]                                                                                                                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.130     ; 6.606      ;
; 3.262 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_readdata_d1[17]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.130     ; 6.606      ;
; 3.262 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_readdata_d1[16]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.130     ; 6.606      ;
; 3.262 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_readdata_d1[14]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.130     ; 6.606      ;
; 3.262 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|i_readdata_d1[17]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.130     ; 6.606      ;
; 3.262 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|i_readdata_d1[16]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.130     ; 6.606      ;
; 3.262 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|i_readdata_d1[14]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.130     ; 6.606      ;
; 3.262 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|i_readdata_d1[9]                                                                                                                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.130     ; 6.606      ;
; 3.288 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_readdatavalid_d1                                                                                                                                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.120     ; 6.590      ;
; 3.289 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_ap_cnt[3]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.112     ; 6.597      ;
; 3.289 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.112     ; 6.597      ;
; 3.289 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_ap_cnt[0]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.112     ; 6.597      ;
; 3.289 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.112     ; 6.597      ;
; 3.291 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.128     ; 6.579      ;
; 3.293 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_readdata_d1[5]                                                                                                                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.118     ; 6.587      ;
; 3.293 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_readdata_d1[1]                                                                                                                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.118     ; 6.587      ;
; 3.293 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|i_readdata_d1[1]                                                                                                                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.118     ; 6.587      ;
; 3.293 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|i_readdata_d1[5]                                                                                                                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.118     ; 6.587      ;
; 3.293 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|i_readdatavalid_d1                                                                                                                                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.118     ; 6.587      ;
; 3.305 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_readdata_d1[29]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.105     ; 6.588      ;
; 3.305 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_readdata_d1[23]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.105     ; 6.588      ;
; 3.305 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_readdata_d1[27]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.105     ; 6.588      ;
; 3.305 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_readdata_d1[30]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.105     ; 6.588      ;
; 3.305 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|i_readdata_d1[27]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.105     ; 6.588      ;
; 3.305 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|i_readdata_d1[23]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.105     ; 6.588      ;
; 3.305 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|i_readdata_d1[0]                                                                                                                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.105     ; 6.588      ;
; 3.305 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|i_readdata_d1[30]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.105     ; 6.588      ;
; 3.305 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|i_readdata_d1[29]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.105     ; 6.588      ;
; 3.453 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_bht_data[0]                                                                                                                                                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.176      ; 6.645      ;
; 3.453 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_bht_data[1]                                                                                                                                                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.176      ; 6.645      ;
; 3.471 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.003     ; 6.302      ;
; 3.471 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.003     ; 6.302      ;
; 3.471 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.003     ; 6.302      ;
; 3.471 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.003     ; 6.302      ;
; 3.471 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.003     ; 6.302      ;
; 3.471 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.003     ; 6.302      ;
; 3.471 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.003     ; 6.302      ;
; 3.471 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.003     ; 6.302      ;
; 3.471 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.003     ; 6.302      ;
; 3.471 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.003     ; 6.302      ;
; 3.471 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.003     ; 6.302      ;
; 3.471 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.003     ; 6.302      ;
; 3.471 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.003     ; 6.302      ;
; 3.471 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.003     ; 6.302      ;
; 3.471 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.003     ; 6.302      ;
; 3.471 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.003     ; 6.302      ;
; 3.471 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.003     ; 6.302      ;
; 3.471 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.003     ; 6.302      ;
; 3.471 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.003     ; 6.302      ;
; 3.471 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.003     ; 6.302      ;
; 3.471 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[27]                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.003     ; 6.302      ;
; 3.471 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[26]                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.003     ; 6.302      ;
; 3.471 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.003     ; 6.302      ;
; 3.471 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[24]                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.003     ; 6.302      ;
; 3.471 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[23]                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.003     ; 6.302      ;
; 3.471 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[22]                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.003     ; 6.302      ;
; 3.471 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[21]                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.003     ; 6.302      ;
; 3.471 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.003     ; 6.302      ;
; 3.471 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[19]                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.003     ; 6.302      ;
; 3.471 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.003     ; 6.302      ;
; 3.471 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[17]                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.003     ; 6.302      ;
; 3.471 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.003     ; 6.302      ;
; 3.483 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.012      ; 6.305      ;
; 3.483 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.012      ; 6.305      ;
; 3.483 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.012      ; 6.305      ;
; 3.483 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.012      ; 6.305      ;
; 3.483 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.012      ; 6.305      ;
; 3.483 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.012      ; 6.305      ;
; 3.483 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.012      ; 6.305      ;
; 3.483 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.012      ; 6.305      ;
; 3.483 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.012      ; 6.305      ;
; 3.483 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.012      ; 6.305      ;
; 3.483 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.012      ; 6.305      ;
; 3.483 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.012      ; 6.305      ;
; 3.483 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.012      ; 6.305      ;
; 3.483 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.012      ; 6.305      ;
; 3.483 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.012      ; 6.305      ;
; 3.483 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.012      ; 6.305      ;
; 3.483 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.012      ; 6.305      ;
+-------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.975 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][85]                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.108     ; 3.915      ;
; 15.975 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[1]                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.108     ; 3.915      ;
; 15.975 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0]                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.108     ; 3.915      ;
; 15.976 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 3.921      ;
; 15.976 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 3.921      ;
; 15.976 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 3.921      ;
; 15.976 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_altpll_0:altpll_0|Qsys_altpll_0_stdsync_sv6:stdsync2|Qsys_altpll_0_dffpipe_l2c:dffpipe3|dffe5a[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 3.921      ;
; 15.976 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 3.921      ;
; 15.980 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 3.896      ;
; 16.009 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[1]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 3.879      ;
; 16.016 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.124     ; 3.858      ;
; 16.016 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[3]                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.124     ; 3.858      ;
; 16.016 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[2]                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.124     ; 3.858      ;
; 16.016 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[0]                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.124     ; 3.858      ;
; 16.016 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[1]                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.124     ; 3.858      ;
; 16.016 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[10]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 3.875      ;
; 16.016 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 3.875      ;
; 16.016 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[9]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 3.875      ;
; 16.016 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 3.875      ;
; 16.016 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 3.875      ;
; 16.016 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[6]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 3.875      ;
; 16.016 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[2]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 3.875      ;
; 16.016 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hc_05_uart_s1_translator|av_readdata_pre[2]                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 3.875      ;
; 16.016 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 3.875      ;
; 16.016 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hc_05_uart_s1_translator|av_readdata_pre[1]                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 3.875      ;
; 16.016 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 3.875      ;
; 16.016 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[1]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 3.875      ;
; 16.195 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.175      ; 3.902      ;
; 16.195 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.175      ; 3.902      ;
; 16.195 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.175      ; 3.902      ;
; 16.195 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.175      ; 3.902      ;
; 16.195 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.175      ; 3.902      ;
; 16.195 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[10]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.175      ; 3.902      ;
; 16.195 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[11]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.175      ; 3.902      ;
; 16.195 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[12]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.175      ; 3.902      ;
; 16.195 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[13]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.175      ; 3.902      ;
; 16.195 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[14]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.175      ; 3.902      ;
; 16.195 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[15]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.175      ; 3.902      ;
; 16.195 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[16]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.175      ; 3.902      ;
; 16.195 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[17]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.175      ; 3.902      ;
; 16.195 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[18]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.175      ; 3.902      ;
; 16.195 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[19]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.175      ; 3.902      ;
; 16.195 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[20]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.175      ; 3.902      ;
; 16.195 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.175      ; 3.902      ;
; 16.195 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.175      ; 3.902      ;
; 16.195 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[42]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.175      ; 3.902      ;
; 16.195 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.175      ; 3.902      ;
; 16.195 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.175      ; 3.902      ;
; 16.195 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.175      ; 3.902      ;
; 16.195 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.175      ; 3.902      ;
; 16.234 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.216      ; 3.904      ;
; 16.234 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.216      ; 3.904      ;
; 16.234 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.216      ; 3.904      ;
; 16.234 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.216      ; 3.904      ;
; 16.234 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.216      ; 3.904      ;
; 16.234 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.216      ; 3.904      ;
; 16.234 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.216      ; 3.904      ;
; 16.234 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.216      ; 3.904      ;
; 16.381 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|period_l_register[15]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 3.498      ;
; 16.381 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|period_h_register[15]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 3.498      ;
; 16.381 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|period_h_register[8]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 3.498      ;
; 16.381 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[0]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.118     ; 3.499      ;
; 16.381 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[1]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.118     ; 3.499      ;
; 16.381 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[2]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.118     ; 3.499      ;
; 16.381 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[3]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.118     ; 3.499      ;
; 16.381 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[4]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.118     ; 3.499      ;
; 16.381 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[5]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.118     ; 3.499      ;
; 16.381 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|period_l_register[6]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 3.498      ;
; 16.381 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[6]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.118     ; 3.499      ;
; 16.381 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|period_l_register[7]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 3.498      ;
; 16.381 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[7]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.118     ; 3.499      ;
; 16.381 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|period_l_register[8]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 3.498      ;
; 16.381 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[8]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.118     ; 3.499      ;
; 16.381 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|period_l_register[9]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 3.498      ;
; 16.381 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[9]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.118     ; 3.499      ;
; 16.381 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|period_l_register[10]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 3.498      ;
; 16.381 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[10]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.118     ; 3.499      ;
; 16.381 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[11]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.118     ; 3.499      ;
; 16.381 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[12]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.118     ; 3.499      ;
; 16.381 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|period_l_register[13]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 3.498      ;
; 16.381 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[13]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.118     ; 3.499      ;
; 16.381 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|period_l_register[14]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 3.498      ;
; 16.381 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[14]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.118     ; 3.499      ;
; 16.381 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|period_h_register[6]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 3.498      ;
; 16.381 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|period_h_register[7]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 3.498      ;
; 16.381 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|period_h_register[10]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 3.498      ;
; 16.381 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|period_h_register[9]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 3.498      ;
; 16.381 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|period_h_register[13]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 3.498      ;
; 16.381 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|period_h_register[14]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 3.498      ;
; 16.381 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[15]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.118     ; 3.499      ;
; 16.382 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|period_l_register[0]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 3.500      ;
; 16.382 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|period_l_register[1]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 3.500      ;
; 16.382 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|period_l_register[2]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 3.500      ;
; 16.382 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|period_l_register[3]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 3.500      ;
; 16.382 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|period_l_register[4]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 3.500      ;
; 16.382 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|period_l_register[5]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 3.500      ;
; 16.382 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|period_l_register[11]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 3.500      ;
; 16.382 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|period_l_register[12]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 3.500      ;
; 16.382 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|period_h_register[0]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 3.500      ;
; 16.382 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|period_h_register[1]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 3.500      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.819 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.167      ; 2.346      ;
; 48.064 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 2.092      ;
; 96.243 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.674      ;
; 96.243 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.674      ;
; 96.243 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.674      ;
; 96.243 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.674      ;
; 96.597 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.329      ;
; 96.597 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.329      ;
; 96.597 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.329      ;
; 96.597 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.329      ;
; 96.724 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.203      ;
; 96.724 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.203      ;
; 96.724 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.203      ;
; 96.724 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.203      ;
; 96.724 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.203      ;
; 96.856 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.063      ;
; 96.981 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.937      ;
; 96.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.920      ;
; 96.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.920      ;
; 96.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.920      ;
; 96.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.920      ;
; 96.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.920      ;
; 96.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.920      ;
; 97.046 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 2.819      ;
; 97.046 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 2.819      ;
; 97.046 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 2.819      ;
; 97.046 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 2.819      ;
; 97.046 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 2.819      ;
; 97.046 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 2.819      ;
; 97.046 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 2.819      ;
; 97.046 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 2.819      ;
; 97.046 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 2.819      ;
; 97.046 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 2.819      ;
; 97.046 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 2.819      ;
; 97.046 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 2.819      ;
; 97.056 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.858      ;
; 97.056 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.858      ;
; 97.056 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.858      ;
; 97.056 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.858      ;
; 97.056 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.858      ;
; 97.056 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.858      ;
; 97.056 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.858      ;
; 97.056 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.858      ;
; 97.056 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.858      ;
; 97.056 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.858      ;
; 97.056 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.858      ;
; 97.056 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.858      ;
; 97.056 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.858      ;
; 97.073 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.854      ;
; 97.073 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.854      ;
; 97.073 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.854      ;
; 97.073 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.854      ;
; 97.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.728      ;
; 97.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.728      ;
; 97.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.728      ;
; 97.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.728      ;
; 97.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.728      ;
; 97.343 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.573      ;
; 97.343 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.573      ;
; 97.343 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.573      ;
; 97.343 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.573      ;
; 97.343 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.573      ;
; 97.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.517      ;
; 97.862 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.051      ;
; 97.862 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.051      ;
; 97.862 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.051      ;
; 97.862 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.051      ;
; 97.965 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.951      ;
; 97.996 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.922      ;
; 97.996 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.922      ;
; 97.996 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.922      ;
; 97.996 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.922      ;
; 97.996 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.922      ;
; 97.996 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.922      ;
; 97.996 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.922      ;
; 97.996 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.922      ;
; 97.996 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.922      ;
; 97.996 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.922      ;
; 97.996 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.922      ;
; 97.996 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.922      ;
; 98.013 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.905      ;
; 98.013 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.905      ;
; 98.013 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.905      ;
; 98.013 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.905      ;
; 98.013 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.905      ;
; 98.142 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.777      ;
; 98.142 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.777      ;
; 98.142 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.777      ;
; 98.175 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.739      ;
; 98.175 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.739      ;
; 98.175 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.739      ;
; 98.175 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.739      ;
; 98.175 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.739      ;
; 98.175 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.739      ;
; 98.175 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.739      ;
; 98.377 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.538      ;
; 98.377 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.538      ;
; 98.377 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.538      ;
; 98.377 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.538      ;
; 98.377 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.538      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                             ; To Node                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.035 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.302      ;
; 1.113 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_miso_s1_translator|wait_latency_counter[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.519      ; 1.818      ;
; 1.435 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_spi_csn:spi_sck|irq_mask                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 1.709      ;
; 1.435 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_sck_s1_translator|read_latency_shift_reg[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 1.709      ;
; 1.435 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_sck_s1_agent_rsp_fifo|mem[1][105]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 1.709      ;
; 1.435 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 1.709      ;
; 1.435 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_sck_s1_translator|wait_latency_counter[1]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 1.709      ;
; 1.435 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_sck_s1_translator|wait_latency_counter[0]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 1.709      ;
; 1.435 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 1.709      ;
; 1.435 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 1.709      ;
; 1.435 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 1.709      ;
; 1.460 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_csn_s1_translator|av_readdata_pre[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.728      ;
; 1.460 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_spi_csn:spi_csn|readdata[0]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.728      ;
; 1.460 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rsp_fifo|mem[1][106]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.728      ;
; 1.460 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.728      ;
; 1.460 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.728      ;
; 1.460 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.728      ;
; 1.460 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.728      ;
; 1.460 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.728      ;
; 1.460 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.728      ;
; 1.462 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 1.732      ;
; 1.462 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[105]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 1.732      ;
; 1.486 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_sck_s1_agent_rdata_fifo|mem[0][0]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.758      ;
; 1.486 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_sck_s1_agent_rdata_fifo|mem[1][0]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.758      ;
; 1.486 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_sck_s1_agent_rsp_fifo|mem[0][106]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.758      ;
; 1.486 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_sck_s1_agent_rsp_fifo|mem[1][106]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.758      ;
; 1.486 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.758      ;
; 1.486 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_sck_s1_agent_rdata_fifo|mem_used[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.758      ;
; 1.486 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_sck_s1_agent_rdata_fifo|mem_used[1]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.758      ;
; 1.486 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_sck_s1_agent_rsp_fifo|mem_used[1]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.758      ;
; 1.486 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_sck_s1_agent_rsp_fifo|mem_used[0]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.758      ;
; 1.486 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_sck_s1_agent_rsp_fifo|mem[0][105]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.758      ;
; 1.486 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.758      ;
; 1.523 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.781      ;
; 1.523 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[105]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.781      ;
; 1.529 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_mosi_s1_agent_rdata_fifo|mem[0][0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.789      ;
; 1.529 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_mosi_s1_agent_rdata_fifo|mem[1][0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.789      ;
; 1.529 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_mosi_s1_translator|av_readdata_pre[0]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.789      ;
; 1.529 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_mosi_s1_agent_rsp_fifo|mem[0][106]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.789      ;
; 1.529 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_mosi_s1_agent_rdata_fifo|mem_used[0]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.789      ;
; 1.529 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_mosi_s1_agent_rdata_fifo|mem_used[1]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.789      ;
; 1.529 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_mosi_s1_agent_rsp_fifo|mem[0][105]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.789      ;
; 1.529 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.789      ;
; 1.529 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.789      ;
; 1.529 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_csn_s1_translator|waitrequest_reset_override                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.789      ;
; 1.537 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_miso_s1_agent_rdata_fifo|mem[0][0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 1.811      ;
; 1.537 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_miso_s1_agent_rdata_fifo|mem[1][0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 1.811      ;
; 1.537 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_miso_s1_agent_rsp_fifo|mem[0][106]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 1.811      ;
; 1.537 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 1.811      ;
; 1.537 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_miso_s1_agent_rsp_fifo|mem[0][105]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 1.811      ;
; 1.537 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_miso_s1_agent_rdata_fifo|mem_used[0]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 1.811      ;
; 1.537 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_miso_s1_agent_rdata_fifo|mem_used[1]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 1.811      ;
; 1.537 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_miso_s1_agent_rsp_fifo|mem[1][105]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 1.811      ;
; 1.537 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 1.811      ;
; 1.537 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 1.811      ;
; 1.541 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rsp_fifo|mem_used[1]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.796      ;
; 1.541 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rsp_fifo|mem_used[0]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.796      ;
; 1.541 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rsp_fifo|mem[1][105]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.796      ;
; 1.541 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_csn_s1_translator|wait_latency_counter[0]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.796      ;
; 1.541 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_csn_s1_translator|wait_latency_counter[1]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.796      ;
; 1.541 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_csn_s1_translator|read_latency_shift_reg[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.796      ;
; 1.541 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.796      ;
; 1.541 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_spi_csn:spi_csn|irq_mask                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.796      ;
; 1.541 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.796      ;
; 1.541 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.796      ;
; 1.546 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_gpio_controller:spi_miso|data_out                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.818      ;
; 1.546 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_miso_s1_agent_rsp_fifo|mem_used[1]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.818      ;
; 1.546 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_miso_s1_agent_rsp_fifo|mem_used[0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.818      ;
; 1.546 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_miso_s1_translator|wait_latency_counter[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.818      ;
; 1.546 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_miso_s1_translator|read_latency_shift_reg[0]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.818      ;
; 1.546 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.818      ;
; 1.546 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.818      ;
; 1.557 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.814      ;
; 1.557 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rsp_fifo|mem[0][105]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.814      ;
; 1.557 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rsp_fifo|mem[0][106]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.814      ;
; 1.557 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rdata_fifo|mem_used[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.814      ;
; 1.557 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rdata_fifo|mem_used[1]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.814      ;
; 1.557 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rdata_fifo|mem[0][0]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.814      ;
; 1.557 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rdata_fifo|mem[1][0]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.814      ;
; 1.557 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.814      ;
; 1.621 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_mosi_s1_agent_rsp_fifo|mem[1][106]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.882      ;
; 1.621 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_mosi_s1_agent_rsp_fifo|mem_used[0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.882      ;
; 1.621 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_mosi_s1_agent_rsp_fifo|mem_used[1]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.882      ;
; 1.621 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_mosi_s1_agent_rsp_fifo|mem[1][105]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.882      ;
; 1.621 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_mosi_s1_translator|wait_latency_counter[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.882      ;
; 1.621 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_mosi_s1_translator|wait_latency_counter[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.882      ;
; 1.621 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_mosi_s1_translator|read_latency_shift_reg[0]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.882      ;
; 1.621 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.882      ;
; 1.621 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.882      ;
; 1.720 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_sck_s1_translator|av_readdata_pre[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 2.001      ;
; 1.720 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_spi_csn:spi_sck|readdata[0]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 2.001      ;
; 1.720 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 2.001      ;
; 1.720 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 2.001      ;
; 1.720 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 2.001      ;
; 1.850 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_pio_key:spi_mosi|readdata[0]                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.116      ;
; 1.850 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.116      ;
; 1.850 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.116      ;
; 1.857 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.121      ;
; 1.857 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.121      ;
; 1.857 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.121      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.152  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.416      ;
; 1.152  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.416      ;
; 1.152  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.416      ;
; 1.152  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.416      ;
; 1.152  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.416      ;
; 1.371  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.634      ;
; 1.371  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.634      ;
; 1.371  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.634      ;
; 1.371  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.634      ;
; 1.371  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.634      ;
; 1.371  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.634      ;
; 1.371  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.634      ;
; 1.382  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.651      ;
; 1.382  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.651      ;
; 1.382  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.651      ;
; 1.490  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.758      ;
; 1.490  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.758      ;
; 1.490  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.758      ;
; 1.490  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.758      ;
; 1.490  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.758      ;
; 1.504  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.771      ;
; 1.504  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.771      ;
; 1.504  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.771      ;
; 1.504  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.771      ;
; 1.504  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.771      ;
; 1.504  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.771      ;
; 1.504  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.771      ;
; 1.504  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.771      ;
; 1.504  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.771      ;
; 1.504  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.771      ;
; 1.504  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.771      ;
; 1.504  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.771      ;
; 1.543  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.808      ;
; 1.663  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.925      ;
; 1.663  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.925      ;
; 1.663  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.925      ;
; 1.663  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.925      ;
; 2.097  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.366      ;
; 2.192  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.457      ;
; 2.192  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.457      ;
; 2.192  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.457      ;
; 2.192  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.457      ;
; 2.192  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.457      ;
; 2.315  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.593      ;
; 2.315  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.593      ;
; 2.315  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.593      ;
; 2.315  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.593      ;
; 2.315  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.593      ;
; 2.437  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.698      ;
; 2.437  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.698      ;
; 2.437  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.698      ;
; 2.437  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.698      ;
; 2.437  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.698      ;
; 2.437  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.698      ;
; 2.437  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.698      ;
; 2.437  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.698      ;
; 2.437  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.698      ;
; 2.437  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.698      ;
; 2.437  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.698      ;
; 2.437  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.698      ;
; 2.462  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.739      ;
; 2.462  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.739      ;
; 2.462  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.739      ;
; 2.462  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.739      ;
; 2.475  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.738      ;
; 2.475  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.738      ;
; 2.475  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.738      ;
; 2.475  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.738      ;
; 2.475  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.738      ;
; 2.475  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.738      ;
; 2.475  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.738      ;
; 2.475  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.738      ;
; 2.475  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.738      ;
; 2.475  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.738      ;
; 2.475  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.738      ;
; 2.475  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.738      ;
; 2.475  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.738      ;
; 2.541  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.802      ;
; 2.541  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.802      ;
; 2.541  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.802      ;
; 2.541  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.802      ;
; 2.541  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.802      ;
; 2.541  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.802      ;
; 2.549  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.816      ;
; 2.646  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.914      ;
; 2.761  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 3.037      ;
; 2.761  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 3.037      ;
; 2.761  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 3.037      ;
; 2.761  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 3.037      ;
; 2.761  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 3.037      ;
; 2.908  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.183      ;
; 2.908  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.183      ;
; 2.908  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.183      ;
; 2.908  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.183      ;
; 3.200  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.467      ;
; 3.200  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.467      ;
; 3.200  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.467      ;
; 3.200  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.467      ;
; 51.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.322      ; 1.959      ;
; 51.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.331      ; 2.240      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                                                                                                                             ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 4.267 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|rd_valid[2]                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.513      ; 4.966      ;
; 4.267 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.503      ; 4.956      ;
; 4.277 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.527      ; 4.990      ;
; 4.277 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.527      ; 4.990      ;
; 4.277 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.515      ; 4.978      ;
; 4.277 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.515      ; 4.978      ;
; 4.278 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.505      ; 4.969      ;
; 4.278 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.505      ; 4.969      ;
; 4.298 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_valid                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.469      ; 4.953      ;
; 4.338 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.470      ; 4.994      ;
; 4.338 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.470      ; 4.994      ;
; 4.725 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_data[26]~_Duplicate_1                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 4.989      ;
; 4.725 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_data[25]~_Duplicate_1                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 4.989      ;
; 4.725 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_data[13]~_Duplicate_1                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 4.989      ;
; 4.725 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_data[6]~_Duplicate_1                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 4.989      ;
; 4.725 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_data[5]~_Duplicate_1                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 4.989      ;
; 4.725 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_next.010000000                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 4.986      ;
; 4.725 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_count[2]                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 4.986      ;
; 4.725 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_next.000000001                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 4.986      ;
; 4.725 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_count[0]                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 4.985      ;
; 4.725 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_count[1]                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 4.985      ;
; 4.725 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_state.000100000                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 4.985      ;
; 4.725 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_state.001000000                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 4.985      ;
; 4.725 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_state.010000000                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 4.986      ;
; 4.725 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][106]                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 4.964      ;
; 4.725 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][106]                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 4.964      ;
; 4.725 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][68]                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 4.964      ;
; 4.725 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 4.964      ;
; 4.725 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][86]                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 4.964      ;
; 4.725 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 4.964      ;
; 4.726 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_data[30]~_Duplicate_1                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 4.992      ;
; 4.726 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_data[29]~_Duplicate_1                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 4.992      ;
; 4.726 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_data[28]~_Duplicate_1                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 4.992      ;
; 4.726 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_data[27]~_Duplicate_1                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 4.992      ;
; 4.726 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_data[24]~_Duplicate_1                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 4.992      ;
; 4.726 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_data[7]~_Duplicate_1                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 4.967      ;
; 4.726 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_data[4]~_Duplicate_1                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 4.967      ;
; 4.726 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_data[3]~_Duplicate_1                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 4.967      ;
; 4.726 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_data[2]~_Duplicate_1                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 4.967      ;
; 4.726 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_data[1]~_Duplicate_1                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 4.987      ;
; 4.726 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_data[0]~_Duplicate_1                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 4.987      ;
; 4.726 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_state.100000000                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 4.984      ;
; 4.726 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_state.000001000                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 4.984      ;
; 4.726 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_state.000010000                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 4.984      ;
; 4.726 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_state.000000100                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 4.984      ;
; 4.726 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_next.000010000                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 4.985      ;
; 4.726 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_next.000001000                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 4.985      ;
; 4.726 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|f_pop                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 4.984      ;
; 4.726 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|refresh_request                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 4.985      ;
; 4.726 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_state.000000001                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 4.985      ;
; 4.726 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_state.000000010                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 4.985      ;
; 4.726 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|ack_refresh_request                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 4.985      ;
; 4.726 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 4.987      ;
; 4.726 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 4.987      ;
; 4.726 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 4.987      ;
; 4.726 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|has_pending_responses                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 4.951      ;
; 4.726 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|pending_response_count[1]                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 4.951      ;
; 4.726 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|pending_response_count[0]                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 4.951      ;
; 4.726 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|pending_response_count[4]                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 4.951      ;
; 4.726 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|pending_response_count[2]                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 4.951      ;
; 4.726 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|pending_response_count[3]                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 4.951      ;
; 4.726 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][106]                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 4.974      ;
; 4.726 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][106]                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 4.975      ;
; 4.726 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][106]                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 4.974      ;
; 4.726 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][106]                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 4.974      ;
; 4.726 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][106]                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 4.974      ;
; 4.726 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][106]                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 4.975      ;
; 4.726 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 4.976      ;
; 4.726 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 4.976      ;
; 4.726 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 4.976      ;
; 4.726 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 4.976      ;
; 4.726 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 4.976      ;
; 4.726 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 4.976      ;
; 4.726 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 4.976      ;
; 4.726 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 4.976      ;
; 4.726 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 4.974      ;
; 4.726 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 4.974      ;
; 4.726 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68]                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 4.974      ;
; 4.726 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68]                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 4.975      ;
; 4.726 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 4.975      ;
; 4.726 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 4.974      ;
; 4.726 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][86]                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 4.974      ;
; 4.726 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][86]                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 4.975      ;
; 4.726 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][86]                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 4.975      ;
; 4.726 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][86]                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 4.974      ;
; 4.726 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][86]                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 4.974      ;
; 4.726 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][86]                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 4.974      ;
; 4.726 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 4.955      ;
; 4.726 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][86]                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 4.955      ;
; 4.726 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][106]                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 4.955      ;
; 4.726 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 4.949      ;
; 4.726 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 4.949      ;
; 4.726 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 4.949      ;
; 4.726 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 4.963      ;
; 4.726 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 4.964      ;
; 4.726 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 4.964      ;
; 4.726 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 4.949      ;
; 4.726 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 4.964      ;
; 4.726 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[105]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 4.964      ;
; 4.726 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 4.964      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 56
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.161
Worst Case Available Settling Time: 13.586 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                 ;
+------------+-----------------+-----------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                  ; Note ;
+------------+-----------------+-----------------------------+------+
; 98.45 MHz  ; 98.45 MHz       ; CLOCK_50                    ;      ;
; 118.57 MHz ; 118.57 MHz      ; altera_reserved_tck         ;      ;
; 119.85 MHz ; 119.85 MHz      ; u0|altpll_0|sd1|pll7|clk[0] ;      ;
+------------+-----------------+-----------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                   ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; u0|altpll_0|sd1|pll7|clk[0] ; 1.656  ; 0.000         ;
; CLOCK_50                    ; 9.843  ; 0.000         ;
; altera_reserved_tck         ; 45.783 ; 0.000         ;
+-----------------------------+--------+---------------+


+-----------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                   ;
+-----------------------------+-------+---------------+
; Clock                       ; Slack ; End Point TNS ;
+-----------------------------+-------+---------------+
; u0|altpll_0|sd1|pll7|clk[0] ; 0.295 ; 0.000         ;
; CLOCK_50                    ; 0.338 ; 0.000         ;
; altera_reserved_tck         ; 0.354 ; 0.000         ;
+-----------------------------+-------+---------------+


+------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; u0|altpll_0|sd1|pll7|clk[0] ; 3.828  ; 0.000         ;
; CLOCK_50                    ; 16.370 ; 0.000         ;
; altera_reserved_tck         ; 48.099 ; 0.000         ;
+-----------------------------+--------+---------------+


+-----------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                ;
+-----------------------------+-------+---------------+
; Clock                       ; Slack ; End Point TNS ;
+-----------------------------+-------+---------------+
; CLOCK_50                    ; 0.941 ; 0.000         ;
; altera_reserved_tck         ; 1.049 ; 0.000         ;
; u0|altpll_0|sd1|pll7|clk[0] ; 3.871 ; 0.000         ;
+-----------------------------+-------+---------------+


+------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary     ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; u0|altpll_0|sd1|pll7|clk[0] ; 4.649  ; 0.000         ;
; CLOCK_50                    ; 9.561  ; 0.000         ;
; CLOCK2_50                   ; 16.000 ; 0.000         ;
; CLOCK3_50                   ; 16.000 ; 0.000         ;
; altera_reserved_tck         ; 49.477 ; 0.000         ;
+-----------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                              ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 1.656 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|rd_address  ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_21                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.169     ; 8.034      ;
; 1.826 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|rd_address  ; Qsys:u0|Qsys_sdram:sdram|m_addr[3]                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.118     ; 7.945      ;
; 1.838 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|rd_address  ; Qsys:u0|Qsys_sdram:sdram|m_data[21]                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.157     ; 7.894      ;
; 1.846 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[61] ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_21                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.170     ; 7.843      ;
; 2.016 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[61] ; Qsys:u0|Qsys_sdram:sdram|m_addr[3]                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.119     ; 7.754      ;
; 2.021 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|rd_address  ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_17                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.148     ; 7.690      ;
; 2.028 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[61] ; Qsys:u0|Qsys_sdram:sdram|m_data[21]                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.158     ; 7.703      ;
; 2.086 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|rd_address  ; Qsys:u0|Qsys_sdram:sdram|m_cmd[1]                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.120     ; 7.683      ;
; 2.092 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|rd_address  ; Qsys:u0|Qsys_sdram:sdram|m_data[23]                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.132     ; 7.665      ;
; 2.092 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[1]                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 7.865      ;
; 2.092 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[4]                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 7.865      ;
; 2.092 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[7]                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 7.865      ;
; 2.092 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[6]                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 7.865      ;
; 2.092 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[5]                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 7.865      ;
; 2.092 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[3]                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 7.865      ;
; 2.099 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[0]                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 7.844      ;
; 2.099 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[15]                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 7.844      ;
; 2.099 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[10]                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 7.844      ;
; 2.099 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[9]                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 7.842      ;
; 2.099 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[19]                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 7.844      ;
; 2.099 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[17]                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 7.844      ;
; 2.099 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[29]                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 7.842      ;
; 2.099 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[28]                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 7.844      ;
; 2.147 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|rd_address  ; Qsys:u0|Qsys_sdram:sdram|m_data[17]                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.136     ; 7.606      ;
; 2.151 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_1[61] ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_21                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.170     ; 7.538      ;
; 2.196 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|rd_address  ; Qsys:u0|Qsys_sdram:sdram|m_data[14]                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.114     ; 7.579      ;
; 2.206 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|rd_address  ; Qsys:u0|Qsys_sdram:sdram|m_data[0]                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.125     ; 7.558      ;
; 2.211 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[61] ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_17                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.149     ; 7.499      ;
; 2.228 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[27] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.020     ; 7.751      ;
; 2.228 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[26] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.020     ; 7.751      ;
; 2.228 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[25] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.020     ; 7.751      ;
; 2.228 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[24] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.020     ; 7.751      ;
; 2.228 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[23] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.020     ; 7.751      ;
; 2.228 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[22] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.020     ; 7.751      ;
; 2.228 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[21] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.020     ; 7.751      ;
; 2.228 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[20] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.020     ; 7.751      ;
; 2.234 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[19] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.013     ; 7.752      ;
; 2.234 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[16] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.013     ; 7.752      ;
; 2.234 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[15] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.013     ; 7.752      ;
; 2.234 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[12] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.013     ; 7.752      ;
; 2.238 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_1[19] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.013     ; 7.748      ;
; 2.238 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_1[16] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.013     ; 7.748      ;
; 2.238 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_1[15] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.013     ; 7.748      ;
; 2.238 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_1[14] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.013     ; 7.748      ;
; 2.238 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_1[12] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.013     ; 7.748      ;
; 2.241 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|rd_address  ; Qsys:u0|Qsys_sdram:sdram|m_addr[0]                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 7.577      ;
; 2.254 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[4]              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[1]                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 7.694      ;
; 2.254 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[4]              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[4]                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 7.694      ;
; 2.254 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[4]              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[7]                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 7.694      ;
; 2.254 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[4]              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[6]                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 7.694      ;
; 2.254 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[4]              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[5]                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 7.694      ;
; 2.254 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[4]              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[3]                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 7.694      ;
; 2.259 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_1[27] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.020     ; 7.720      ;
; 2.259 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_1[26] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.020     ; 7.720      ;
; 2.259 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_1[25] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.020     ; 7.720      ;
; 2.259 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_1[24] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.020     ; 7.720      ;
; 2.259 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_1[23] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.020     ; 7.720      ;
; 2.259 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_1[22] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.020     ; 7.720      ;
; 2.259 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_1[21] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.020     ; 7.720      ;
; 2.259 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_1[20] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.020     ; 7.720      ;
; 2.261 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[4]              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[0]                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.065     ; 7.673      ;
; 2.261 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[4]              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[15]                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.065     ; 7.673      ;
; 2.261 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[4]              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[10]                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.065     ; 7.673      ;
; 2.261 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[4]              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[9]                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 7.671      ;
; 2.261 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[4]              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[19]                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.065     ; 7.673      ;
; 2.261 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[4]              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[17]                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.065     ; 7.673      ;
; 2.261 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[4]              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[29]                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 7.671      ;
; 2.261 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[4]              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[28]                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.065     ; 7.673      ;
; 2.276 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[61] ; Qsys:u0|Qsys_sdram:sdram|m_cmd[1]                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.121     ; 7.492      ;
; 2.282 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[61] ; Qsys:u0|Qsys_sdram:sdram|m_data[23]                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.133     ; 7.474      ;
; 2.302 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_1[58] ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_21                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.170     ; 7.387      ;
; 2.321 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_1[61] ; Qsys:u0|Qsys_sdram:sdram|m_addr[3]                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.119     ; 7.449      ;
; 2.329 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|rd_address  ; Qsys:u0|Qsys_sdram:sdram|m_data[15]                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.098     ; 7.462      ;
; 2.331 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_1[47] ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_21                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.176     ; 7.352      ;
; 2.333 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_1[61] ; Qsys:u0|Qsys_sdram:sdram|m_data[21]                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.158     ; 7.398      ;
; 2.337 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[61] ; Qsys:u0|Qsys_sdram:sdram|m_data[17]                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.137     ; 7.415      ;
; 2.359 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[10]             ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[1]                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 7.598      ;
; 2.359 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[10]             ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[4]                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 7.598      ;
; 2.359 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[10]             ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[7]                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 7.598      ;
; 2.359 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[10]             ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[6]                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 7.598      ;
; 2.359 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[10]             ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[5]                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 7.598      ;
; 2.359 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[10]             ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[3]                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 7.598      ;
; 2.361 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|rd_address  ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_16                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.137     ; 7.361      ;
; 2.361 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|rd_address  ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_22                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.137     ; 7.361      ;
; 2.363 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[14]                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 7.576      ;
; 2.363 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[13]                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 7.576      ;
; 2.363 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[11]                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 7.576      ;
; 2.363 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[2]                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 7.576      ;
; 2.363 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[23]                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 7.576      ;
; 2.363 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[22]                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 7.576      ;
; 2.363 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[20]                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 7.576      ;
; 2.363 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[16]                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 7.576      ;
; 2.363 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[27]                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 7.576      ;
; 2.366 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[11]             ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[1]                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 7.582      ;
; 2.366 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[11]             ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[4]                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 7.582      ;
; 2.366 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[11]             ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[7]                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 7.582      ;
; 2.366 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[11]             ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[6]                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 7.582      ;
; 2.366 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[11]             ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[5]                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 7.582      ;
; 2.366 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[11]             ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[3]                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 7.582      ;
; 2.366 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[10]             ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[0]                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 7.577      ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                ; To Node                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 9.843  ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.049      ; 10.205     ;
; 10.396 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.293      ; 9.896      ;
; 10.666 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.334     ; 8.999      ;
; 10.686 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.293      ; 9.606      ;
; 10.693 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_msc1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 9.308      ;
; 10.862 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 9.035      ;
; 10.862 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 9.035      ;
; 10.862 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 9.035      ;
; 10.862 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 9.035      ;
; 10.862 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 9.035      ;
; 10.862 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[10]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 9.035      ;
; 10.862 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[11]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 9.035      ;
; 10.862 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[12]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 9.035      ;
; 10.862 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[13]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 9.035      ;
; 10.862 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[14]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 9.035      ;
; 10.862 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[15]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 9.035      ;
; 10.862 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[16]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 9.035      ;
; 10.862 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[17]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 9.035      ;
; 10.862 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[18]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 9.035      ;
; 10.862 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[19]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 9.035      ;
; 10.862 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[20]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 9.035      ;
; 10.862 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 9.035      ;
; 10.862 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 9.035      ;
; 10.862 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[42]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 9.035      ;
; 10.862 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 9.035      ;
; 10.862 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 9.035      ;
; 10.862 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 9.035      ;
; 10.862 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 9.035      ;
; 11.079 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[1]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.049      ; 8.969      ;
; 11.082 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.049      ; 8.966      ;
; 11.139 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.332     ; 8.528      ;
; 11.178 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[46] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.049      ; 8.870      ;
; 11.188 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[45] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.049      ; 8.860      ;
; 11.198 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.309      ; 9.110      ;
; 11.213 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_msc1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.182      ; 8.999      ;
; 11.219 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 8.690      ;
; 11.303 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[43] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.049      ; 8.745      ;
; 11.382 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.177      ; 8.726      ;
; 11.382 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.177      ; 8.726      ;
; 11.382 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.177      ; 8.726      ;
; 11.382 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.177      ; 8.726      ;
; 11.382 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.177      ; 8.726      ;
; 11.382 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[10]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.177      ; 8.726      ;
; 11.382 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[11]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.177      ; 8.726      ;
; 11.382 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[12]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.177      ; 8.726      ;
; 11.382 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[13]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.177      ; 8.726      ;
; 11.382 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[14]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.177      ; 8.726      ;
; 11.382 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[15]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.177      ; 8.726      ;
; 11.382 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[16]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.177      ; 8.726      ;
; 11.382 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[17]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.177      ; 8.726      ;
; 11.382 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[18]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.177      ; 8.726      ;
; 11.382 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[19]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.177      ; 8.726      ;
; 11.382 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[20]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.177      ; 8.726      ;
; 11.382 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.177      ; 8.726      ;
; 11.382 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.177      ; 8.726      ;
; 11.382 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[42]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.177      ; 8.726      ;
; 11.382 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.177      ; 8.726      ;
; 11.382 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.177      ; 8.726      ;
; 11.382 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.177      ; 8.726      ;
; 11.382 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.177      ; 8.726      ;
; 11.450 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.049      ; 8.598      ;
; 11.465 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|pending_read_count[1]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.317     ; 8.217      ;
; 11.465 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|pending_read_count[2]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.317     ; 8.217      ;
; 11.465 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|pending_read_count[3]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.317     ; 8.217      ;
; 11.483 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.049      ; 8.565      ;
; 11.503 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_msc1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.182      ; 8.709      ;
; 11.509 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 8.400      ;
; 11.616 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[37] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.049      ; 8.432      ;
; 11.632 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[1]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.293      ; 8.660      ;
; 11.635 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.293      ; 8.657      ;
; 11.672 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.177      ; 8.436      ;
; 11.672 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.177      ; 8.436      ;
; 11.672 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.177      ; 8.436      ;
; 11.672 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.177      ; 8.436      ;
; 11.672 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.177      ; 8.436      ;
; 11.672 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[10]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.177      ; 8.436      ;
; 11.672 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[11]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.177      ; 8.436      ;
; 11.672 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[12]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.177      ; 8.436      ;
; 11.672 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[13]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.177      ; 8.436      ;
; 11.672 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[14]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.177      ; 8.436      ;
; 11.672 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[15]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.177      ; 8.436      ;
; 11.672 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[16]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.177      ; 8.436      ;
; 11.672 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[17]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.177      ; 8.436      ;
; 11.672 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[18]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.177      ; 8.436      ;
; 11.672 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[19]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.177      ; 8.436      ;
; 11.672 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[20]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.177      ; 8.436      ;
; 11.672 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.177      ; 8.436      ;
; 11.672 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.177      ; 8.436      ;
; 11.672 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[42]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.177      ; 8.436      ;
; 11.672 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.177      ; 8.436      ;
; 11.672 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.177      ; 8.436      ;
; 11.672 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.177      ; 8.436      ;
; 11.672 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.177      ; 8.436      ;
; 11.692 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 8.219      ;
; 11.699 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter|has_pending_responses                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.316     ; 7.984      ;
; 11.702 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter|pending_response_count[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.316     ; 7.981      ;
; 11.922 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[1]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.293      ; 8.370      ;
; 11.925 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.293      ; 8.367      ;
; 11.982 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 7.929      ;
; 12.001 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[46] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.334     ; 7.664      ;
+--------+--------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.783 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 4.464      ;
; 45.854 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 4.379      ;
; 46.025 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 4.216      ;
; 46.183 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 4.058      ;
; 46.259 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[0]                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 4.004      ;
; 46.512 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 3.736      ;
; 46.564 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 3.679      ;
; 46.736 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 3.502      ;
; 46.984 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 3.254      ;
; 47.006 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 3.235      ;
; 47.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 3.176      ;
; 47.113 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 3.129      ;
; 47.137 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 3.098      ;
; 47.156 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 3.088      ;
; 47.285 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 2.950      ;
; 47.317 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 2.926      ;
; 47.421 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.223      ; 2.801      ;
; 47.445 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 2.797      ;
; 47.493 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 2.750      ;
; 47.755 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 2.493      ;
; 48.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 2.245      ;
; 48.021 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 2.222      ;
; 48.234 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 2.010      ;
; 48.510 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 1.729      ;
; 48.517 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 1.724      ;
; 49.116 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                               ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 1.136      ;
; 94.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[26]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.490      ;
; 94.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[27]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.490      ;
; 94.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[28]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.490      ;
; 94.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[29]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.490      ;
; 94.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[32]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.490      ;
; 94.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[33]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.490      ;
; 94.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[24]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.490      ;
; 94.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[34]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.490      ;
; 94.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[25]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.490      ;
; 94.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[30]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.490      ;
; 94.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[23]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.258      ;
; 94.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[22]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.258      ;
; 94.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[21]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.258      ;
; 94.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[20]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.258      ;
; 94.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[19]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.258      ;
; 94.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[18]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.258      ;
; 94.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[17]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.258      ;
; 94.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[16]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.258      ;
; 95.051 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[26]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.856      ;
; 95.051 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[27]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.856      ;
; 95.051 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[28]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.856      ;
; 95.051 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[29]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.856      ;
; 95.051 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[32]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.856      ;
; 95.051 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[33]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.856      ;
; 95.051 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[24]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.856      ;
; 95.051 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[34]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.856      ;
; 95.051 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[25]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.856      ;
; 95.051 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[30]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.856      ;
; 95.080 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[31]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.826      ;
; 95.084 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[26]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.822      ;
; 95.084 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[27]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.822      ;
; 95.084 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[28]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.822      ;
; 95.084 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[29]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.822      ;
; 95.084 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[32]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.822      ;
; 95.084 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[33]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.822      ;
; 95.084 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[24]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.822      ;
; 95.084 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[34]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.822      ;
; 95.084 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[25]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.822      ;
; 95.084 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[30]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.822      ;
; 95.107 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[31]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.805      ;
; 95.110 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.817      ;
; 95.110 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.817      ;
; 95.116 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.806      ;
; 95.116 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.806      ;
; 95.116 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.806      ;
; 95.116 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.806      ;
; 95.116 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.806      ;
; 95.116 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.806      ;
; 95.116 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.806      ;
; 95.116 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.806      ;
; 95.130 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.792      ;
; 95.130 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.792      ;
; 95.140 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.789      ;
; 95.140 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.789      ;
; 95.147 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[15]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.761      ;
; 95.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.773      ;
; 95.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.773      ;
; 95.160 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.764      ;
; 95.160 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.764      ;
; 95.179 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.745      ;
; 95.179 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.745      ;
; 95.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.721      ;
; 95.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.721      ;
; 95.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.721      ;
; 95.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.721      ;
; 95.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.721      ;
; 95.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.721      ;
; 95.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.721      ;
; 95.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.721      ;
; 95.259 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.668      ;
; 95.259 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.668      ;
; 95.288 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[23]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.624      ;
; 95.288 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[22]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.624      ;
; 95.288 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[21]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.624      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                     ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.295 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_line[0]                                                                                                                                                            ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_ic_data_module:Qsys_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.397      ; 0.893      ;
; 0.321 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_xfer_wr_data[25]                                                                                                                                                      ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_victim_module:Qsys_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.407      ; 0.929      ;
; 0.321 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_mem_baddr[28]                                                                                                                                                            ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_tag_module:Qsys_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_lic1:auto_generated|ram_block1a0~porta_datain_reg0                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.414      ; 0.936      ;
; 0.331 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_xfer_wr_data[5]                                                                                                                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_victim_module:Qsys_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.407      ; 0.939      ;
; 0.335 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_xfer_wr_data[20]                                                                                                                                                      ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_victim_module:Qsys_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.407      ; 0.943      ;
; 0.335 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_xfer_wr_data[27]                                                                                                                                                      ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_victim_module:Qsys_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.407      ; 0.943      ;
; 0.338 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_xfer_wr_data[28]                                                                                                                                                      ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_victim_module:Qsys_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.407      ; 0.946      ;
; 0.340 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_xfer_wr_data[17]                                                                                                                                                      ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_victim_module:Qsys_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.427      ; 0.968      ;
; 0.341 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_xfer_wr_data[11]                                                                                                                                                      ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_victim_module:Qsys_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.407      ; 0.949      ;
; 0.349 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_dp_offset[2]                                                                                                                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_ic_data_module:Qsys_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.395      ; 0.945      ;
; 0.352 ; Qsys:u0|Qsys_sdram:sdram|m_next.010000000                                                                                                                                                                                                   ; Qsys:u0|Qsys_sdram:sdram|m_next.010000000                                                                                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; Qsys:u0|Qsys_sdram:sdram|m_count[2]                                                                                                                                                                                                         ; Qsys:u0|Qsys_sdram:sdram|m_count[2]                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch             ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break             ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset         ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                               ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.353 ; Qsys:u0|Qsys_sdram:sdram|i_cmd[3]                                                                                                                                                                                                           ; Qsys:u0|Qsys_sdram:sdram|i_cmd[3]                                                                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Qsys:u0|Qsys_sdram:sdram|m_state.100000000                                                                                                                                                                                                  ; Qsys:u0|Qsys_sdram:sdram|m_state.100000000                                                                                                                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Qsys:u0|Qsys_sdram:sdram|m_state.000000100                                                                                                                                                                                                  ; Qsys:u0|Qsys_sdram:sdram|m_state.000000100                                                                                                                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Qsys:u0|Qsys_sdram:sdram|m_count[0]                                                                                                                                                                                                         ; Qsys:u0|Qsys_sdram:sdram|m_count[0]                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Qsys:u0|Qsys_sdram:sdram|m_state.000100000                                                                                                                                                                                                  ; Qsys:u0|Qsys_sdram:sdram|m_state.000100000                                                                                                                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Qsys:u0|Qsys_sdram:sdram|refresh_request                                                                                                                                                                                                    ; Qsys:u0|Qsys_sdram:sdram|refresh_request                                                                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Qsys:u0|Qsys_sdram:sdram|m_state.000000001                                                                                                                                                                                                  ; Qsys:u0|Qsys_sdram:sdram|m_state.000000001                                                                                                                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Qsys:u0|Qsys_sdram:sdram|active_cs_n                                                                                                                                                                                                        ; Qsys:u0|Qsys_sdram:sdram|active_cs_n                                                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Qsys:u0|Qsys_sdram:sdram|ack_refresh_request                                                                                                                                                                                                ; Qsys:u0|Qsys_sdram:sdram|ack_refresh_request                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entries[0]                                                                                                                                         ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entries[0]                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entries[1]                                                                                                                                         ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entries[1]                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][106]                                                                                                                                  ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][106]                                                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                  ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                  ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|wr_address                                                                                                                                         ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|wr_address                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Qsys:u0|Qsys_sdram:sdram|i_cmd[2]                                                                                                                                                                                                           ; Qsys:u0|Qsys_sdram:sdram|i_cmd[2]                                                                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Qsys:u0|Qsys_sdram:sdram|i_cmd[0]                                                                                                                                                                                                           ; Qsys:u0|Qsys_sdram:sdram|i_cmd[0]                                                                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[2][106]                                                                                                             ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[2][106]                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[3][106]                                                                                                             ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[3][106]                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[4][106]                                                                                                             ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[4][106]                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[1][106]                                                                                                             ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[1][106]                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][106]                                                                                                             ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][106]                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Qsys:u0|Qsys_sdram:sdram|init_done                                                                                                                                                                                                          ; Qsys:u0|Qsys_sdram:sdram|init_done                                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Qsys:u0|Qsys_sdram:sdram|i_cmd[1]                                                                                                                                                                                                           ; Qsys:u0|Qsys_sdram:sdram|i_cmd[1]                                                                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Qsys:u0|Qsys_sdram:sdram|i_count[0]                                                                                                                                                                                                         ; Qsys:u0|Qsys_sdram:sdram|i_count[0]                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Qsys:u0|Qsys_sdram:sdram|i_state.000                                                                                                                                                                                                        ; Qsys:u0|Qsys_sdram:sdram|i_state.000                                                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Qsys:u0|Qsys_sdram:sdram|i_next.101                                                                                                                                                                                                         ; Qsys:u0|Qsys_sdram:sdram|i_next.101                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Qsys:u0|Qsys_sdram:sdram|i_refs[2]                                                                                                                                                                                                          ; Qsys:u0|Qsys_sdram:sdram|i_refs[2]                                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Qsys:u0|Qsys_sdram:sdram|i_refs[0]                                                                                                                                                                                                          ; Qsys:u0|Qsys_sdram:sdram|i_refs[0]                                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Qsys:u0|Qsys_sdram:sdram|i_refs[1]                                                                                                                                                                                                          ; Qsys:u0|Qsys_sdram:sdram|i_refs[1]                                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Qsys:u0|Qsys_sdram:sdram|i_count[1]                                                                                                                                                                                                         ; Qsys:u0|Qsys_sdram:sdram|i_count[1]                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Qsys:u0|Qsys_sdram:sdram|i_count[2]                                                                                                                                                                                                         ; Qsys:u0|Qsys_sdram:sdram|i_count[2]                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Qsys:u0|Qsys_sdram:sdram|i_next.000                                                                                                                                                                                                         ; Qsys:u0|Qsys_sdram:sdram|i_next.000                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Qsys:u0|Qsys_sdram:sdram|i_state.101                                                                                                                                                                                                        ; Qsys:u0|Qsys_sdram:sdram|i_state.101                                                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|rd_address                                                                                                                                         ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|rd_address                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|has_pending_responses                                                                                                       ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|has_pending_responses                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_write                                                                                                                                                                                              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_write                                                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_offset_field[1]                                                                                                                                                  ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_offset_field[1]                                                                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                        ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_read                                                                                                                                                                                               ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_read                                                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|i_read                                                                                                                                                                                               ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|i_read                                                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                          ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                          ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|has_pending_responses                                                                                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|has_pending_responses                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|pending_response_count[2]                                                                                            ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|pending_response_count[2]                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|pending_response_count[1]                                                                                            ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|pending_response_count[1]                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                    ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]                                                                                                              ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|write                                                                                                  ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|write                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|read                                                                                                   ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|read                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_prevent_refill                                                                                                                                                     ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_prevent_refill                                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                      ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                      ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                      ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                      ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                      ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                      ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                      ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                                      ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_active                                                                                                                                                             ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_active                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_dp_offset[1]                                                                                                                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_dp_offset[1]                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                               ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][106]                                                                                                              ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][106]                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                               ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                               ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[0]                                                                                                             ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[0]                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[16]                                                                                                            ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[16]                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                               ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                               ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[2]                                                                                                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[2]                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[3]                                                                                                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[3]                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[0]                                                                                                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[0]                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[1]                                                                                                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[1]                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_wb_rd_data_first                                                                                                                                                      ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_wb_rd_data_first                                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready          ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error          ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr                  ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[5][106]                                                                                                             ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[5][106]                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                     ; To Node                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.338 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[0]                                                                        ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[0]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.597      ;
; 0.349 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_r:the_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]  ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_r:the_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.402      ; 0.952      ;
; 0.350 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_miso_s1_translator|wait_latency_counter[0]                                                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_miso_s1_translator|wait_latency_counter[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.608      ;
; 0.352 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_r:the_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]  ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_r:the_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.402      ; 0.955      ;
; 0.353 ; Qsys:u0|Qsys_hc_05_uart:hc_05_uart|Qsys_hc_05_uart_tx:the_Qsys_hc_05_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                   ; Qsys:u0|Qsys_hc_05_uart:hc_05_uart|Qsys_hc_05_uart_tx:the_Qsys_hc_05_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Qsys:u0|Qsys_hc_05_uart:hc_05_uart|Qsys_hc_05_uart_tx:the_Qsys_hc_05_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                   ; Qsys:u0|Qsys_hc_05_uart:hc_05_uart|Qsys_hc_05_uart_tx:the_Qsys_hc_05_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|pending_read_count[0]                                                                                               ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|pending_read_count[0]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                                                          ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                          ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][105]                                                                          ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][1]                                                                          ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_altpll_0:altpll_0|pfdena_reg                                                                                                                                                     ; Qsys:u0|Qsys_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rdata_fifo|mem_used[0]                                                                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rdata_fifo|mem_used[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rdata_fifo|mem_used[1]                                                                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rdata_fifo|mem_used[1]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rdata_fifo|mem[0][0]                                                                                  ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rdata_fifo|mem[0][0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][0]                                                                          ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rdata_fifo|mem[1][0]                                                                                  ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rdata_fifo|mem[1][0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_miso_s1_agent_rdata_fifo|mem[0][0]                                                                                 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_miso_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_miso_s1_agent_rdata_fifo|mem[1][0]                                                                                 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_miso_s1_agent_rdata_fifo|mem[1][0]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_sck_s1_agent_rdata_fifo|mem[0][0]                                                                                  ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_sck_s1_agent_rdata_fifo|mem[0][0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_sck_s1_agent_rdata_fifo|mem[1][0]                                                                                  ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_sck_s1_agent_rdata_fifo|mem[1][0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_spi_csn:spi_sck|irq_mask                                                                                                                                                         ; Qsys:u0|Qsys_spi_csn:spi_sck|irq_mask                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_timer_0:timer_0|timeout_occurred                                                                                                                                                 ; Qsys:u0|Qsys_timer_0:timer_0|timeout_occurred                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_gpio_controller:gpio_controller|data_out                                                                                                                                         ; Qsys:u0|Qsys_gpio_controller:gpio_controller|data_out                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_hc_05_uart:hc_05_uart|Qsys_hc_05_uart_rx:the_Qsys_hc_05_uart_rx|framing_error                                                                                                    ; Qsys:u0|Qsys_hc_05_uart:hc_05_uart|Qsys_hc_05_uart_rx:the_Qsys_hc_05_uart_rx|framing_error                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_hc_05_uart:hc_05_uart|Qsys_hc_05_uart_tx:the_Qsys_hc_05_uart_tx|tx_ready                                                                                                         ; Qsys:u0|Qsys_hc_05_uart:hc_05_uart|Qsys_hc_05_uart_tx:the_Qsys_hc_05_uart_tx|tx_ready                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_hc_05_uart:hc_05_uart|Qsys_hc_05_uart_rx:the_Qsys_hc_05_uart_rx|rx_overrun                                                                                                       ; Qsys:u0|Qsys_hc_05_uart:hc_05_uart|Qsys_hc_05_uart_rx:the_Qsys_hc_05_uart_rx|rx_overrun                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_hc_05_uart:hc_05_uart|Qsys_hc_05_uart_rx:the_Qsys_hc_05_uart_rx|rx_char_ready                                                                                                    ; Qsys:u0|Qsys_hc_05_uart:hc_05_uart|Qsys_hc_05_uart_rx:the_Qsys_hc_05_uart_rx|rx_char_ready                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hc_05_uart_s1_translator|end_begintransfer                                                                    ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hc_05_uart_s1_translator|end_begintransfer                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_hc_05_uart:hc_05_uart|Qsys_hc_05_uart_rx:the_Qsys_hc_05_uart_rx|break_detect                                                                                                     ; Qsys:u0|Qsys_hc_05_uart:hc_05_uart|Qsys_hc_05_uart_rx:the_Qsys_hc_05_uart_rx|break_detect                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                       ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                   ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_r:the_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_r:the_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_r:the_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_r:the_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem_used[0]                                                                                  ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem_used[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter|has_pending_responses                                                    ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter|has_pending_responses                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter|pending_response_count[0]                                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter|pending_response_count[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem_used[1]                                                                                  ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem_used[1]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_controller_s1_agent_rsp_fifo|mem_used[1]                                                                          ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_controller_s1_agent_rsp_fifo|mem_used[1]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_controller_s1_translator|wait_latency_counter[1]                                                         ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_controller_s1_translator|wait_latency_counter[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hc_05_uart_s1_translator|wait_latency_counter[1]                                                              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hc_05_uart_s1_translator|wait_latency_counter[1]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[1]                                                                                  ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[0]                                                                                  ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                               ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                               ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hc_05_uart_s1_agent_rsp_fifo|mem_used[1]                                                                               ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hc_05_uart_s1_agent_rsp_fifo|mem_used[1]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hc_05_uart_s1_agent_rsp_fifo|mem_used[0]                                                                               ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hc_05_uart_s1_agent_rsp_fifo|mem_used[0]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_controller_s1_agent_rsp_fifo|mem_used[0]                                                                          ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_controller_s1_agent_rsp_fifo|mem_used[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_controller_s1_agent_rsp_fifo|mem[0][85]                                                                           ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_controller_s1_agent_rsp_fifo|mem[0][85]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_controller_s1_agent_rsp_fifo|mem[1][85]                                                                           ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_controller_s1_agent_rsp_fifo|mem[1][85]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][106]                                                                          ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][106]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                        ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                        ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_sck_s1_agent_rsp_fifo|mem[1][106]                                                                                  ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_sck_s1_agent_rsp_fifo|mem[1][106]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_miso_s1_agent_rdata_fifo|mem_used[0]                                                                               ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_miso_s1_agent_rdata_fifo|mem_used[0]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_miso_s1_agent_rdata_fifo|mem_used[1]                                                                               ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_miso_s1_agent_rdata_fifo|mem_used[1]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_miso_s1_agent_rsp_fifo|mem[1][105]                                                                                 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_miso_s1_agent_rsp_fifo|mem[1][105]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][85]                                                                                   ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][85]                                                                                   ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem[0][85]                                                                                   ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem[0][85]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem[1][85]                                                                                   ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem[1][85]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hc_05_uart_s1_agent_rsp_fifo|mem[0][85]                                                                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hc_05_uart_s1_agent_rsp_fifo|mem[0][85]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hc_05_uart_s1_agent_rsp_fifo|mem[1][85]                                                                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hc_05_uart_s1_agent_rsp_fifo|mem[1][85]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_sck_s1_agent_rdata_fifo|mem_used[0]                                                                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_sck_s1_agent_rdata_fifo|mem_used[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_sck_s1_agent_rdata_fifo|mem_used[1]                                                                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_sck_s1_agent_rdata_fifo|mem_used[1]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_sck_s1_agent_rsp_fifo|mem_used[1]                                                                                  ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_sck_s1_agent_rsp_fifo|mem_used[1]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_sck_s1_agent_rsp_fifo|mem_used[0]                                                                                  ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_sck_s1_agent_rsp_fifo|mem_used[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_sck_s1_agent_rsp_fifo|mem[1][105]                                                                                  ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_sck_s1_agent_rsp_fifo|mem[1][105]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rsp_fifo|mem_used[1]                                                                                  ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rsp_fifo|mem_used[1]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rsp_fifo|mem_used[0]                                                                                  ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rsp_fifo|mem_used[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rsp_fifo|mem[1][105]                                                                                  ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rsp_fifo|mem[1][105]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Qsys:u0|Qsys_spi_csn:spi_csn|irq_mask                                                                                                                                                         ; Qsys:u0|Qsys_spi_csn:spi_csn|irq_mask                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Qsys:u0|Qsys_gpio_controller:spi_miso|data_out                                                                                                                                                ; Qsys:u0|Qsys_gpio_controller:spi_miso|data_out                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_mosi_s1_agent_rdata_fifo|mem[0][0]                                                                                 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_mosi_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_mosi_s1_agent_rdata_fifo|mem[1][0]                                                                                 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_mosi_s1_agent_rdata_fifo|mem[1][0]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_w:the_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_w:the_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_w:the_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_w:the_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rsp_fifo|mem[1][106]                                                                                  ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rsp_fifo|mem[1][106]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_mosi_s1_agent_rsp_fifo|mem_used[0]                                                                                 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_mosi_s1_agent_rsp_fifo|mem_used[0]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_mosi_s1_agent_rsp_fifo|mem_used[1]                                                                                 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_mosi_s1_agent_rsp_fifo|mem_used[1]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_mosi_s1_agent_rdata_fifo|mem_used[0]                                                                               ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_mosi_s1_agent_rdata_fifo|mem_used[0]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_mosi_s1_agent_rdata_fifo|mem_used[1]                                                                               ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_mosi_s1_agent_rdata_fifo|mem_used[1]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_mosi_s1_agent_rsp_fifo|mem[1][105]                                                                                 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_mosi_s1_agent_rsp_fifo|mem[1][105]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_miso_s1_agent_rsp_fifo|mem[1][106]                                                                                 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_miso_s1_agent_rsp_fifo|mem[1][106]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_miso_s1_agent_rsp_fifo|mem_used[1]                                                                                 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_miso_s1_agent_rsp_fifo|mem_used[1]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_miso_s1_translator|wait_latency_counter[1]                                                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_miso_s1_translator|wait_latency_counter[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.365 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                              ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_key_s1_translator|wait_latency_counter[0]                                                                 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_key_s1_translator|wait_latency_counter[0]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_controller_s1_translator|wait_latency_counter[0]                                                         ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_controller_s1_translator|wait_latency_counter[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hc_05_uart_s1_translator|wait_latency_counter[0]                                                              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hc_05_uart_s1_translator|wait_latency_counter[0]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0]                                                                 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_sck_s1_translator|wait_latency_counter[0]                                                                 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_sck_s1_translator|wait_latency_counter[0]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.608      ;
; 0.366 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_csn_s1_translator|wait_latency_counter[0]                                                                 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_csn_s1_translator|wait_latency_counter[0]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_mosi_s1_translator|wait_latency_counter[0]                                                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_mosi_s1_translator|wait_latency_counter[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.608      ;
; 0.370 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_w:the_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]  ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_w:the_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.388      ; 0.959      ;
; 0.374 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_w:the_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]  ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_w:the_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.388      ; 0.963      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.354 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                   ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.365 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.608      ;
; 0.379 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.639      ;
; 0.380 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.640      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.624      ;
; 0.386 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.646      ;
; 0.386 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.628      ;
; 0.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.630      ;
; 0.389 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.632      ;
; 0.390 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                        ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.631      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.398 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                        ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                        ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                        ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.399 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                     ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.641      ;
; 0.400 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                        ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.641      ;
; 0.400 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                        ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.641      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.645      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.645      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.645      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.645      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.404 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                        ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.645      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.646      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.646      ;
; 0.404 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.646      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.647      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.647      ;
; 0.405 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[23]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.647      ;
; 0.407 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.650      ;
; 0.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.651      ;
; 0.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.651      ;
; 0.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.653      ;
; 0.411 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.653      ;
; 0.412 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.655      ;
; 0.416 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.659      ;
; 0.417 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[26]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[31]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[30]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[6]                                                        ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.419 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.661      ;
; 0.419 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.661      ;
; 0.420 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[37]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.662      ;
; 0.421 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.664      ;
; 0.422 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                     ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.664      ;
; 0.423 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.666      ;
; 0.424 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[7]                                                        ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[6]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.666      ;
; 0.425 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                     ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.667      ;
; 0.506 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[5]                                                                                                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[4]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.749      ;
; 0.510 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[12]                                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[11]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.753      ;
; 0.514 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.756      ;
; 0.515 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.757      ;
; 0.515 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.757      ;
; 0.516 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                     ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.758      ;
; 0.517 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                     ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.759      ;
; 0.517 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[14]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.759      ;
; 0.517 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[10]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.759      ;
; 0.528 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.770      ;
; 0.528 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.770      ;
; 0.548 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.791      ;
; 0.548 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.791      ;
; 0.548 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.791      ;
; 0.549 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.792      ;
; 0.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.792      ;
; 0.551 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.811      ;
; 0.555 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.797      ;
; 0.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.798      ;
; 0.557 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.799      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                                                                                                                                                                                                                                                                                                                           ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 3.828 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_readdata_d1[28]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.119     ; 6.052      ;
; 3.828 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_readdata_d1[20]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.119     ; 6.052      ;
; 3.828 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_readdata_d1[26]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.119     ; 6.052      ;
; 3.828 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_readdata_d1[18]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.119     ; 6.052      ;
; 3.828 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|i_readdata_d1[18]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.119     ; 6.052      ;
; 3.828 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|i_readdata_d1[20]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.119     ; 6.052      ;
; 3.828 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|i_readdata_d1[26]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.119     ; 6.052      ;
; 3.828 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|i_readdata_d1[2]                                                                                                                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.119     ; 6.052      ;
; 3.828 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|i_readdata_d1[28]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.119     ; 6.052      ;
; 3.830 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_readdata_d1[9]                                                                                                                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.124     ; 6.045      ;
; 3.830 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_readdata_d1[17]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.124     ; 6.045      ;
; 3.830 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_readdata_d1[16]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.124     ; 6.045      ;
; 3.830 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_readdata_d1[14]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.124     ; 6.045      ;
; 3.830 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|i_readdata_d1[17]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.124     ; 6.045      ;
; 3.830 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|i_readdata_d1[16]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.124     ; 6.045      ;
; 3.830 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|i_readdata_d1[14]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.124     ; 6.045      ;
; 3.830 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|i_readdata_d1[9]                                                                                                                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.124     ; 6.045      ;
; 3.830 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_xfer_wr_data[18]                                                                                                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.111     ; 6.058      ;
; 3.831 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_readdata_d1[24]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.130     ; 6.038      ;
; 3.831 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|i_readdata_d1[24]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.130     ; 6.038      ;
; 3.831 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_st_data[24]                                                                                                                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.130     ; 6.038      ;
; 3.831 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_st_data[24]                                                                                                                                                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.130     ; 6.038      ;
; 3.831 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_st_data[25]                                                                                                                                                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.130     ; 6.038      ;
; 3.831 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_st_data[27]                                                                                                                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.130     ; 6.038      ;
; 3.831 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_st_data[27]                                                                                                                                                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.130     ; 6.038      ;
; 3.831 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_st_data[28]                                                                                                                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.130     ; 6.038      ;
; 3.831 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_st_data[28]                                                                                                                                                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.130     ; 6.038      ;
; 3.831 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_st_data[30]                                                                                                                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.130     ; 6.038      ;
; 3.831 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_st_data[30]                                                                                                                                                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.130     ; 6.038      ;
; 3.858 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.123     ; 6.018      ;
; 3.859 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_ap_cnt[3]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.103     ; 6.037      ;
; 3.859 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.103     ; 6.037      ;
; 3.859 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_ap_cnt[0]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.103     ; 6.037      ;
; 3.859 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.103     ; 6.037      ;
; 3.860 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_readdatavalid_d1                                                                                                                                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.112     ; 6.027      ;
; 3.864 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_readdata_d1[5]                                                                                                                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.110     ; 6.025      ;
; 3.864 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_readdata_d1[1]                                                                                                                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.110     ; 6.025      ;
; 3.864 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|i_readdata_d1[1]                                                                                                                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.110     ; 6.025      ;
; 3.864 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|i_readdata_d1[5]                                                                                                                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.110     ; 6.025      ;
; 3.864 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|i_readdatavalid_d1                                                                                                                                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.110     ; 6.025      ;
; 3.874 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_readdata_d1[29]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.098     ; 6.027      ;
; 3.874 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_readdata_d1[23]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.098     ; 6.027      ;
; 3.874 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_readdata_d1[27]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.098     ; 6.027      ;
; 3.874 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_readdata_d1[30]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.098     ; 6.027      ;
; 3.874 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|i_readdata_d1[27]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.098     ; 6.027      ;
; 3.874 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|i_readdata_d1[23]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.098     ; 6.027      ;
; 3.874 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|i_readdata_d1[0]                                                                                                                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.098     ; 6.027      ;
; 3.874 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|i_readdata_d1[30]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.098     ; 6.027      ;
; 3.874 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|i_readdata_d1[29]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.098     ; 6.027      ;
; 3.998 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_bht_data[0]                                                                                                                                                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.140      ; 6.073      ;
; 3.998 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_bht_data[1]                                                                                                                                                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.140      ; 6.073      ;
; 4.004 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 5.761      ;
; 4.004 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 5.761      ;
; 4.004 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 5.761      ;
; 4.004 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 5.761      ;
; 4.004 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 5.761      ;
; 4.004 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 5.761      ;
; 4.004 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 5.761      ;
; 4.004 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 5.761      ;
; 4.004 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 5.761      ;
; 4.004 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 5.761      ;
; 4.004 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 5.761      ;
; 4.004 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 5.761      ;
; 4.004 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 5.761      ;
; 4.004 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 5.761      ;
; 4.004 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 5.761      ;
; 4.004 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 5.761      ;
; 4.004 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 5.761      ;
; 4.004 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 5.761      ;
; 4.004 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 5.761      ;
; 4.004 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 5.761      ;
; 4.004 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[27]                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 5.761      ;
; 4.004 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[26]                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 5.761      ;
; 4.004 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 5.761      ;
; 4.004 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[24]                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 5.761      ;
; 4.004 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[23]                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 5.761      ;
; 4.004 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[22]                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 5.761      ;
; 4.004 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[21]                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 5.761      ;
; 4.004 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 5.761      ;
; 4.004 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[19]                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 5.761      ;
; 4.004 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 5.761      ;
; 4.004 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[17]                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 5.761      ;
; 4.004 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 5.761      ;
; 4.016 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.009     ; 5.766      ;
; 4.016 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.009     ; 5.766      ;
; 4.016 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.009     ; 5.766      ;
; 4.016 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.009     ; 5.766      ;
; 4.016 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.009     ; 5.766      ;
; 4.016 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.009     ; 5.766      ;
; 4.016 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.009     ; 5.766      ;
; 4.016 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.009     ; 5.766      ;
; 4.016 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.009     ; 5.766      ;
; 4.016 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.009     ; 5.766      ;
; 4.016 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.009     ; 5.766      ;
; 4.016 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.009     ; 5.766      ;
; 4.016 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.009     ; 5.766      ;
; 4.016 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.009     ; 5.766      ;
; 4.016 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.009     ; 5.766      ;
; 4.016 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.009     ; 5.766      ;
; 4.016 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.009     ; 5.766      ;
+-------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.370 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][85]                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.535      ;
; 16.370 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[1]                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.535      ;
; 16.370 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0]                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.535      ;
; 16.370 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.540      ;
; 16.370 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.540      ;
; 16.370 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.540      ;
; 16.370 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_altpll_0:altpll_0|Qsys_altpll_0_stdsync_sv6:stdsync2|Qsys_altpll_0_dffpipe_l2c:dffpipe3|dffe5a[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.540      ;
; 16.370 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.540      ;
; 16.372 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 3.515      ;
; 16.401 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[1]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 3.500      ;
; 16.408 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 3.477      ;
; 16.408 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[3]                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 3.477      ;
; 16.408 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[2]                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 3.477      ;
; 16.408 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[0]                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 3.477      ;
; 16.408 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[1]                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 3.477      ;
; 16.408 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[10]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.496      ;
; 16.408 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.496      ;
; 16.408 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[9]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.496      ;
; 16.408 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.496      ;
; 16.408 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.496      ;
; 16.408 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[6]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.496      ;
; 16.408 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[2]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.496      ;
; 16.408 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hc_05_uart_s1_translator|av_readdata_pre[2]                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.496      ;
; 16.408 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.496      ;
; 16.408 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hc_05_uart_s1_translator|av_readdata_pre[1]                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.496      ;
; 16.408 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.496      ;
; 16.408 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[1]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.496      ;
; 16.584 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.153      ; 3.500      ;
; 16.584 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.153      ; 3.500      ;
; 16.584 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.153      ; 3.500      ;
; 16.584 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.153      ; 3.500      ;
; 16.584 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.153      ; 3.500      ;
; 16.584 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[10]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.153      ; 3.500      ;
; 16.584 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[11]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.153      ; 3.500      ;
; 16.584 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[12]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.153      ; 3.500      ;
; 16.584 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[13]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.153      ; 3.500      ;
; 16.584 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[14]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.153      ; 3.500      ;
; 16.584 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[15]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.153      ; 3.500      ;
; 16.584 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[16]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.153      ; 3.500      ;
; 16.584 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[17]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.153      ; 3.500      ;
; 16.584 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[18]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.153      ; 3.500      ;
; 16.584 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[19]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.153      ; 3.500      ;
; 16.584 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[20]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.153      ; 3.500      ;
; 16.584 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.153      ; 3.500      ;
; 16.584 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.153      ; 3.500      ;
; 16.584 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[42]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.153      ; 3.500      ;
; 16.584 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.153      ; 3.500      ;
; 16.584 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.153      ; 3.500      ;
; 16.584 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.153      ; 3.500      ;
; 16.584 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.153      ; 3.500      ;
; 16.615 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.186      ; 3.502      ;
; 16.615 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.186      ; 3.502      ;
; 16.615 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.186      ; 3.502      ;
; 16.615 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.186      ; 3.502      ;
; 16.615 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.186      ; 3.502      ;
; 16.615 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.186      ; 3.502      ;
; 16.615 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.186      ; 3.502      ;
; 16.615 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.186      ; 3.502      ;
; 16.739 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|period_l_register[15]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 3.153      ;
; 16.739 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|period_h_register[15]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 3.153      ;
; 16.739 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|period_h_register[8]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 3.153      ;
; 16.739 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|period_l_register[0]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 3.156      ;
; 16.739 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[0]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 3.154      ;
; 16.739 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|period_l_register[1]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 3.156      ;
; 16.739 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[1]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 3.154      ;
; 16.739 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|period_l_register[2]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 3.156      ;
; 16.739 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[2]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 3.154      ;
; 16.739 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|period_l_register[3]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 3.156      ;
; 16.739 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[3]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 3.154      ;
; 16.739 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|period_l_register[4]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 3.156      ;
; 16.739 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[4]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 3.154      ;
; 16.739 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|period_l_register[5]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 3.156      ;
; 16.739 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[5]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 3.154      ;
; 16.739 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|period_l_register[6]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 3.153      ;
; 16.739 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[6]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 3.154      ;
; 16.739 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|period_l_register[7]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 3.153      ;
; 16.739 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[7]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 3.154      ;
; 16.739 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|period_l_register[8]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 3.153      ;
; 16.739 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[8]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 3.154      ;
; 16.739 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|period_l_register[9]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 3.153      ;
; 16.739 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[9]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 3.154      ;
; 16.739 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|period_l_register[10]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 3.153      ;
; 16.739 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[10]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 3.154      ;
; 16.739 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|period_l_register[11]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 3.156      ;
; 16.739 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[11]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 3.154      ;
; 16.739 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|period_l_register[12]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 3.156      ;
; 16.739 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[12]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 3.154      ;
; 16.739 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|period_l_register[13]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 3.153      ;
; 16.739 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[13]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 3.154      ;
; 16.739 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|period_l_register[14]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 3.153      ;
; 16.739 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[14]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 3.154      ;
; 16.739 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|period_h_register[0]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 3.156      ;
; 16.739 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|period_h_register[1]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 3.156      ;
; 16.739 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|period_h_register[2]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 3.156      ;
; 16.739 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|period_h_register[3]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 3.156      ;
; 16.739 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|period_h_register[4]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 3.156      ;
; 16.739 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|period_h_register[5]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 3.156      ;
; 16.739 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|period_h_register[6]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 3.153      ;
; 16.739 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|period_h_register[7]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 3.153      ;
; 16.739 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|period_h_register[10]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 3.153      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.099 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.246      ; 2.146      ;
; 48.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 1.880      ;
; 96.504 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.423      ;
; 96.504 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.423      ;
; 96.504 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.423      ;
; 96.504 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.423      ;
; 96.863 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.074      ;
; 96.863 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.074      ;
; 96.863 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.074      ;
; 96.863 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.074      ;
; 97.014 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.924      ;
; 97.014 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.924      ;
; 97.014 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.924      ;
; 97.014 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.924      ;
; 97.014 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.924      ;
; 97.123 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.806      ;
; 97.215 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.712      ;
; 97.229 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.692      ;
; 97.229 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.692      ;
; 97.229 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.692      ;
; 97.229 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.692      ;
; 97.229 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.692      ;
; 97.229 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.692      ;
; 97.274 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 2.603      ;
; 97.274 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 2.603      ;
; 97.274 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 2.603      ;
; 97.274 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 2.603      ;
; 97.274 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 2.603      ;
; 97.274 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 2.603      ;
; 97.274 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 2.603      ;
; 97.274 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 2.603      ;
; 97.274 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 2.603      ;
; 97.274 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 2.603      ;
; 97.274 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 2.603      ;
; 97.274 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 2.603      ;
; 97.286 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.637      ;
; 97.286 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.637      ;
; 97.286 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.637      ;
; 97.286 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.637      ;
; 97.286 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.637      ;
; 97.286 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.637      ;
; 97.286 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.637      ;
; 97.286 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.637      ;
; 97.286 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.637      ;
; 97.286 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.637      ;
; 97.286 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.637      ;
; 97.286 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.637      ;
; 97.286 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.637      ;
; 97.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.647      ;
; 97.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.647      ;
; 97.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.647      ;
; 97.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.647      ;
; 97.442 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.497      ;
; 97.442 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.497      ;
; 97.442 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.497      ;
; 97.442 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.497      ;
; 97.442 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.497      ;
; 97.558 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.367      ;
; 97.558 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.367      ;
; 97.558 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.367      ;
; 97.558 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.367      ;
; 97.558 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.367      ;
; 97.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.294      ;
; 98.077 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.846      ;
; 98.077 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.846      ;
; 98.077 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.846      ;
; 98.077 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.846      ;
; 98.154 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.773      ;
; 98.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.743      ;
; 98.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.743      ;
; 98.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.743      ;
; 98.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.743      ;
; 98.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.743      ;
; 98.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.743      ;
; 98.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.743      ;
; 98.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.743      ;
; 98.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.743      ;
; 98.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.743      ;
; 98.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.743      ;
; 98.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.743      ;
; 98.214 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.714      ;
; 98.214 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.714      ;
; 98.214 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.714      ;
; 98.214 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.714      ;
; 98.214 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.714      ;
; 98.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.596      ;
; 98.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.596      ;
; 98.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.596      ;
; 98.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.565      ;
; 98.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.565      ;
; 98.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.565      ;
; 98.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.565      ;
; 98.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.565      ;
; 98.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.565      ;
; 98.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.565      ;
; 98.540 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.385      ;
; 98.540 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.385      ;
; 98.540 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.385      ;
; 98.540 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.385      ;
; 98.540 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.385      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                             ; To Node                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.941 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.183      ;
; 1.006 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_miso_s1_translator|wait_latency_counter[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.476      ; 1.653      ;
; 1.292 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_spi_csn:spi_sck|irq_mask                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.543      ;
; 1.292 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_sck_s1_translator|read_latency_shift_reg[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.543      ;
; 1.292 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_sck_s1_agent_rsp_fifo|mem[1][105]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.543      ;
; 1.292 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.543      ;
; 1.292 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_sck_s1_translator|wait_latency_counter[1]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.543      ;
; 1.292 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_sck_s1_translator|wait_latency_counter[0]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.543      ;
; 1.292 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.543      ;
; 1.292 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.543      ;
; 1.292 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.543      ;
; 1.319 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_csn_s1_translator|av_readdata_pre[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.563      ;
; 1.319 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_spi_csn:spi_csn|readdata[0]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.563      ;
; 1.319 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rsp_fifo|mem[1][106]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.563      ;
; 1.319 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.563      ;
; 1.319 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.563      ;
; 1.319 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.563      ;
; 1.319 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.563      ;
; 1.319 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.563      ;
; 1.319 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.563      ;
; 1.320 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 1.567      ;
; 1.320 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[105]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 1.567      ;
; 1.355 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_sck_s1_agent_rdata_fifo|mem[0][0]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.604      ;
; 1.355 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_sck_s1_agent_rdata_fifo|mem[1][0]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.604      ;
; 1.355 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_sck_s1_agent_rsp_fifo|mem[0][106]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.604      ;
; 1.355 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_sck_s1_agent_rsp_fifo|mem[1][106]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.604      ;
; 1.355 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.604      ;
; 1.355 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_sck_s1_agent_rdata_fifo|mem_used[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.604      ;
; 1.355 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_sck_s1_agent_rdata_fifo|mem_used[1]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.604      ;
; 1.355 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_sck_s1_agent_rsp_fifo|mem_used[1]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.604      ;
; 1.355 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_sck_s1_agent_rsp_fifo|mem_used[0]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.604      ;
; 1.355 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_sck_s1_agent_rsp_fifo|mem[0][105]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.604      ;
; 1.355 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.604      ;
; 1.387 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.621      ;
; 1.387 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[105]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.621      ;
; 1.399 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_mosi_s1_agent_rdata_fifo|mem[0][0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.635      ;
; 1.399 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_mosi_s1_agent_rdata_fifo|mem[1][0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.635      ;
; 1.399 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_mosi_s1_translator|av_readdata_pre[0]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.635      ;
; 1.399 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_mosi_s1_agent_rsp_fifo|mem[0][106]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.635      ;
; 1.399 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_mosi_s1_agent_rdata_fifo|mem_used[0]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.635      ;
; 1.399 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_mosi_s1_agent_rdata_fifo|mem_used[1]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.635      ;
; 1.399 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_mosi_s1_agent_rsp_fifo|mem[0][105]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.635      ;
; 1.399 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.635      ;
; 1.399 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.635      ;
; 1.399 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_csn_s1_translator|waitrequest_reset_override                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.635      ;
; 1.401 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_miso_s1_agent_rdata_fifo|mem[0][0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.651      ;
; 1.401 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_miso_s1_agent_rdata_fifo|mem[1][0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.651      ;
; 1.401 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_miso_s1_agent_rsp_fifo|mem[0][106]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.651      ;
; 1.401 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.651      ;
; 1.401 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_miso_s1_agent_rsp_fifo|mem[0][105]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.651      ;
; 1.401 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_miso_s1_agent_rdata_fifo|mem_used[0]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.651      ;
; 1.401 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_miso_s1_agent_rdata_fifo|mem_used[1]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.651      ;
; 1.401 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_miso_s1_agent_rsp_fifo|mem[1][105]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.651      ;
; 1.401 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.651      ;
; 1.401 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.651      ;
; 1.405 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rsp_fifo|mem_used[1]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.637      ;
; 1.405 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rsp_fifo|mem_used[0]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.637      ;
; 1.405 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rsp_fifo|mem[1][105]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.637      ;
; 1.405 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_csn_s1_translator|wait_latency_counter[0]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.637      ;
; 1.405 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_csn_s1_translator|wait_latency_counter[1]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.637      ;
; 1.405 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_csn_s1_translator|read_latency_shift_reg[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.637      ;
; 1.405 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.637      ;
; 1.405 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_spi_csn:spi_csn|irq_mask                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.637      ;
; 1.405 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.637      ;
; 1.405 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.637      ;
; 1.406 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_gpio_controller:spi_miso|data_out                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 1.653      ;
; 1.406 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_miso_s1_agent_rsp_fifo|mem_used[1]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 1.653      ;
; 1.406 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_miso_s1_agent_rsp_fifo|mem_used[0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 1.653      ;
; 1.406 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_miso_s1_translator|wait_latency_counter[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 1.653      ;
; 1.406 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_miso_s1_translator|read_latency_shift_reg[0]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 1.653      ;
; 1.406 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 1.653      ;
; 1.406 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 1.653      ;
; 1.417 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.652      ;
; 1.417 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rsp_fifo|mem[0][105]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.652      ;
; 1.417 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rsp_fifo|mem[0][106]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.652      ;
; 1.417 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rdata_fifo|mem_used[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.652      ;
; 1.417 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rdata_fifo|mem_used[1]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.652      ;
; 1.417 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rdata_fifo|mem[0][0]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.652      ;
; 1.417 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rdata_fifo|mem[1][0]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.652      ;
; 1.417 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.652      ;
; 1.485 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_mosi_s1_agent_rsp_fifo|mem[1][106]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 1.723      ;
; 1.485 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_mosi_s1_agent_rsp_fifo|mem_used[0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 1.723      ;
; 1.485 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_mosi_s1_agent_rsp_fifo|mem_used[1]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 1.723      ;
; 1.485 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_mosi_s1_agent_rsp_fifo|mem[1][105]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 1.723      ;
; 1.485 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_mosi_s1_translator|wait_latency_counter[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 1.723      ;
; 1.485 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_mosi_s1_translator|wait_latency_counter[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 1.723      ;
; 1.485 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_mosi_s1_translator|read_latency_shift_reg[0]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 1.723      ;
; 1.485 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 1.723      ;
; 1.485 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 1.723      ;
; 1.544 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_sck_s1_translator|av_readdata_pre[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.801      ;
; 1.544 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_spi_csn:spi_sck|readdata[0]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.801      ;
; 1.544 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.801      ;
; 1.544 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.801      ;
; 1.544 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.801      ;
; 1.682 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_pio_key:spi_mosi|readdata[0]                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.924      ;
; 1.682 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.924      ;
; 1.682 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.924      ;
; 1.682 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.922      ;
; 1.682 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.922      ;
; 1.682 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.922      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.049  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.289      ;
; 1.049  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.289      ;
; 1.049  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.289      ;
; 1.049  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.289      ;
; 1.049  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.289      ;
; 1.257  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.495      ;
; 1.257  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.495      ;
; 1.257  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.495      ;
; 1.257  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.495      ;
; 1.257  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.495      ;
; 1.257  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.495      ;
; 1.257  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.495      ;
; 1.274  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.518      ;
; 1.274  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.518      ;
; 1.274  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.518      ;
; 1.371  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.614      ;
; 1.371  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.614      ;
; 1.371  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.614      ;
; 1.371  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.614      ;
; 1.371  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.614      ;
; 1.377  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.620      ;
; 1.377  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.620      ;
; 1.377  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.620      ;
; 1.377  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.620      ;
; 1.377  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.620      ;
; 1.377  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.620      ;
; 1.377  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.620      ;
; 1.377  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.620      ;
; 1.377  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.620      ;
; 1.377  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.620      ;
; 1.377  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.620      ;
; 1.377  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.620      ;
; 1.406  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.647      ;
; 1.532  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.769      ;
; 1.532  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.769      ;
; 1.532  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.769      ;
; 1.532  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.769      ;
; 1.910  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.155      ;
; 1.970  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.209      ;
; 1.970  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.209      ;
; 1.970  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.209      ;
; 1.970  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.209      ;
; 1.970  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.209      ;
; 2.096  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.350      ;
; 2.096  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.350      ;
; 2.096  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.350      ;
; 2.096  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.350      ;
; 2.096  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.350      ;
; 2.190  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.422      ;
; 2.190  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.422      ;
; 2.190  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.422      ;
; 2.190  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.422      ;
; 2.190  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.422      ;
; 2.190  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.422      ;
; 2.190  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.422      ;
; 2.190  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.422      ;
; 2.190  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.422      ;
; 2.190  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.422      ;
; 2.190  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.422      ;
; 2.190  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.422      ;
; 2.202  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.455      ;
; 2.202  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.455      ;
; 2.202  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.455      ;
; 2.202  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.455      ;
; 2.219  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.456      ;
; 2.219  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.456      ;
; 2.219  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.456      ;
; 2.219  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.456      ;
; 2.219  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.456      ;
; 2.219  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.456      ;
; 2.219  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.456      ;
; 2.219  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.456      ;
; 2.219  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.456      ;
; 2.219  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.456      ;
; 2.219  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.456      ;
; 2.219  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.456      ;
; 2.219  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.456      ;
; 2.277  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.512      ;
; 2.277  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.512      ;
; 2.277  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.512      ;
; 2.277  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.512      ;
; 2.277  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.512      ;
; 2.277  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.512      ;
; 2.288  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.529      ;
; 2.392  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.636      ;
; 2.512  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.765      ;
; 2.512  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.765      ;
; 2.512  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.765      ;
; 2.512  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.765      ;
; 2.512  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.765      ;
; 2.618  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.870      ;
; 2.618  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.870      ;
; 2.618  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.870      ;
; 2.618  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.870      ;
; 2.860  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 3.103      ;
; 2.860  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 3.103      ;
; 2.860  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 3.103      ;
; 2.860  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 3.103      ;
; 51.223 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.388      ; 1.802      ;
; 51.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.394      ; 2.021      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                                                                                                                                ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 3.871 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|rd_valid[2]                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.470      ; 4.512      ;
; 3.871 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.459      ; 4.501      ;
; 3.882 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.473      ; 4.526      ;
; 3.882 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.473      ; 4.526      ;
; 3.883 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.486      ; 4.540      ;
; 3.883 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.486      ; 4.540      ;
; 3.885 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.461      ; 4.517      ;
; 3.885 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.461      ; 4.517      ;
; 3.901 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_valid                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.428      ; 4.500      ;
; 3.942 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.428      ; 4.541      ;
; 3.942 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.428      ; 4.541      ;
; 4.293 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_data[30]~_Duplicate_1                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 4.538      ;
; 4.293 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_data[29]~_Duplicate_1                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 4.538      ;
; 4.293 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_data[28]~_Duplicate_1                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 4.538      ;
; 4.293 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_data[27]~_Duplicate_1                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 4.538      ;
; 4.293 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_data[26]~_Duplicate_1                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 4.535      ;
; 4.293 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_data[25]~_Duplicate_1                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 4.535      ;
; 4.293 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_data[24]~_Duplicate_1                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 4.538      ;
; 4.293 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_data[13]~_Duplicate_1                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 4.535      ;
; 4.293 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_data[6]~_Duplicate_1                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 4.535      ;
; 4.293 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_data[5]~_Duplicate_1                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 4.535      ;
; 4.293 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_data[1]~_Duplicate_1                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 4.533      ;
; 4.293 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_data[0]~_Duplicate_1                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 4.533      ;
; 4.293 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_next.010000000                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 4.532      ;
; 4.293 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_count[2]                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 4.532      ;
; 4.293 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_next.000000001                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 4.532      ;
; 4.293 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_count[0]                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 4.531      ;
; 4.293 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_count[1]                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 4.531      ;
; 4.293 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_next.000010000                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 4.530      ;
; 4.293 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_next.000001000                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 4.530      ;
; 4.293 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_state.000100000                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 4.531      ;
; 4.293 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|refresh_request                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 4.530      ;
; 4.293 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_state.000000001                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 4.530      ;
; 4.293 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_state.001000000                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 4.531      ;
; 4.293 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_state.000000010                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 4.530      ;
; 4.293 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|ack_refresh_request                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 4.530      ;
; 4.293 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 4.533      ;
; 4.293 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 4.533      ;
; 4.293 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_state.010000000                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 4.532      ;
; 4.293 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 4.533      ;
; 4.293 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][106]                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 4.519      ;
; 4.293 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][106]                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 4.519      ;
; 4.293 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 4.519      ;
; 4.293 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 4.519      ;
; 4.293 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][86]                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 4.519      ;
; 4.293 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][86]                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 4.519      ;
; 4.293 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|rd_valid[1]                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 4.533      ;
; 4.293 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|rd_valid[0]                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 4.533      ;
; 4.294 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_state.100000000                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 4.530      ;
; 4.294 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_state.000001000                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 4.530      ;
; 4.294 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_state.000010000                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 4.530      ;
; 4.294 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_state.000000100                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 4.530      ;
; 4.294 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|f_pop                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 4.530      ;
; 4.294 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][106]                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 4.521      ;
; 4.294 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][106]                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 4.512      ;
; 4.294 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][106]                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 4.512      ;
; 4.294 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][106]                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 4.520      ;
; 4.294 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][106]                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 4.520      ;
; 4.294 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][106]                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 4.521      ;
; 4.294 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 4.522      ;
; 4.294 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 4.522      ;
; 4.294 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 4.522      ;
; 4.294 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 4.522      ;
; 4.294 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 4.522      ;
; 4.294 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 4.522      ;
; 4.294 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 4.522      ;
; 4.294 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 4.522      ;
; 4.294 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][68]                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 4.512      ;
; 4.294 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 4.512      ;
; 4.294 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 4.520      ;
; 4.294 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68]                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 4.520      ;
; 4.294 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68]                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 4.521      ;
; 4.294 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 4.521      ;
; 4.294 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][86]                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 4.521      ;
; 4.294 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][86]                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 4.521      ;
; 4.294 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][86]                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 4.520      ;
; 4.294 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][86]                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 4.512      ;
; 4.294 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 4.512      ;
; 4.294 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][86]                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 4.520      ;
; 4.294 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 4.510      ;
; 4.294 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 4.510      ;
; 4.294 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 4.510      ;
; 4.295 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|has_pending_responses                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.032      ; 4.498      ;
; 4.295 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|pending_response_count[1]                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.032      ; 4.498      ;
; 4.295 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|pending_response_count[0]                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.032      ; 4.498      ;
; 4.295 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|pending_response_count[4]                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.032      ; 4.498      ;
; 4.295 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|pending_response_count[2]                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.032      ; 4.498      ;
; 4.295 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|pending_response_count[3]                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.032      ; 4.498      ;
; 4.295 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 4.502      ;
; 4.295 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][86]                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 4.502      ;
; 4.295 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][106]                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 4.502      ;
; 4.295 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.030      ; 4.496      ;
; 4.295 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.030      ; 4.496      ;
; 4.295 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.030      ; 4.496      ;
; 4.295 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 4.510      ;
; 4.295 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 4.510      ;
; 4.295 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.030      ; 4.496      ;
; 4.295 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 4.510      ;
; 4.295 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[105]     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 4.510      ;
; 4.295 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 4.510      ;
+-------+---------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 56
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.161
Worst Case Available Settling Time: 14.162 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                   ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; u0|altpll_0|sd1|pll7|clk[0] ; 5.252  ; 0.000         ;
; CLOCK_50                    ; 14.508 ; 0.000         ;
; altera_reserved_tck         ; 47.974 ; 0.000         ;
+-----------------------------+--------+---------------+


+-----------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                   ;
+-----------------------------+-------+---------------+
; Clock                       ; Slack ; End Point TNS ;
+-----------------------------+-------+---------------+
; u0|altpll_0|sd1|pll7|clk[0] ; 0.099 ; 0.000         ;
; CLOCK_50                    ; 0.140 ; 0.000         ;
; altera_reserved_tck         ; 0.180 ; 0.000         ;
+-----------------------------+-------+---------------+


+------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; u0|altpll_0|sd1|pll7|clk[0] ; 6.346  ; 0.000         ;
; CLOCK_50                    ; 17.859 ; 0.000         ;
; altera_reserved_tck         ; 49.218 ; 0.000         ;
+-----------------------------+--------+---------------+


+-----------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                ;
+-----------------------------+-------+---------------+
; Clock                       ; Slack ; End Point TNS ;
+-----------------------------+-------+---------------+
; CLOCK_50                    ; 0.495 ; 0.000         ;
; altera_reserved_tck         ; 0.552 ; 0.000         ;
; u0|altpll_0|sd1|pll7|clk[0] ; 2.233 ; 0.000         ;
+-----------------------------+-------+---------------+


+------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary     ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; u0|altpll_0|sd1|pll7|clk[0] ; 4.750  ; 0.000         ;
; CLOCK_50                    ; 9.203  ; 0.000         ;
; CLOCK2_50                   ; 16.000 ; 0.000         ;
; CLOCK3_50                   ; 16.000 ; 0.000         ;
; altera_reserved_tck         ; 49.301 ; 0.000         ;
+-----------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                       ; To Node                                                                                              ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 5.252 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|rd_address                                                                                                                             ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_21                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.111     ; 4.565      ;
; 5.379 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[61]                                                                                                                            ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_21                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.111     ; 4.438      ;
; 5.419 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|rd_address                                                                                                                             ; Qsys:u0|Qsys_sdram:sdram|m_data[21]                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.103     ; 4.418      ;
; 5.487 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|rd_address                                                                                                                             ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_17                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 4.350      ;
; 5.538 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|rd_address                                                                                                                             ; Qsys:u0|Qsys_sdram:sdram|m_addr[3]                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 4.338      ;
; 5.546 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[61]                                                                                                                            ; Qsys:u0|Qsys_sdram:sdram|m_data[21]                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.103     ; 4.291      ;
; 5.568 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_1[61]                                                                                                                            ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_21                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.111     ; 4.249      ;
; 5.584 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|rd_address                                                                                                                             ; Qsys:u0|Qsys_sdram:sdram|m_data[23]                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 4.278      ;
; 5.594 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_1[58]                                                                                                                            ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_21                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.111     ; 4.223      ;
; 5.614 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[61]                                                                                                                            ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_17                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 4.223      ;
; 5.623 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|rd_address                                                                                                                             ; Qsys:u0|Qsys_sdram:sdram|m_data[17]                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 4.234      ;
; 5.630 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|rd_address                                                                                                                             ; Qsys:u0|Qsys_sdram:sdram|m_data[14]                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 4.238      ;
; 5.634 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_1[47]                                                                                                                            ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_21                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.115     ; 4.179      ;
; 5.650 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|rd_address                                                                                                                             ; Qsys:u0|Qsys_sdram:sdram|m_cmd[1]                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 4.211      ;
; 5.665 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[61]                                                                                                                            ; Qsys:u0|Qsys_sdram:sdram|m_addr[3]                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 4.211      ;
; 5.678 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|rd_address                                                                                                                             ; Qsys:u0|Qsys_sdram:sdram|m_data[0]                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 4.184      ;
; 5.708 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|rd_address                                                                                                                             ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_16                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 4.141      ;
; 5.708 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|rd_address                                                                                                                             ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_22                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 4.141      ;
; 5.711 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[61]                                                                                                                            ; Qsys:u0|Qsys_sdram:sdram|m_data[23]                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 4.151      ;
; 5.714 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|rd_address                                                                                                                             ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_19                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 4.132      ;
; 5.714 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|rd_address                                                                                                                             ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_20                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 4.132      ;
; 5.716 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|rd_address                                                                                                                             ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_23                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 4.126      ;
; 5.721 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_1[56]                                                                                                                            ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_21                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.110     ; 4.097      ;
; 5.723 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_1[50]                                                                                                                            ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_21                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.115     ; 4.090      ;
; 5.735 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_1[61]                                                                                                                            ; Qsys:u0|Qsys_sdram:sdram|m_data[21]                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.103     ; 4.102      ;
; 5.736 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|rd_address                                                                                                                             ; Qsys:u0|Qsys_sdram:sdram|m_data[15]                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 4.147      ;
; 5.738 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[47]                                                                                                                            ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_21                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.115     ; 4.075      ;
; 5.744 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[50]                                                                                                                            ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_21                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.115     ; 4.069      ;
; 5.750 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[61]                                                                                                                            ; Qsys:u0|Qsys_sdram:sdram|m_data[17]                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 4.107      ;
; 5.753 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[58]                                                                                                                            ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_21                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.111     ; 4.064      ;
; 5.755 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_1[52]                                                                                                                            ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_21                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.110     ; 4.063      ;
; 5.757 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[61]                                                                                                                            ; Qsys:u0|Qsys_sdram:sdram|m_data[14]                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 4.111      ;
; 5.761 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_1[58]                                                                                                                            ; Qsys:u0|Qsys_sdram:sdram|m_data[21]                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.103     ; 4.076      ;
; 5.762 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|rd_address                                                                                                                             ; Qsys:u0|Qsys_sdram:sdram|m_addr[0]                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.031     ; 4.147      ;
; 5.776 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|rd_address                                                                                                                             ; Qsys:u0|Qsys_sdram:sdram|m_data[19]                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 4.090      ;
; 5.776 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[52]                                                                                                                            ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_21                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.110     ; 4.042      ;
; 5.777 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[61]                                                                                                                            ; Qsys:u0|Qsys_sdram:sdram|m_cmd[1]                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 4.084      ;
; 5.781 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|rd_address                                                                                                                             ; Qsys:u0|Qsys_sdram:sdram|m_data[20]                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 4.085      ;
; 5.784 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|rd_address                                                                                                                             ; Qsys:u0|Qsys_sdram:sdram|m_data[22]                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 4.085      ;
; 5.789 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_ctrl_alu_subtract                                                                                                                                            ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[0]~_Duplicate_1              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.130     ; 3.953      ;
; 5.793 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_regnum_a_cmp_D                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.136     ; 4.058      ;
; 5.795 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_1[54]                                                                                                                            ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_21                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.110     ; 4.023      ;
; 5.796 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_1[48]                                                                                                                            ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_21                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.115     ; 4.017      ;
; 5.801 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_1[47]                                                                                                                            ; Qsys:u0|Qsys_sdram:sdram|m_data[21]                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.107     ; 4.032      ;
; 5.803 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_1[61]                                                                                                                            ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_17                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 4.034      ;
; 5.805 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[61]                                                                                                                            ; Qsys:u0|Qsys_sdram:sdram|m_data[0]                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 4.057      ;
; 5.816 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[54]                                                                                                                            ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_21                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.110     ; 4.002      ;
; 5.817 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|rd_address                                                                                                                             ; Qsys:u0|Qsys_sdram:sdram|m_data[16]                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 4.052      ;
; 5.817 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_mem_baddr[6]                                                                                                                                                 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_regnum_a_cmp_D                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.254     ; 3.916      ;
; 5.820 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]                                                                                                                                         ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[1]                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.010     ; 4.157      ;
; 5.820 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]                                                                                                                                         ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[4]                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.010     ; 4.157      ;
; 5.820 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]                                                                                                                                         ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[7]                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.010     ; 4.157      ;
; 5.820 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]                                                                                                                                         ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[6]                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.010     ; 4.157      ;
; 5.820 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]                                                                                                                                         ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[5]                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.010     ; 4.157      ;
; 5.820 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]                                                                                                                                         ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[3]                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.010     ; 4.157      ;
; 5.823 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|rd_address                                                                                                                             ; Qsys:u0|Qsys_sdram:sdram|m_addr[9]                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 4.039      ;
; 5.826 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_ctrl_alu_subtract                                                                                                                                            ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[0]                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.137     ; 3.909      ;
; 5.829 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_1[58]                                                                                                                            ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_17                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 4.008      ;
; 5.830 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]                                                                                                                                         ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[0]                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.022     ; 4.135      ;
; 5.830 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]                                                                                                                                         ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[15]                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.022     ; 4.135      ;
; 5.830 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]                                                                                                                                         ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[10]                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.022     ; 4.135      ;
; 5.830 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]                                                                                                                                         ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[19]                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.022     ; 4.135      ;
; 5.830 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]                                                                                                                                         ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[17]                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.022     ; 4.135      ;
; 5.830 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]                                                                                                                                         ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[28]                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.022     ; 4.135      ;
; 5.834 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]                                                                                                                                         ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[9]                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.024     ; 4.129      ;
; 5.834 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]                                                                                                                                         ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[29]                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.024     ; 4.129      ;
; 5.835 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[61]                                                                                                                            ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_16                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 4.014      ;
; 5.835 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[61]                                                                                                                            ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_22                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 4.014      ;
; 5.839 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_ctrl_alu_subtract                                                                                                                                            ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[27]                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.144     ; 3.889      ;
; 5.841 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[61]                                                                                                                            ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_19                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 4.005      ;
; 5.841 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[61]                                                                                                                            ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_20                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 4.005      ;
; 5.842 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|rd_address                                                                                                                             ; Qsys:u0|Qsys_sdram:sdram|m_addr[5]                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 4.030      ;
; 5.843 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[61]                                                                                                                            ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_23                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 3.999      ;
; 5.854 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_1[61]                                                                                                                            ; Qsys:u0|Qsys_sdram:sdram|m_addr[3]                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 4.022      ;
; 5.855 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_1[46]                                                                                                                            ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_21                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.115     ; 3.958      ;
; 5.860 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|rd_address                                                                                                                             ; Qsys:u0|Qsys_sdram:sdram|m_data[18]                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 4.014      ;
; 5.863 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[61]                                                                                                                            ; Qsys:u0|Qsys_sdram:sdram|m_data[15]                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 4.020      ;
; 5.865 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_1[51]                                                                                                                            ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_21                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.115     ; 3.948      ;
; 5.866 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_1[59]                                                                                                                            ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_21                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.110     ; 3.952      ;
; 5.869 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_1[47]                                                                                                                            ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_17                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.095     ; 3.964      ;
; 5.871 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_ctrl_alu_subtract                                                                                                                                            ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[26]                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.248     ; 3.868      ;
; 5.872 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_1[60]                                                                                                                            ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_21                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.115     ; 3.941      ;
; 5.877 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_1[53]                                                                                                                            ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_21                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.110     ; 3.941      ;
; 5.878 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|rd_address                                                                                                                             ; Qsys:u0|Qsys_sdram:sdram|m_addr[6]                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 3.989      ;
; 5.879 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[46]                                                                                                                            ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_21                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.115     ; 3.934      ;
; 5.880 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_1[58]                                                                                                                            ; Qsys:u0|Qsys_sdram:sdram|m_addr[3]                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 3.996      ;
; 5.885 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[51]                                                                                                                            ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_21                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.115     ; 3.928      ;
; 5.888 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[59]                                                                                                                            ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_21                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.110     ; 3.930      ;
; 5.888 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_1[56]                                                                                                                            ; Qsys:u0|Qsys_sdram:sdram|m_data[21]                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.102     ; 3.950      ;
; 5.889 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[61]                                                                                                                            ; Qsys:u0|Qsys_sdram:sdram|m_addr[0]                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.031     ; 4.020      ;
; 5.890 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_1[50]                                                                                                                            ; Qsys:u0|Qsys_sdram:sdram|m_data[21]                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.107     ; 3.943      ;
; 5.892 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_mem_baddr[8]                                                                                                                                                 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_regnum_a_cmp_D                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 4.051      ;
; 5.894 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[48]                                                                                                                            ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_21                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.115     ; 3.919      ;
; 5.896 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[60]                                                                                                                            ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_21                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.115     ; 3.917      ;
; 5.899 ; Qsys:u0|Qsys_sdram:sdram|active_addr[10]                                                                                                                                                                                        ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_21                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.116     ; 3.913      ;
; 5.900 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_1[61]                                                                                                                            ; Qsys:u0|Qsys_sdram:sdram|m_data[23]                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 3.962      ;
; 5.901 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[53]                                                                                                                            ; Qsys:u0|Qsys_sdram:sdram|oe~_Duplicate_21                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.110     ; 3.917      ;
; 5.903 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[61]                                                                                                                            ; Qsys:u0|Qsys_sdram:sdram|m_data[19]                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 3.963      ;
; 5.904 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]                                                                                                                                         ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[27] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.013      ; 4.096      ;
; 5.904 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[9]                                                                                                                                         ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entry_0[26] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.013      ; 4.096      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                ; To Node                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.508 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.480      ;
; 14.783 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.140      ; 5.344      ;
; 14.936 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.197     ; 4.854      ;
; 14.949 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.140      ; 5.178      ;
; 14.958 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_msc1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 5.031      ;
; 15.083 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 4.852      ;
; 15.083 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 4.852      ;
; 15.083 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 4.852      ;
; 15.083 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 4.852      ;
; 15.083 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 4.852      ;
; 15.083 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[10]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 4.852      ;
; 15.083 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[11]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 4.852      ;
; 15.083 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[12]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 4.852      ;
; 15.083 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[13]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 4.852      ;
; 15.083 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[14]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 4.852      ;
; 15.083 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[15]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 4.852      ;
; 15.083 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[16]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 4.852      ;
; 15.083 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[17]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 4.852      ;
; 15.083 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[18]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 4.852      ;
; 15.083 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[19]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 4.852      ;
; 15.083 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[20]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 4.852      ;
; 15.083 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 4.852      ;
; 15.083 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 4.852      ;
; 15.083 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[42]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 4.852      ;
; 15.083 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 4.852      ;
; 15.083 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 4.852      ;
; 15.083 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 4.852      ;
; 15.083 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 4.852      ;
; 15.157 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[1]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 4.831      ;
; 15.161 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 4.827      ;
; 15.181 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[45] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 4.807      ;
; 15.195 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[46] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 4.793      ;
; 15.211 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 4.718      ;
; 15.214 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_msc1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 4.895      ;
; 15.236 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.195     ; 4.556      ;
; 15.259 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.155      ; 4.883      ;
; 15.264 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[43] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 4.724      ;
; 15.339 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 4.716      ;
; 15.339 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 4.716      ;
; 15.339 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 4.716      ;
; 15.339 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 4.716      ;
; 15.339 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 4.716      ;
; 15.339 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[10]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 4.716      ;
; 15.339 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[11]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 4.716      ;
; 15.339 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[12]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 4.716      ;
; 15.339 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[13]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 4.716      ;
; 15.339 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[14]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 4.716      ;
; 15.339 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[15]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 4.716      ;
; 15.339 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[16]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 4.716      ;
; 15.339 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[17]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 4.716      ;
; 15.339 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[18]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 4.716      ;
; 15.339 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[19]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 4.716      ;
; 15.339 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[20]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 4.716      ;
; 15.339 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 4.716      ;
; 15.339 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 4.716      ;
; 15.339 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[42]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 4.716      ;
; 15.339 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 4.716      ;
; 15.339 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 4.716      ;
; 15.339 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 4.716      ;
; 15.339 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 4.716      ;
; 15.355 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 4.633      ;
; 15.377 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 4.552      ;
; 15.380 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[37] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 4.608      ;
; 15.380 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_msc1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 4.729      ;
; 15.385 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 4.603      ;
; 15.406 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|pending_read_count[1]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.181     ; 4.400      ;
; 15.406 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|pending_read_count[2]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.181     ; 4.400      ;
; 15.406 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|pending_read_count[3]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.181     ; 4.400      ;
; 15.432 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[1]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.140      ; 4.695      ;
; 15.436 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.140      ; 4.691      ;
; 15.505 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 4.550      ;
; 15.505 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 4.550      ;
; 15.505 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 4.550      ;
; 15.505 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 4.550      ;
; 15.505 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 4.550      ;
; 15.505 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[10]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 4.550      ;
; 15.505 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[11]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 4.550      ;
; 15.505 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[12]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 4.550      ;
; 15.505 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[13]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 4.550      ;
; 15.505 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[14]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 4.550      ;
; 15.505 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[15]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 4.550      ;
; 15.505 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[16]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 4.550      ;
; 15.505 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[17]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 4.550      ;
; 15.505 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[18]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 4.550      ;
; 15.505 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[19]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 4.550      ;
; 15.505 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[20]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 4.550      ;
; 15.505 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 4.550      ;
; 15.505 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 4.550      ;
; 15.505 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[42]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 4.550      ;
; 15.505 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 4.550      ;
; 15.505 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 4.550      ;
; 15.505 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 4.550      ;
; 15.505 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 4.550      ;
; 15.511 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 4.420      ;
; 15.519 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter|has_pending_responses                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.180     ; 4.288      ;
; 15.522 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter|pending_response_count[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.180     ; 4.285      ;
; 15.598 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[1]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.140      ; 4.529      ;
; 15.602 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|old_read                                       ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.140      ; 4.525      ;
; 15.609 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[45] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.197     ; 4.181      ;
; 15.623 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[46] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.197     ; 4.167      ;
+--------+--------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.974 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 2.460      ;
; 48.018 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.434      ; 2.403      ;
; 48.131 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 2.297      ;
; 48.205 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 2.223      ;
; 48.233 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[0]                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.460      ; 2.214      ;
; 48.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 2.056      ;
; 48.432 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 2.003      ;
; 48.496 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.929      ;
; 48.659 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.769      ;
; 48.661 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.769      ;
; 48.665 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.759      ;
; 48.738 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 1.685      ;
; 48.753 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.678      ;
; 48.797 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.632      ;
; 48.815 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.615      ;
; 48.819 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 1.604      ;
; 48.869 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.427      ; 1.545      ;
; 48.911 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.518      ;
; 48.915 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.514      ;
; 49.077 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 1.358      ;
; 49.208 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.222      ;
; 49.237 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 1.198      ;
; 49.326 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.105      ;
; 49.483 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 0.945      ;
; 49.488 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 0.938      ;
; 49.820 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                               ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 0.616      ;
; 96.940 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[26]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.986      ;
; 96.940 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[27]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.986      ;
; 96.940 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[28]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.986      ;
; 96.940 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[29]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.986      ;
; 96.940 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[32]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.986      ;
; 96.940 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[33]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.986      ;
; 96.940 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[24]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.986      ;
; 96.940 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[34]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.986      ;
; 96.940 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[25]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.986      ;
; 96.940 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[30]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.986      ;
; 97.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[23]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.867      ;
; 97.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[22]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.867      ;
; 97.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[21]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.867      ;
; 97.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[20]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.867      ;
; 97.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[19]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.867      ;
; 97.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[18]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.867      ;
; 97.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[17]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.867      ;
; 97.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[16]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.867      ;
; 97.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[26]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.729      ;
; 97.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[27]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.729      ;
; 97.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[28]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.729      ;
; 97.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[29]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.729      ;
; 97.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[32]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.729      ;
; 97.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[33]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.729      ;
; 97.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[24]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.729      ;
; 97.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[34]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.729      ;
; 97.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[25]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.729      ;
; 97.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[30]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.729      ;
; 97.212 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[26]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.715      ;
; 97.212 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[27]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.715      ;
; 97.212 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[28]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.715      ;
; 97.212 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[29]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.715      ;
; 97.212 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[32]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.715      ;
; 97.212 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[33]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.715      ;
; 97.212 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[24]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.715      ;
; 97.212 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[34]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.715      ;
; 97.212 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[25]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.715      ;
; 97.212 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[30]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.715      ;
; 97.220 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[31]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.706      ;
; 97.265 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.672      ;
; 97.265 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.672      ;
; 97.265 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.672      ;
; 97.265 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.672      ;
; 97.265 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.672      ;
; 97.265 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.672      ;
; 97.265 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.672      ;
; 97.265 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.672      ;
; 97.283 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[31]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.650      ;
; 97.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[15]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.643      ;
; 97.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.647      ;
; 97.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.647      ;
; 97.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.647      ;
; 97.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.647      ;
; 97.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.647      ;
; 97.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.647      ;
; 97.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.647      ;
; 97.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.647      ;
; 97.309 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.635      ;
; 97.309 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.635      ;
; 97.323 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[23]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.608      ;
; 97.323 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[22]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.608      ;
; 97.323 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[21]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.608      ;
; 97.323 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[20]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.608      ;
; 97.323 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[19]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.608      ;
; 97.323 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[18]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.608      ;
; 97.323 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[17]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.608      ;
; 97.323 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[16]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.608      ;
; 97.332 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.595      ;
; 97.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[23]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.594      ;
; 97.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[22]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.594      ;
; 97.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[21]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.594      ;
; 97.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[20]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.594      ;
; 97.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[19]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.594      ;
; 97.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[18]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.594      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                                                                                         ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.099 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_line[0]                                                                                                                                                                                                                                                                                               ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_ic_data_module:Qsys_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.233      ; 0.436      ;
; 0.114 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_mem_baddr[28]                                                                                                                                                                                                                                                                                               ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_tag_module:Qsys_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_lic1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.244      ; 0.462      ;
; 0.120 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_xfer_wr_data[25]                                                                                                                                                                                                                                                                                         ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_victim_module:Qsys_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 0.460      ;
; 0.123 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_xfer_wr_data[17]                                                                                                                                                                                                                                                                                         ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_victim_module:Qsys_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.257      ; 0.484      ;
; 0.127 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_xfer_wr_data[5]                                                                                                                                                                                                                                                                                          ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_victim_module:Qsys_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 0.467      ;
; 0.129 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_xfer_wr_data[12]                                                                                                                                                                                                                                                                                         ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_victim_module:Qsys_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.257      ; 0.490      ;
; 0.131 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_xfer_wr_data[20]                                                                                                                                                                                                                                                                                         ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_victim_module:Qsys_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 0.471      ;
; 0.132 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_xfer_wr_data[27]                                                                                                                                                                                                                                                                                         ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_victim_module:Qsys_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 0.472      ;
; 0.134 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_xfer_wr_data[28]                                                                                                                                                                                                                                                                                         ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_victim_module:Qsys_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 0.474      ;
; 0.136 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_xfer_wr_data[11]                                                                                                                                                                                                                                                                                         ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_victim_module:Qsys_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 0.476      ;
; 0.136 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_xfer_wr_data[19]                                                                                                                                                                                                                                                                                         ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_victim_module:Qsys_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.242      ; 0.482      ;
; 0.136 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_xfer_wr_data[21]                                                                                                                                                                                                                                                                                         ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_victim_module:Qsys_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.242      ; 0.482      ;
; 0.140 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_xfer_wr_data[16]                                                                                                                                                                                                                                                                                         ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_victim_module:Qsys_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 0.480      ;
; 0.141 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_dp_offset[2]                                                                                                                                                                                                                                                                                          ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_ic_data_module:Qsys_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.230      ; 0.475      ;
; 0.143 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_tag_wraddress[6]                                                                                                                                                                                                                                                                                           ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_ic_tag_module:Qsys_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.232      ; 0.479      ;
; 0.144 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_xfer_wr_data[8]                                                                                                                                                                                                                                                                                          ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_victim_module:Qsys_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 0.484      ;
; 0.144 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_xfer_wr_data[22]                                                                                                                                                                                                                                                                                         ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_victim_module:Qsys_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 0.484      ;
; 0.145 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_dp_offset[0]                                                                                                                                                                                                                                                                                          ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_ic_data_module:Qsys_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.230      ; 0.479      ;
; 0.148 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_mem_baddr[14]                                                                                                                                                                                                                                                                                               ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_tag_module:Qsys_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_lic1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 0.492      ;
; 0.149 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_tag_wraddress[0]                                                                                                                                                                                                                                                                                           ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_ic_tag_module:Qsys_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.232      ; 0.485      ;
; 0.152 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_mem_baddr[17]                                                                                                                                                                                                                                                                                               ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_tag_module:Qsys_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_lic1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 0.496      ;
; 0.153 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_xfer_wr_data[7]                                                                                                                                                                                                                                                                                          ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_victim_module:Qsys_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 0.493      ;
; 0.154 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_xfer_wr_data[18]                                                                                                                                                                                                                                                                                         ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_victim_module:Qsys_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.229      ; 0.487      ;
; 0.155 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_xfer_wr_data[9]                                                                                                                                                                                                                                                                                          ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_victim_module:Qsys_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.257      ; 0.516      ;
; 0.180 ; Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                                                 ; Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                                             ; Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.313      ;
; 0.181 ; Qsys:u0|Qsys_sdram:sdram|m_state.100000000                                                                                                                                                                                                                                                                                                                                     ; Qsys:u0|Qsys_sdram:sdram|m_state.100000000                                                                                                                                                                                                                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Qsys:u0|Qsys_sdram:sdram|m_next.010000000                                                                                                                                                                                                                                                                                                                                      ; Qsys:u0|Qsys_sdram:sdram|m_next.010000000                                                                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Qsys:u0|Qsys_sdram:sdram|m_count[2]                                                                                                                                                                                                                                                                                                                                            ; Qsys:u0|Qsys_sdram:sdram|m_count[2]                                                                                                                                                                                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Qsys:u0|Qsys_sdram:sdram|m_state.000000100                                                                                                                                                                                                                                                                                                                                     ; Qsys:u0|Qsys_sdram:sdram|m_state.000000100                                                                                                                                                                                                                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Qsys:u0|Qsys_sdram:sdram|refresh_request                                                                                                                                                                                                                                                                                                                                       ; Qsys:u0|Qsys_sdram:sdram|refresh_request                                                                                                                                                                                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Qsys:u0|Qsys_sdram:sdram|m_state.000000001                                                                                                                                                                                                                                                                                                                                     ; Qsys:u0|Qsys_sdram:sdram|m_state.000000001                                                                                                                                                                                                                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Qsys:u0|Qsys_sdram:sdram|active_cs_n                                                                                                                                                                                                                                                                                                                                           ; Qsys:u0|Qsys_sdram:sdram|active_cs_n                                                                                                                                                                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Qsys:u0|Qsys_sdram:sdram|ack_refresh_request                                                                                                                                                                                                                                                                                                                                   ; Qsys:u0|Qsys_sdram:sdram|ack_refresh_request                                                                                                                                                                                                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                     ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                                                                     ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch                                                                                                                                                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break                                                                                                                                                ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset                                                                                                                                            ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                                                                ; Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 0.315      ;
; 0.181 ; Qsys:u0|Qsys_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                                                                                                                              ; Qsys:u0|Qsys_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Qsys:u0|Qsys_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                                                                                              ; Qsys:u0|Qsys_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Qsys:u0|Qsys_sdram:sdram|i_count[0]                                                                                                                                                                                                                                                                                                                                            ; Qsys:u0|Qsys_sdram:sdram|i_count[0]                                                                                                                                                                                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Qsys:u0|Qsys_sdram:sdram|i_next.101                                                                                                                                                                                                                                                                                                                                            ; Qsys:u0|Qsys_sdram:sdram|i_next.101                                                                                                                                                                                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Qsys:u0|Qsys_sdram:sdram|i_count[1]                                                                                                                                                                                                                                                                                                                                            ; Qsys:u0|Qsys_sdram:sdram|i_count[1]                                                                                                                                                                                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Qsys:u0|Qsys_sdram:sdram|i_count[2]                                                                                                                                                                                                                                                                                                                                            ; Qsys:u0|Qsys_sdram:sdram|i_count[2]                                                                                                                                                                                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Qsys:u0|Qsys_sdram:sdram|i_state.101                                                                                                                                                                                                                                                                                                                                           ; Qsys:u0|Qsys_sdram:sdram|i_state.101                                                                                                                                                                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                                                                                                                  ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                                                                                              ; Qsys:u0|Qsys_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_sdram:sdram|m_count[0]                                                                                                                                                                                                                                                                                                                                            ; Qsys:u0|Qsys_sdram:sdram|m_count[0]                                                                                                                                                                                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_sdram:sdram|m_state.000100000                                                                                                                                                                                                                                                                                                                                     ; Qsys:u0|Qsys_sdram:sdram|m_state.000100000                                                                                                                                                                                                                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|rd_address                                                                                                                                                                                                                                                                            ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|rd_address                                                                                                                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entries[0]                                                                                                                                                                                                                                                                            ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entries[0]                                                                                                                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entries[1]                                                                                                                                                                                                                                                                            ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entries[1]                                                                                                                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][106]                                                                                                                                                                                                                                                                     ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][106]                                                                                                                                                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|wr_address                                                                                                                                                                                                                                                                            ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|wr_address                                                                                                                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                                                                                                                                      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|i_read                                                                                                                                                                                                                                                                                                                                  ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|i_read                                                                                                                                                                                                                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                                                          ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|has_pending_responses                                                                                                                                                                                                                                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|has_pending_responses                                                                                                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|pending_response_count[2]                                                                                                                                                                                                                               ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|pending_response_count[2]                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|pending_response_count[1]                                                                                                                                                                                                                               ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|pending_response_count[1]                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                                                                                                                      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[16]                                                                                                                                                                                                                                               ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[16]                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[2]                                                                                                                                                                                                                                                          ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[2]                                                                                                                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[3]                                                                                                                                                                                                                                                          ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[3]                                                                                                                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[0]                                                                                                                                                                                                                                                          ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[0]                                                                                                                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[1]                                                                                                                                                                                                                                                          ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[1]                                                                                                                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                    ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready                                                                                                                                             ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error                                                                                                                                             ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                                     ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                                                                                              ; Qsys:u0|Qsys_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[2][106]                                                                                                                                                                                                                                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[2][106]                                                                                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[3][106]                                                                                                                                                                                                                                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[3][106]                                                                                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[9][106]                                                                                                                                                                                                                                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[9][106]                                                                                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[10][106]                                                                                                                                                                                                                                               ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[10][106]                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[12][106]                                                                                                                                                                                                                                               ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[12][106]                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[13][106]                                                                                                                                                                                                                                               ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[13][106]                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[14][106]                                                                                                                                                                                                                                               ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[14][106]                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[11][106]                                                                                                                                                                                                                                               ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[11][106]                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[4][106]                                                                                                                                                                                                                                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[4][106]                                                                                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[15][106]                                                                                                                                                                                                                                               ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[15][106]                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr[3]                                                                                                                                                                                                                                                         ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr[3]                                                                                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[16][106]                                                                                                                                                                                                                                               ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[16][106]                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_sdram:sdram|init_done                                                                                                                                                                                                                                                                                                                                             ; Qsys:u0|Qsys_sdram:sdram|init_done                                                                                                                                                                                                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_sdram:sdram|i_state.000                                                                                                                                                                                                                                                                                                                                           ; Qsys:u0|Qsys_sdram:sdram|i_state.000                                                                                                                                                                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_sdram:sdram|i_refs[2]                                                                                                                                                                                                                                                                                                                                             ; Qsys:u0|Qsys_sdram:sdram|i_refs[2]                                                                                                                                                                                                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_sdram:sdram|i_refs[0]                                                                                                                                                                                                                                                                                                                                             ; Qsys:u0|Qsys_sdram:sdram|i_refs[0]                                                                                                                                                                                                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_sdram:sdram|i_refs[1]                                                                                                                                                                                                                                                                                                                                             ; Qsys:u0|Qsys_sdram:sdram|i_refs[1]                                                                                                                                                                                                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_sdram:sdram|i_next.000                                                                                                                                                                                                                                                                                                                                            ; Qsys:u0|Qsys_sdram:sdram|i_next.000                                                                                                                                                                                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd                                                                                                                                                         ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|has_pending_responses                                                                                                                                                                                                                                          ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|has_pending_responses                                                                                                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_write                                                                                                                                                                                                                                                                                                                                 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_write                                                                                                                                                                                                                                                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                          ; To Node                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.140 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_r:the_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]       ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_r:the_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.480      ;
; 0.143 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_r:the_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]       ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_r:the_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.483      ;
; 0.151 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_r:the_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]       ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_r:the_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.491      ;
; 0.152 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_r:the_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]       ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_r:the_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.492      ;
; 0.152 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_r:the_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]       ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_r:the_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.492      ;
; 0.154 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_w:the_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]       ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_w:the_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.481      ;
; 0.158 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_r:the_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]       ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_r:the_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.498      ;
; 0.158 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_w:the_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]       ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_w:the_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.485      ;
; 0.159 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_w:the_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]       ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_w:the_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.486      ;
; 0.161 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_w:the_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]       ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_w:the_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.488      ;
; 0.174 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[0]                                                                             ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[0]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.307      ;
; 0.180 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_r:the_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2] ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_r:the_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.195      ; 0.479      ;
; 0.181 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][1]                                                                               ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Qsys:u0|Qsys_altpll_0:altpll_0|pfdena_reg                                                                                                                                                          ; Qsys:u0|Qsys_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][0]                                                                               ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Qsys:u0|Qsys_timer_0:timer_0|timeout_occurred                                                                                                                                                      ; Qsys:u0|Qsys_timer_0:timer_0|timeout_occurred                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Qsys:u0|Qsys_gpio_controller:gpio_controller|data_out                                                                                                                                              ; Qsys:u0|Qsys_gpio_controller:gpio_controller|data_out                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_r:the_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4] ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_r:the_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.195      ; 0.480      ;
; 0.181 ; Qsys:u0|Qsys_hc_05_uart:hc_05_uart|Qsys_hc_05_uart_tx:the_Qsys_hc_05_uart_tx|tx_ready                                                                                                              ; Qsys:u0|Qsys_hc_05_uart:hc_05_uart|Qsys_hc_05_uart_tx:the_Qsys_hc_05_uart_tx|tx_ready                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Qsys:u0|Qsys_hc_05_uart:hc_05_uart|Qsys_hc_05_uart_tx:the_Qsys_hc_05_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                        ; Qsys:u0|Qsys_hc_05_uart:hc_05_uart|Qsys_hc_05_uart_tx:the_Qsys_hc_05_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Qsys:u0|Qsys_hc_05_uart:hc_05_uart|Qsys_hc_05_uart_tx:the_Qsys_hc_05_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                        ; Qsys:u0|Qsys_hc_05_uart:hc_05_uart|Qsys_hc_05_uart_tx:the_Qsys_hc_05_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Qsys:u0|Qsys_hc_05_uart:hc_05_uart|Qsys_hc_05_uart_rx:the_Qsys_hc_05_uart_rx|rx_char_ready                                                                                                         ; Qsys:u0|Qsys_hc_05_uart:hc_05_uart|Qsys_hc_05_uart_rx:the_Qsys_hc_05_uart_rx|rx_char_ready                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hc_05_uart_s1_translator|end_begintransfer                                                                         ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hc_05_uart_s1_translator|end_begintransfer                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                     ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                        ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_w:the_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4] ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_w:the_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.195      ; 0.480      ;
; 0.181 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter|has_pending_responses                                                         ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter|has_pending_responses                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter|pending_response_count[0]                                                     ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter|pending_response_count[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|pending_read_count[0]                                                                                                    ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|pending_read_count[0]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hc_05_uart_s1_translator|wait_latency_counter[1]                                                                   ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hc_05_uart_s1_translator|wait_latency_counter[1]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[1]                                                                                       ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[0]                                                                                       ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                    ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                    ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hc_05_uart_s1_agent_rsp_fifo|mem_used[1]                                                                                    ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hc_05_uart_s1_agent_rsp_fifo|mem_used[1]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hc_05_uart_s1_agent_rsp_fifo|mem_used[0]                                                                                    ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hc_05_uart_s1_agent_rsp_fifo|mem_used[0]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][106]                                                                               ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][106]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                             ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                             ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][85]                                                                                        ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][85]                                                                                        ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hc_05_uart_s1_agent_rsp_fifo|mem[0][85]                                                                                     ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hc_05_uart_s1_agent_rsp_fifo|mem[0][85]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hc_05_uart_s1_agent_rsp_fifo|mem[1][85]                                                                                     ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hc_05_uart_s1_agent_rsp_fifo|mem[1][85]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                     ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                     ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rsp_fifo|mem_used[1]                                                                                       ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rsp_fifo|mem_used[1]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rsp_fifo|mem_used[0]                                                                                       ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rsp_fifo|mem_used[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rdata_fifo|mem_used[0]                                                                                     ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rdata_fifo|mem_used[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rdata_fifo|mem_used[1]                                                                                     ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rdata_fifo|mem_used[1]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rdata_fifo|mem[0][0]                                                                                       ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rdata_fifo|mem[0][0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rsp_fifo|mem[1][105]                                                                                       ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rsp_fifo|mem[1][105]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_spi_csn:spi_csn|irq_mask                                                                                                                                                              ; Qsys:u0|Qsys_spi_csn:spi_csn|irq_mask                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rdata_fifo|mem[1][0]                                                                                       ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rdata_fifo|mem[1][0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_miso_s1_agent_rdata_fifo|mem[0][0]                                                                                      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_miso_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_miso_s1_agent_rdata_fifo|mem[1][0]                                                                                      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_miso_s1_agent_rdata_fifo|mem[1][0]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_gpio_controller:spi_miso|data_out                                                                                                                                                     ; Qsys:u0|Qsys_gpio_controller:spi_miso|data_out                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_mosi_s1_agent_rdata_fifo|mem[0][0]                                                                                      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_mosi_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_mosi_s1_agent_rdata_fifo|mem[1][0]                                                                                      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_mosi_s1_agent_rdata_fifo|mem[1][0]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_sck_s1_agent_rdata_fifo|mem[0][0]                                                                                       ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_sck_s1_agent_rdata_fifo|mem[0][0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_sck_s1_agent_rdata_fifo|mem[1][0]                                                                                       ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_sck_s1_agent_rdata_fifo|mem[1][0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_spi_csn:spi_sck|irq_mask                                                                                                                                                              ; Qsys:u0|Qsys_spi_csn:spi_sck|irq_mask                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_r:the_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1] ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_r:the_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.195      ; 0.481      ;
; 0.182 ; Qsys:u0|Qsys_hc_05_uart:hc_05_uart|Qsys_hc_05_uart_rx:the_Qsys_hc_05_uart_rx|framing_error                                                                                                         ; Qsys:u0|Qsys_hc_05_uart:hc_05_uart|Qsys_hc_05_uart_rx:the_Qsys_hc_05_uart_rx|framing_error                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_hc_05_uart:hc_05_uart|Qsys_hc_05_uart_rx:the_Qsys_hc_05_uart_rx|rx_overrun                                                                                                            ; Qsys:u0|Qsys_hc_05_uart:hc_05_uart|Qsys_hc_05_uart_rx:the_Qsys_hc_05_uart_rx|rx_overrun                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_hc_05_uart:hc_05_uart|Qsys_hc_05_uart_rx:the_Qsys_hc_05_uart_rx|break_detect                                                                                                          ; Qsys:u0|Qsys_hc_05_uart:hc_05_uart|Qsys_hc_05_uart_rx:the_Qsys_hc_05_uart_rx|break_detect                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                     ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_w:the_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full           ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_w:the_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_w:the_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty      ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_w:the_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_r:the_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full           ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_r:the_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_r:the_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty      ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|Qsys_jtag_uart_0_scfifo_r:the_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem_used[0]                                                                                       ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem_used[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem_used[1]                                                                                       ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem_used[1]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_controller_s1_agent_rsp_fifo|mem_used[1]                                                                               ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_controller_s1_agent_rsp_fifo|mem_used[1]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_controller_s1_translator|wait_latency_counter[1]                                                              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_controller_s1_translator|wait_latency_counter[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_controller_s1_agent_rsp_fifo|mem_used[0]                                                                               ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_controller_s1_agent_rsp_fifo|mem_used[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_controller_s1_agent_rsp_fifo|mem[0][85]                                                                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_controller_s1_agent_rsp_fifo|mem[0][85]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_controller_s1_agent_rsp_fifo|mem[1][85]                                                                                ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_controller_s1_agent_rsp_fifo|mem[1][85]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rsp_fifo|mem[1][106]                                                                                       ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rsp_fifo|mem[1][106]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                                                               ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                               ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][105]                                                                               ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_sck_s1_agent_rsp_fifo|mem[1][106]                                                                                       ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_sck_s1_agent_rsp_fifo|mem[1][106]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_mosi_s1_agent_rsp_fifo|mem_used[0]                                                                                      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_mosi_s1_agent_rsp_fifo|mem_used[0]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_mosi_s1_agent_rsp_fifo|mem_used[1]                                                                                      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_mosi_s1_agent_rsp_fifo|mem_used[1]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_mosi_s1_agent_rdata_fifo|mem_used[0]                                                                                    ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_mosi_s1_agent_rdata_fifo|mem_used[0]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_mosi_s1_agent_rdata_fifo|mem_used[1]                                                                                    ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_mosi_s1_agent_rdata_fifo|mem_used[1]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_mosi_s1_agent_rsp_fifo|mem[1][105]                                                                                      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_mosi_s1_agent_rsp_fifo|mem[1][105]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_miso_s1_agent_rsp_fifo|mem_used[1]                                                                                      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_miso_s1_agent_rsp_fifo|mem_used[1]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_miso_s1_agent_rdata_fifo|mem_used[0]                                                                                    ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_miso_s1_agent_rdata_fifo|mem_used[0]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_miso_s1_agent_rdata_fifo|mem_used[1]                                                                                    ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_miso_s1_agent_rdata_fifo|mem_used[1]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_miso_s1_translator|wait_latency_counter[1]                                                                     ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_miso_s1_translator|wait_latency_counter[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_miso_s1_translator|wait_latency_counter[0]                                                                     ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_miso_s1_translator|wait_latency_counter[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_miso_s1_agent_rsp_fifo|mem[1][105]                                                                                      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_miso_s1_agent_rsp_fifo|mem[1][105]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem[0][85]                                                                                        ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem[0][85]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem[1][85]                                                                                        ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem[1][85]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_sck_s1_agent_rdata_fifo|mem_used[0]                                                                                     ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_sck_s1_agent_rdata_fifo|mem_used[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_sck_s1_agent_rdata_fifo|mem_used[1]                                                                                     ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_sck_s1_agent_rdata_fifo|mem_used[1]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_sck_s1_agent_rsp_fifo|mem_used[1]                                                                                       ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_sck_s1_agent_rsp_fifo|mem_used[1]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_sck_s1_agent_rsp_fifo|mem_used[0]                                                                                       ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_sck_s1_agent_rsp_fifo|mem_used[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.180 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.314      ;
; 0.181 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                   ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.184 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.318      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                        ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                        ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                        ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                     ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.317      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.191 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                        ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                        ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.318      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.318      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.318      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.318      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.318      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.319      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.320      ;
; 0.193 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[23]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.319      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.320      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.320      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.320      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.322      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.323      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.324      ;
; 0.199 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                        ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.324      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[6]                                                        ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.201 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[31]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[30]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.326      ;
; 0.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.328      ;
; 0.202 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                     ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.328      ;
; 0.202 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.327      ;
; 0.202 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[26]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.327      ;
; 0.203 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[37]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.328      ;
; 0.203 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.329      ;
; 0.203 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.328      ;
; 0.205 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                     ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.331      ;
; 0.206 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                        ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.331      ;
; 0.206 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[7]                                                        ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[6]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.331      ;
; 0.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.333      ;
; 0.208 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.334      ;
; 0.208 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.334      ;
; 0.208 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.334      ;
; 0.210 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.336      ;
; 0.247 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[5]                                                                                                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[4]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.373      ;
; 0.250 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[12]                                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[11]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.376      ;
; 0.251 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.377      ;
; 0.252 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.377      ;
; 0.253 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                     ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.379      ;
; 0.254 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                     ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.380      ;
; 0.254 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.379      ;
; 0.255 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[14]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.380      ;
; 0.255 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[10]                                                       ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.380      ;
; 0.259 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.385      ;
; 0.259 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.384      ;
; 0.261 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.387      ;
; 0.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.387      ;
; 0.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.387      ;
; 0.262 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.388      ;
; 0.262 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.388      ;
; 0.264 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.391      ;
; 0.264 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.391      ;
; 0.265 ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                                     ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.393      ;
; 0.265 ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.399      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                                                                                                                                                                                                                                                                                                                           ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 6.346 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_xfer_wr_data[18]                                                                                                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 3.561      ;
; 6.347 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_readdata_d1[28]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 3.552      ;
; 6.347 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_readdata_d1[20]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 3.552      ;
; 6.347 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_readdata_d1[26]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 3.552      ;
; 6.347 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_readdata_d1[18]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 3.552      ;
; 6.347 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_readdata_d1[24]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.099     ; 3.541      ;
; 6.347 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|i_readdata_d1[18]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 3.552      ;
; 6.347 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|i_readdata_d1[20]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 3.552      ;
; 6.347 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|i_readdata_d1[26]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 3.552      ;
; 6.347 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|i_readdata_d1[24]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.099     ; 3.541      ;
; 6.347 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|i_readdata_d1[2]                                                                                                                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 3.552      ;
; 6.347 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|i_readdata_d1[28]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 3.552      ;
; 6.347 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_st_data[24]                                                                                                                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.099     ; 3.541      ;
; 6.347 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_st_data[24]                                                                                                                                                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.099     ; 3.541      ;
; 6.347 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_st_data[25]                                                                                                                                                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.099     ; 3.541      ;
; 6.347 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_st_data[27]                                                                                                                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.099     ; 3.541      ;
; 6.347 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_st_data[27]                                                                                                                                                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.099     ; 3.541      ;
; 6.347 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_st_data[28]                                                                                                                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.099     ; 3.541      ;
; 6.347 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_st_data[28]                                                                                                                                                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.099     ; 3.541      ;
; 6.347 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_st_data[30]                                                                                                                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.099     ; 3.541      ;
; 6.347 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_st_data[30]                                                                                                                                                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.099     ; 3.541      ;
; 6.348 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_readdata_d1[9]                                                                                                                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 3.548      ;
; 6.348 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_readdata_d1[17]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 3.548      ;
; 6.348 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_readdata_d1[16]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 3.548      ;
; 6.348 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_readdata_d1[14]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 3.548      ;
; 6.348 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|i_readdata_d1[17]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 3.548      ;
; 6.348 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|i_readdata_d1[16]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 3.548      ;
; 6.348 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|i_readdata_d1[14]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 3.548      ;
; 6.348 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|i_readdata_d1[9]                                                                                                                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 3.548      ;
; 6.366 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_ap_cnt[3]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 3.546      ;
; 6.366 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 3.546      ;
; 6.366 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_ap_cnt[0]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 3.546      ;
; 6.366 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 3.546      ;
; 6.367 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_readdatavalid_d1                                                                                                                                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.538      ;
; 6.368 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 3.530      ;
; 6.373 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_readdata_d1[5]                                                                                                                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 3.534      ;
; 6.373 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_readdata_d1[1]                                                                                                                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 3.534      ;
; 6.373 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|i_readdata_d1[1]                                                                                                                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 3.534      ;
; 6.373 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|i_readdata_d1[5]                                                                                                                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 3.534      ;
; 6.373 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|i_readdatavalid_d1                                                                                                                                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 3.534      ;
; 6.380 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_readdata_d1[29]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 3.539      ;
; 6.380 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_readdata_d1[23]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 3.539      ;
; 6.380 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_readdata_d1[27]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 3.539      ;
; 6.380 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_readdata_d1[30]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 3.539      ;
; 6.380 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|i_readdata_d1[27]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 3.539      ;
; 6.380 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|i_readdata_d1[23]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 3.539      ;
; 6.380 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|i_readdata_d1[0]                                                                                                                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 3.539      ;
; 6.380 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|i_readdata_d1[30]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 3.539      ;
; 6.380 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|i_readdata_d1[29]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 3.539      ;
; 6.475 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 3.371      ;
; 6.475 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 3.371      ;
; 6.475 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 3.371      ;
; 6.475 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 3.371      ;
; 6.475 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 3.371      ;
; 6.475 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 3.371      ;
; 6.475 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 3.371      ;
; 6.475 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 3.371      ;
; 6.475 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 3.371      ;
; 6.475 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 3.371      ;
; 6.475 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 3.371      ;
; 6.475 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 3.371      ;
; 6.475 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 3.371      ;
; 6.475 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 3.371      ;
; 6.475 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 3.371      ;
; 6.475 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 3.371      ;
; 6.475 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 3.371      ;
; 6.475 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 3.371      ;
; 6.475 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 3.371      ;
; 6.475 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 3.371      ;
; 6.475 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[27]                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 3.371      ;
; 6.475 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[26]                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 3.371      ;
; 6.475 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 3.371      ;
; 6.475 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[24]                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 3.371      ;
; 6.475 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[23]                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 3.371      ;
; 6.475 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[22]                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 3.371      ;
; 6.475 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[21]                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 3.371      ;
; 6.475 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 3.371      ;
; 6.475 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[19]                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 3.371      ;
; 6.475 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 3.371      ;
; 6.475 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[17]                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 3.371      ;
; 6.475 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 3.371      ;
; 6.480 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_bht_data[0]                                                                                                                                                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.051      ; 3.526      ;
; 6.480 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_bht_data[1]                                                                                                                                                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.051      ; 3.526      ;
; 6.483 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.012     ; 3.377      ;
; 6.483 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.012     ; 3.377      ;
; 6.483 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.012     ; 3.377      ;
; 6.483 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.012     ; 3.377      ;
; 6.483 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.012     ; 3.377      ;
; 6.483 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.012     ; 3.377      ;
; 6.483 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.012     ; 3.377      ;
; 6.483 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.012     ; 3.377      ;
; 6.483 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.012     ; 3.377      ;
; 6.483 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.012     ; 3.377      ;
; 6.483 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.012     ; 3.377      ;
; 6.483 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.012     ; 3.377      ;
; 6.483 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.012     ; 3.377      ;
; 6.483 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.012     ; 3.377      ;
; 6.483 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.012     ; 3.377      ;
; 6.483 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.012     ; 3.377      ;
; 6.483 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.012     ; 3.377      ;
+-------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.859 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][85]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.064      ;
; 17.859 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[1]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.064      ;
; 17.859 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.064      ;
; 17.861 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.062      ;
; 17.861 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.062      ;
; 17.861 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.062      ;
; 17.861 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_altpll_0:altpll_0|Qsys_altpll_0_stdsync_sv6:stdsync2|Qsys_altpll_0_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.062      ;
; 17.861 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.062      ;
; 17.863 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.044      ;
; 17.882 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.037      ;
; 17.890 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[10]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.033      ;
; 17.890 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9]                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.033      ;
; 17.890 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[9]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.033      ;
; 17.890 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.033      ;
; 17.890 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8]                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.033      ;
; 17.890 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[6]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.033      ;
; 17.890 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[2]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.033      ;
; 17.890 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hc_05_uart_s1_translator|av_readdata_pre[2]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.033      ;
; 17.890 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.033      ;
; 17.890 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hc_05_uart_s1_translator|av_readdata_pre[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.033      ;
; 17.890 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.033      ;
; 17.890 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[1]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.033      ;
; 17.891 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.014      ;
; 17.891 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[3]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.014      ;
; 17.891 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[2]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.014      ;
; 17.891 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.014      ;
; 17.891 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.014      ;
; 18.017 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.076      ; 2.014      ;
; 18.017 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.076      ; 2.014      ;
; 18.017 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.076      ; 2.014      ;
; 18.017 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.076      ; 2.014      ;
; 18.017 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.076      ; 2.014      ;
; 18.017 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[10]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.076      ; 2.014      ;
; 18.017 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[11]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.076      ; 2.014      ;
; 18.017 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[12]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.076      ; 2.014      ;
; 18.017 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[13]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.076      ; 2.014      ;
; 18.017 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[14]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.076      ; 2.014      ;
; 18.017 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[15]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.076      ; 2.014      ;
; 18.017 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[16]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.076      ; 2.014      ;
; 18.017 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[17]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.076      ; 2.014      ;
; 18.017 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[18]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.076      ; 2.014      ;
; 18.017 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[19]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.076      ; 2.014      ;
; 18.017 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[20]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.076      ; 2.014      ;
; 18.017 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.076      ; 2.014      ;
; 18.017 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.076      ; 2.014      ;
; 18.017 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[42]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.076      ; 2.014      ;
; 18.017 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.076      ; 2.014      ;
; 18.017 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.076      ; 2.014      ;
; 18.017 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.076      ; 2.014      ;
; 18.017 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.076      ; 2.014      ;
; 18.033 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.093      ; 2.015      ;
; 18.033 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.093      ; 2.015      ;
; 18.033 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.093      ; 2.015      ;
; 18.033 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.093      ; 2.015      ;
; 18.033 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.093      ; 2.015      ;
; 18.033 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.093      ; 2.015      ;
; 18.033 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.093      ; 2.015      ;
; 18.033 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.093      ; 2.015      ;
; 18.054 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[0]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.116      ; 2.049      ;
; 18.054 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[1]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.116      ; 2.049      ;
; 18.054 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.116      ; 2.049      ;
; 18.054 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.116      ; 2.049      ;
; 18.054 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.116      ; 2.049      ;
; 18.054 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.116      ; 2.049      ;
; 18.054 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.116      ; 2.049      ;
; 18.054 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.116      ; 2.049      ;
; 18.054 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.116      ; 2.049      ;
; 18.054 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.116      ; 2.049      ;
; 18.054 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.116      ; 2.049      ;
; 18.054 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|empty                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.116      ; 2.049      ;
; 18.072 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|period_l_register[15]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.843      ;
; 18.072 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|period_h_register[15]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.843      ;
; 18.072 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|period_h_register[8]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.843      ;
; 18.072 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|period_l_register[0]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 1.847      ;
; 18.072 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[0]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 1.845      ;
; 18.072 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|period_l_register[1]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 1.847      ;
; 18.072 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[1]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 1.845      ;
; 18.072 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|period_l_register[2]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 1.847      ;
; 18.072 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[2]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 1.845      ;
; 18.072 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|period_l_register[3]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 1.847      ;
; 18.072 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[3]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 1.845      ;
; 18.072 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|period_l_register[4]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 1.847      ;
; 18.072 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[4]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 1.845      ;
; 18.072 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|period_l_register[5]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 1.847      ;
; 18.072 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[5]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 1.845      ;
; 18.072 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|period_l_register[6]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.843      ;
; 18.072 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[6]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 1.845      ;
; 18.072 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|period_l_register[7]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.843      ;
; 18.072 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[7]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 1.845      ;
; 18.072 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|period_l_register[8]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.843      ;
; 18.072 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[8]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 1.845      ;
; 18.072 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|period_l_register[9]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.843      ;
; 18.072 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[9]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 1.845      ;
; 18.072 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|period_l_register[10]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.843      ;
; 18.072 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[10]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 1.845      ;
; 18.072 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|period_l_register[11]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 1.847      ;
; 18.072 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[11]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 1.845      ;
; 18.072 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|period_l_register[12]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 1.847      ;
; 18.072 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[12]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 1.845      ;
; 18.072 ; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_timer_0:timer_0|period_l_register[13]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.843      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.218 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.209      ;
; 49.364 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.062      ;
; 98.065 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.880      ;
; 98.065 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.880      ;
; 98.065 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.880      ;
; 98.065 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.880      ;
; 98.230 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.723      ;
; 98.230 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.723      ;
; 98.230 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.723      ;
; 98.230 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.723      ;
; 98.297 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.657      ;
; 98.297 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.657      ;
; 98.297 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.657      ;
; 98.297 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.657      ;
; 98.297 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.657      ;
; 98.376 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.570      ;
; 98.399 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.540      ;
; 98.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.523      ;
; 98.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.523      ;
; 98.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.523      ;
; 98.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.523      ;
; 98.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.523      ;
; 98.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.523      ;
; 98.435 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.473      ;
; 98.435 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.473      ;
; 98.435 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.473      ;
; 98.435 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.473      ;
; 98.435 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.473      ;
; 98.435 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.473      ;
; 98.435 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.473      ;
; 98.435 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.473      ;
; 98.435 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.473      ;
; 98.435 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.473      ;
; 98.435 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.473      ;
; 98.435 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.473      ;
; 98.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.486      ;
; 98.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.486      ;
; 98.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.486      ;
; 98.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.486      ;
; 98.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.486      ;
; 98.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.486      ;
; 98.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.486      ;
; 98.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.486      ;
; 98.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.486      ;
; 98.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.486      ;
; 98.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.486      ;
; 98.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.486      ;
; 98.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.486      ;
; 98.490 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.465      ;
; 98.490 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.465      ;
; 98.490 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.465      ;
; 98.490 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.465      ;
; 98.557 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.399      ;
; 98.557 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.399      ;
; 98.557 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.399      ;
; 98.557 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.399      ;
; 98.557 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.399      ;
; 98.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.330      ;
; 98.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.330      ;
; 98.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.330      ;
; 98.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.330      ;
; 98.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.330      ;
; 98.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.220      ;
; 98.897 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.043      ;
; 98.897 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.043      ;
; 98.897 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.043      ;
; 98.897 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.043      ;
; 98.943 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.000      ;
; 98.962 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.983      ;
; 98.962 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.983      ;
; 98.962 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.983      ;
; 98.962 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.983      ;
; 98.962 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.983      ;
; 98.962 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.983      ;
; 98.962 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.983      ;
; 98.962 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.983      ;
; 98.962 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.983      ;
; 98.962 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.983      ;
; 98.962 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.983      ;
; 98.962 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.983      ;
; 98.984 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.962      ;
; 98.984 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.962      ;
; 98.984 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.962      ;
; 98.984 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.962      ;
; 98.984 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.962      ;
; 99.061 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.886      ;
; 99.061 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.886      ;
; 99.061 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.886      ;
; 99.073 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.868      ;
; 99.073 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.868      ;
; 99.073 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.868      ;
; 99.073 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.868      ;
; 99.073 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.868      ;
; 99.073 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.868      ;
; 99.073 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.868      ;
; 99.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.758      ;
; 99.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.758      ;
; 99.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.758      ;
; 99.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.758      ;
; 99.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.758      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                             ; To Node                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.495 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.619      ;
; 0.526 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_miso_s1_translator|wait_latency_counter[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.855      ;
; 0.665 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_spi_csn:spi_sck|irq_mask                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.798      ;
; 0.665 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_sck_s1_translator|read_latency_shift_reg[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.798      ;
; 0.665 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_sck_s1_agent_rsp_fifo|mem[1][105]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.798      ;
; 0.665 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.798      ;
; 0.665 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_sck_s1_translator|wait_latency_counter[1]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.798      ;
; 0.665 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_sck_s1_translator|wait_latency_counter[0]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.798      ;
; 0.665 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.798      ;
; 0.665 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.798      ;
; 0.665 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.798      ;
; 0.681 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_csn_s1_translator|av_readdata_pre[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.808      ;
; 0.681 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_spi_csn:spi_csn|readdata[0]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.808      ;
; 0.681 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rsp_fifo|mem[1][106]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.808      ;
; 0.681 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.808      ;
; 0.681 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.808      ;
; 0.681 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.808      ;
; 0.681 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.808      ;
; 0.681 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.808      ;
; 0.681 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.808      ;
; 0.684 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.813      ;
; 0.684 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[105]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.813      ;
; 0.693 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_sck_s1_agent_rdata_fifo|mem[0][0]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.824      ;
; 0.693 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_sck_s1_agent_rdata_fifo|mem[1][0]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.824      ;
; 0.693 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_sck_s1_agent_rsp_fifo|mem[0][106]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.824      ;
; 0.693 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_sck_s1_agent_rsp_fifo|mem[1][106]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.824      ;
; 0.693 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.824      ;
; 0.693 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_sck_s1_agent_rdata_fifo|mem_used[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.824      ;
; 0.693 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_sck_s1_agent_rdata_fifo|mem_used[1]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.824      ;
; 0.693 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_sck_s1_agent_rsp_fifo|mem_used[1]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.824      ;
; 0.693 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_sck_s1_agent_rsp_fifo|mem_used[0]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.824      ;
; 0.693 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_sck_s1_agent_rsp_fifo|mem[0][105]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.824      ;
; 0.693 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.824      ;
; 0.721 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_miso_s1_agent_rdata_fifo|mem[0][0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.849      ;
; 0.721 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_miso_s1_agent_rdata_fifo|mem[1][0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.849      ;
; 0.721 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_miso_s1_agent_rsp_fifo|mem[0][106]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.849      ;
; 0.721 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.849      ;
; 0.721 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_miso_s1_agent_rsp_fifo|mem[0][105]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.849      ;
; 0.721 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_miso_s1_agent_rdata_fifo|mem_used[0]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.849      ;
; 0.721 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_miso_s1_agent_rdata_fifo|mem_used[1]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.849      ;
; 0.721 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_miso_s1_agent_rsp_fifo|mem[1][105]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.849      ;
; 0.721 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.849      ;
; 0.721 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.849      ;
; 0.728 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 0.844      ;
; 0.728 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[105]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 0.844      ;
; 0.729 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_gpio_controller:spi_miso|data_out                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.855      ;
; 0.729 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_miso_s1_agent_rsp_fifo|mem_used[1]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.855      ;
; 0.729 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_miso_s1_agent_rsp_fifo|mem_used[0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.855      ;
; 0.729 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_miso_s1_translator|wait_latency_counter[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.855      ;
; 0.729 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_miso_s1_translator|read_latency_shift_reg[0]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.855      ;
; 0.729 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.855      ;
; 0.729 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.855      ;
; 0.730 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_mosi_s1_agent_rdata_fifo|mem[0][0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.848      ;
; 0.730 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_mosi_s1_agent_rdata_fifo|mem[1][0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.848      ;
; 0.730 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_mosi_s1_translator|av_readdata_pre[0]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.848      ;
; 0.730 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_mosi_s1_agent_rsp_fifo|mem[0][106]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.848      ;
; 0.730 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_mosi_s1_agent_rdata_fifo|mem_used[0]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.848      ;
; 0.730 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_mosi_s1_agent_rdata_fifo|mem_used[1]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.848      ;
; 0.730 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_mosi_s1_agent_rsp_fifo|mem[0][105]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.848      ;
; 0.730 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.848      ;
; 0.730 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.848      ;
; 0.730 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_csn_s1_translator|waitrequest_reset_override                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.848      ;
; 0.738 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rsp_fifo|mem_used[1]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 0.853      ;
; 0.738 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rsp_fifo|mem_used[0]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 0.853      ;
; 0.738 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rsp_fifo|mem[1][105]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 0.853      ;
; 0.738 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_csn_s1_translator|wait_latency_counter[0]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 0.853      ;
; 0.738 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_csn_s1_translator|wait_latency_counter[1]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 0.853      ;
; 0.738 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_csn_s1_translator|read_latency_shift_reg[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 0.853      ;
; 0.738 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 0.853      ;
; 0.738 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_spi_csn:spi_csn|irq_mask                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 0.853      ;
; 0.738 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 0.853      ;
; 0.738 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 0.853      ;
; 0.744 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 0.861      ;
; 0.744 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rsp_fifo|mem[0][105]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 0.861      ;
; 0.744 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rsp_fifo|mem[0][106]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 0.861      ;
; 0.744 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rdata_fifo|mem_used[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 0.861      ;
; 0.744 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rdata_fifo|mem_used[1]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 0.861      ;
; 0.744 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rdata_fifo|mem[0][0]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 0.861      ;
; 0.744 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_csn_s1_agent_rdata_fifo|mem[1][0]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 0.861      ;
; 0.744 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 0.861      ;
; 0.764 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_mosi_s1_agent_rsp_fifo|mem[1][106]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.884      ;
; 0.764 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_mosi_s1_agent_rsp_fifo|mem_used[0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.884      ;
; 0.764 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_mosi_s1_agent_rsp_fifo|mem_used[1]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.884      ;
; 0.764 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_mosi_s1_agent_rsp_fifo|mem[1][105]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.884      ;
; 0.764 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_mosi_s1_translator|wait_latency_counter[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.884      ;
; 0.764 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_mosi_s1_translator|wait_latency_counter[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.884      ;
; 0.764 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_mosi_s1_translator|read_latency_shift_reg[0]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.884      ;
; 0.764 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.884      ;
; 0.764 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.884      ;
; 0.798 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_sck_s1_translator|av_readdata_pre[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.937      ;
; 0.798 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_spi_csn:spi_sck|readdata[0]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.937      ;
; 0.798 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.937      ;
; 0.798 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.937      ;
; 0.798 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.937      ;
; 0.877 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_pio_key:spi_mosi|readdata[0]                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.001      ;
; 0.877 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.001      ;
; 0.877 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.001      ;
; 0.881 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.003      ;
; 0.881 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.003      ;
; 0.881 ; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.003      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.552  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.676      ;
; 0.552  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.676      ;
; 0.552  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.676      ;
; 0.552  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.676      ;
; 0.552  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.676      ;
; 0.654  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.776      ;
; 0.654  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.776      ;
; 0.654  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.776      ;
; 0.654  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.776      ;
; 0.654  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.776      ;
; 0.654  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.776      ;
; 0.654  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.776      ;
; 0.655  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.783      ;
; 0.655  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.783      ;
; 0.655  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.783      ;
; 0.710  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.837      ;
; 0.710  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.837      ;
; 0.710  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.837      ;
; 0.710  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.837      ;
; 0.710  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.837      ;
; 0.710  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.837      ;
; 0.710  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.837      ;
; 0.710  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.837      ;
; 0.710  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.837      ;
; 0.710  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.837      ;
; 0.710  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.837      ;
; 0.710  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.837      ;
; 0.712  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.839      ;
; 0.712  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.839      ;
; 0.712  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.839      ;
; 0.712  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.839      ;
; 0.712  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.839      ;
; 0.725  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.850      ;
; 0.796  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.917      ;
; 0.796  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.917      ;
; 0.796  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.917      ;
; 0.796  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.917      ;
; 1.012  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.140      ;
; 1.055  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.176      ;
; 1.055  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.176      ;
; 1.055  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.176      ;
; 1.055  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.176      ;
; 1.055  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.176      ;
; 1.094  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.231      ;
; 1.094  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.231      ;
; 1.094  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.231      ;
; 1.094  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.231      ;
; 1.094  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.231      ;
; 1.155  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.291      ;
; 1.155  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.291      ;
; 1.155  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.291      ;
; 1.155  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.291      ;
; 1.174  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.290      ;
; 1.174  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.290      ;
; 1.174  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.290      ;
; 1.174  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.290      ;
; 1.174  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.290      ;
; 1.174  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.290      ;
; 1.174  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.290      ;
; 1.174  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.290      ;
; 1.174  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.290      ;
; 1.174  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.290      ;
; 1.174  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.290      ;
; 1.174  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.290      ;
; 1.179  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.298      ;
; 1.179  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.298      ;
; 1.179  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.298      ;
; 1.179  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.298      ;
; 1.179  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.298      ;
; 1.179  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.298      ;
; 1.179  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.298      ;
; 1.179  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.298      ;
; 1.179  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.298      ;
; 1.179  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.298      ;
; 1.179  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.298      ;
; 1.179  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.298      ;
; 1.179  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.298      ;
; 1.204  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.321      ;
; 1.204  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.321      ;
; 1.204  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.321      ;
; 1.204  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.321      ;
; 1.204  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.321      ;
; 1.204  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.321      ;
; 1.215  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.335      ;
; 1.238  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.366      ;
; 1.306  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.442      ;
; 1.306  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.442      ;
; 1.306  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.442      ;
; 1.306  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.442      ;
; 1.306  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.442      ;
; 1.367  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.502      ;
; 1.367  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.502      ;
; 1.367  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.502      ;
; 1.367  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.502      ;
; 1.511  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.637      ;
; 1.511  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.637      ;
; 1.511  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.637      ;
; 1.511  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.637      ;
; 50.300 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.527      ; 0.931      ;
; 50.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Qsys:u0|Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.529      ; 1.064      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                                                                                                                                ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 2.233 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|rd_valid[2]                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.224      ; 2.541      ;
; 2.233 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.214      ; 2.531      ;
; 2.238 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.242      ; 2.564      ;
; 2.238 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.242      ; 2.564      ;
; 2.239 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.227      ; 2.550      ;
; 2.239 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.217      ; 2.540      ;
; 2.239 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.227      ; 2.550      ;
; 2.239 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.217      ; 2.540      ;
; 2.244 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_valid                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.202      ; 2.530      ;
; 2.262 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.219      ; 2.565      ;
; 2.262 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.219      ; 2.565      ;
; 2.444 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_data[30]~_Duplicate_1                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 2.566      ;
; 2.444 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_data[29]~_Duplicate_1                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 2.566      ;
; 2.444 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_data[28]~_Duplicate_1                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 2.566      ;
; 2.444 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_data[27]~_Duplicate_1                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 2.566      ;
; 2.444 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_data[26]~_Duplicate_1                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 2.565      ;
; 2.444 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_data[25]~_Duplicate_1                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 2.565      ;
; 2.444 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_data[24]~_Duplicate_1                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 2.566      ;
; 2.444 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_data[13]~_Duplicate_1                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 2.565      ;
; 2.444 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_data[6]~_Duplicate_1                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 2.565      ;
; 2.444 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_data[5]~_Duplicate_1                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 2.565      ;
; 2.444 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_state.100000000                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 2.562      ;
; 2.444 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_next.010000000                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 2.563      ;
; 2.444 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_count[2]                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 2.563      ;
; 2.444 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_state.000001000                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 2.562      ;
; 2.444 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_state.000010000                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 2.562      ;
; 2.444 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_next.000000001                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 2.563      ;
; 2.444 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_state.000000100                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 2.562      ;
; 2.444 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_next.000010000                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 2.562      ;
; 2.444 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_next.000001000                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 2.562      ;
; 2.444 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|f_pop                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 2.562      ;
; 2.444 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|refresh_request                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 2.562      ;
; 2.444 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_state.000000001                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 2.562      ;
; 2.444 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_state.000000010                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 2.562      ;
; 2.444 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|ack_refresh_request                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 2.562      ;
; 2.444 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_state.010000000                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 2.563      ;
; 2.444 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|rd_address                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.016      ; 2.544      ;
; 2.444 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.024      ; 2.552      ;
; 2.444 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.024      ; 2.552      ;
; 2.444 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.024      ; 2.552      ;
; 2.444 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.024      ; 2.552      ;
; 2.444 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.024      ; 2.552      ;
; 2.444 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.024      ; 2.552      ;
; 2.444 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.024      ; 2.552      ;
; 2.444 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.024      ; 2.552      ;
; 2.445 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_data[7]~_Duplicate_1                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.016      ; 2.545      ;
; 2.445 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_data[4]~_Duplicate_1                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.016      ; 2.545      ;
; 2.445 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_data[3]~_Duplicate_1                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.016      ; 2.545      ;
; 2.445 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_data[2]~_Duplicate_1                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.016      ; 2.545      ;
; 2.445 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_data[1]~_Duplicate_1                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 2.564      ;
; 2.445 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_data[0]~_Duplicate_1                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 2.564      ;
; 2.445 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_count[0]                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 2.563      ;
; 2.445 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_count[1]                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 2.563      ;
; 2.445 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_state.000100000                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 2.563      ;
; 2.445 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_state.001000000                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 2.563      ;
; 2.445 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 2.564      ;
; 2.445 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 2.564      ;
; 2.445 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 2.564      ;
; 2.445 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][106]                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.020      ; 2.549      ;
; 2.445 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][106]                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.022      ; 2.551      ;
; 2.445 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][106]                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.013      ; 2.542      ;
; 2.445 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][106]                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.013      ; 2.542      ;
; 2.445 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][106]                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.020      ; 2.549      ;
; 2.445 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][106]                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.021      ; 2.550      ;
; 2.445 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][106]                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.021      ; 2.550      ;
; 2.445 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][106]                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.022      ; 2.551      ;
; 2.445 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][68]                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.013      ; 2.542      ;
; 2.445 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.013      ; 2.542      ;
; 2.445 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.020      ; 2.549      ;
; 2.445 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.021      ; 2.550      ;
; 2.445 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68]                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.021      ; 2.550      ;
; 2.445 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68]                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.022      ; 2.551      ;
; 2.445 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.022      ; 2.551      ;
; 2.445 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.020      ; 2.549      ;
; 2.445 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux:cmd_mux_003|packet_in_progress                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.005      ; 2.534      ;
; 2.445 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][86]                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.020      ; 2.549      ;
; 2.445 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][86]                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.022      ; 2.551      ;
; 2.445 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][86]                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.022      ; 2.551      ;
; 2.445 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][86]                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.021      ; 2.550      ;
; 2.445 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][86]                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.013      ; 2.542      ;
; 2.445 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.013      ; 2.542      ;
; 2.445 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][86]                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.020      ; 2.549      ;
; 2.445 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][86]                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.021      ; 2.550      ;
; 2.445 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.003      ; 2.532      ;
; 2.445 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][86]                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.003      ; 2.532      ;
; 2.445 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][106]                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.003      ; 2.532      ;
; 2.445 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.011      ; 2.540      ;
; 2.445 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.010      ; 2.539      ;
; 2.445 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.010      ; 2.539      ;
; 2.445 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.010      ; 2.539      ;
; 2.445 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[105]     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.010      ; 2.539      ;
; 2.445 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.010      ; 2.539      ;
; 2.445 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.010      ; 2.539      ;
; 2.445 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.012      ; 2.541      ;
; 2.445 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.012      ; 2.541      ;
; 2.445 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1]                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.003      ; 2.532      ;
; 2.445 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5]                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.003      ; 2.532      ;
; 2.445 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|rd_valid[1]                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 2.564      ;
; 2.445 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_sdram:sdram|rd_valid[0]                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 2.564      ;
; 2.445 ; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.011      ; 2.540      ;
+-------+---------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 56
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.161
Worst Case Available Settling Time: 16.896 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                      ;
+------------------------------+--------+-------+----------+---------+---------------------+
; Clock                        ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack             ; 1.010  ; 0.099 ; 3.260    ; 0.495   ; 4.621               ;
;  CLOCK2_50                   ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK3_50                   ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK_50                    ; 8.969  ; 0.140 ; 15.975   ; 0.495   ; 9.203               ;
;  altera_reserved_tck         ; 45.163 ; 0.180 ; 47.819   ; 0.552   ; 49.301              ;
;  u0|altpll_0|sd1|pll7|clk[0] ; 1.010  ; 0.099 ; 3.260    ; 2.233   ; 4.621               ;
; Design-wide TNS              ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK2_50                   ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK3_50                   ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                    ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck         ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u0|altpll_0|sd1|pll7|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BT_UART_TX          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART2USB_RTS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART2USB_TX         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPI_MISO            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BT_KEY              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK2_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK3_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[2]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[3]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[4]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[5]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[6]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[7]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[8]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[9]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[10]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[11]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[12]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[13]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[14]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[15]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[16]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[17]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART2USB_CTS            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART2USB_RX             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SPI_CSK                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[16]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[17]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[18]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[19]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[20]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[21]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[22]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[23]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[24]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[25]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[26]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[27]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[28]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[29]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[30]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[31]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; BT_KEY                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SPI_CSN                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SPI_MOSI                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; BT_UART_RX              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; BT_UART_TX          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; UART2USB_RTS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; UART2USB_TX         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SPI_MISO            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; BT_KEY              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.33e-08 V                   ; 3.11 V              ; -0.0128 V           ; 0.235 V                              ; 0.229 V                              ; 6.79e-10 s                  ; 1.6e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.33e-08 V                  ; 3.11 V             ; -0.0128 V          ; 0.235 V                             ; 0.229 V                             ; 6.79e-10 s                 ; 1.6e-09 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; BT_UART_TX          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; UART2USB_RTS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; UART2USB_TX         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SPI_MISO            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; BT_KEY              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.00287 V          ; 0.055 V                              ; 0.123 V                              ; 8.59e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.00287 V         ; 0.055 V                             ; 0.123 V                             ; 8.59e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BT_UART_TX          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; UART2USB_RTS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; UART2USB_TX         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SPI_MISO            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; BT_KEY              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                           ;
+-----------------------------+-----------------------------+------------+------------+----------+----------+
; From Clock                  ; To Clock                    ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+-----------------------------+-----------------------------+------------+------------+----------+----------+
; altera_reserved_tck         ; altera_reserved_tck         ; 1814       ; 0          ; 58       ; 3        ;
; CLOCK_50                    ; altera_reserved_tck         ; false path ; 0          ; 0        ; 0        ;
; u0|altpll_0|sd1|pll7|clk[0] ; altera_reserved_tck         ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck         ; CLOCK_50                    ; false path ; false path ; 0        ; 0        ;
; CLOCK_50                    ; CLOCK_50                    ; 16262      ; 0          ; 0        ; 0        ;
; u0|altpll_0|sd1|pll7|clk[0] ; CLOCK_50                    ; 53         ; 0          ; 0        ; 0        ;
; altera_reserved_tck         ; u0|altpll_0|sd1|pll7|clk[0] ; false path ; 0          ; 0        ; 0        ;
; CLOCK_50                    ; u0|altpll_0|sd1|pll7|clk[0] ; 38         ; 0          ; 0        ; 0        ;
; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 173011     ; 0          ; 0        ; 0        ;
+-----------------------------+-----------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                            ;
+-----------------------------+-----------------------------+------------+------------+----------+----------+
; From Clock                  ; To Clock                    ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+-----------------------------+-----------------------------+------------+------------+----------+----------+
; altera_reserved_tck         ; altera_reserved_tck         ; 1814       ; 0          ; 58       ; 3        ;
; CLOCK_50                    ; altera_reserved_tck         ; false path ; 0          ; 0        ; 0        ;
; u0|altpll_0|sd1|pll7|clk[0] ; altera_reserved_tck         ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck         ; CLOCK_50                    ; false path ; false path ; 0        ; 0        ;
; CLOCK_50                    ; CLOCK_50                    ; 16262      ; 0          ; 0        ; 0        ;
; u0|altpll_0|sd1|pll7|clk[0] ; CLOCK_50                    ; 53         ; 0          ; 0        ; 0        ;
; altera_reserved_tck         ; u0|altpll_0|sd1|pll7|clk[0] ; false path ; 0          ; 0        ; 0        ;
; CLOCK_50                    ; u0|altpll_0|sd1|pll7|clk[0] ; 38         ; 0          ; 0        ; 0        ;
; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 173011     ; 0          ; 0        ; 0        ;
+-----------------------------+-----------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                    ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
; From Clock                  ; To Clock                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
; altera_reserved_tck         ; altera_reserved_tck         ; 98       ; 0        ; 2        ; 0        ;
; CLOCK_50                    ; CLOCK_50                    ; 650      ; 0        ; 0        ; 0        ;
; u0|altpll_0|sd1|pll7|clk[0] ; CLOCK_50                    ; 3        ; 0        ; 0        ; 0        ;
; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 2062     ; 0        ; 0        ; 0        ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                     ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
; From Clock                  ; To Clock                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
; altera_reserved_tck         ; altera_reserved_tck         ; 98       ; 0        ; 2        ; 0        ;
; CLOCK_50                    ; CLOCK_50                    ; 650      ; 0        ; 0        ; 0        ;
; u0|altpll_0|sd1|pll7|clk[0] ; CLOCK_50                    ; 3        ; 0        ; 0        ; 0        ;
; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 2062     ; 0        ; 0        ; 0        ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 37    ; 37   ;
; Unconstrained Input Port Paths  ; 93    ; 93   ;
; Unconstrained Output Ports      ; 60    ; 60   ;
; Unconstrained Output Port Paths ; 92    ; 92   ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------+
; Clock Status Summary                                                                ;
+-----------------------------+-----------------------------+-----------+-------------+
; Target                      ; Clock                       ; Type      ; Status      ;
+-----------------------------+-----------------------------+-----------+-------------+
; CLOCK2_50                   ; CLOCK2_50                   ; Base      ; Constrained ;
; CLOCK3_50                   ; CLOCK3_50                   ; Base      ; Constrained ;
; CLOCK_50                    ; CLOCK_50                    ; Base      ; Constrained ;
; altera_reserved_tck         ; altera_reserved_tck         ; Base      ; Constrained ;
; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; Generated ; Constrained ;
; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; Generated ; Constrained ;
+-----------------------------+-----------------------------+-----------+-------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[16]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[17]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[18]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[19]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[20]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[21]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[22]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[23]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[24]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[25]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[26]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[27]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[28]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[29]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[30]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[31]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPI_CSN             ; Partially constrained                                                                ;
; SPI_MOSI            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; Partially constrained                                                                ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; BT_KEY              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BT_UART_TX          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[16]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[17]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[18]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[19]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[20]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[21]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[22]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[23]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[24]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[25]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[26]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[27]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[28]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[29]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[30]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[31]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPI_MISO            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[16]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[17]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[18]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[19]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[20]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[21]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[22]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[23]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[24]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[25]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[26]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[27]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[28]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[29]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[30]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[31]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPI_CSN             ; Partially constrained                                                                ;
; SPI_MOSI            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; Partially constrained                                                                ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; BT_KEY              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BT_UART_TX          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[16]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[17]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[18]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[19]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[20]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[21]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[22]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[23]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[24]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[25]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[26]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[27]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[28]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[29]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[30]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[31]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPI_MISO            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Tue Apr 19 19:46:02 2022
Info: Command: quartus_sta DE2_115_BluetoothSPP_Master -c DE2_115_BluetoothSPP_Master
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'Qsys/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'Qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.sdc'
Info (332104): Reading SDC File: 'Qsys/synthesis/submodules/altera_avalon_dc_fifo.sdc'
Info (332104): Reading SDC File: 'DE2_115_BluetoothSPP_Master.SDC'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u0|altpll_0|sd1|pll7|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u0|altpll_0|sd1|pll7|clk[0]} {u0|altpll_0|sd1|pll7|clk[0]}
    Info (332110): create_generated_clock -source {u0|altpll_0|sd1|pll7|inclk[0]} -multiply_by 2 -phase -63.00 -duty_cycle 50.00 -name {u0|altpll_0|sd1|pll7|clk[1]} {u0|altpll_0|sd1|pll7|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1.010
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.010               0.000 u0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     8.969               0.000 CLOCK_50 
    Info (332119):    45.163               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.282
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.282               0.000 u0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     0.351               0.000 CLOCK_50 
    Info (332119):     0.402               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 3.260
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.260               0.000 u0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    15.975               0.000 CLOCK_50 
    Info (332119):    47.819               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.035
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.035               0.000 CLOCK_50 
    Info (332119):     1.152               0.000 altera_reserved_tck 
    Info (332119):     4.267               0.000 u0|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.621
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.621               0.000 u0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     9.557               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    49.546               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 56 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 56
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.161
    Info (332114): Worst Case Available Settling Time: 13.586 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.656
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.656               0.000 u0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     9.843               0.000 CLOCK_50 
    Info (332119):    45.783               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.295
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.295               0.000 u0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     0.338               0.000 CLOCK_50 
    Info (332119):     0.354               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 3.828
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.828               0.000 u0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    16.370               0.000 CLOCK_50 
    Info (332119):    48.099               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.941
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.941               0.000 CLOCK_50 
    Info (332119):     1.049               0.000 altera_reserved_tck 
    Info (332119):     3.871               0.000 u0|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.649
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.649               0.000 u0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     9.561               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    49.477               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 56 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 56
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.161
    Info (332114): Worst Case Available Settling Time: 14.162 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 5.252
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.252               0.000 u0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    14.508               0.000 CLOCK_50 
    Info (332119):    47.974               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.099
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.099               0.000 u0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     0.140               0.000 CLOCK_50 
    Info (332119):     0.180               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 6.346
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.346               0.000 u0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    17.859               0.000 CLOCK_50 
    Info (332119):    49.218               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.495
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.495               0.000 CLOCK_50 
    Info (332119):     0.552               0.000 altera_reserved_tck 
    Info (332119):     2.233               0.000 u0|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.750
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.750               0.000 u0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     9.203               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    49.301               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 56 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 56
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.161
    Info (332114): Worst Case Available Settling Time: 16.896 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4914 megabytes
    Info: Processing ended: Tue Apr 19 19:46:09 2022
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:08


