TRACE::2020-02-18.14:24:09::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:09::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:09::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:13::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:24:13::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:13::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:24:13::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-02-18.14:24:18::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2020-02-18.14:24:18::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_I2C_PL",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_I2C_PL",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_I2C_PL.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2020-02-18.14:24:18::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_I2C_PL",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_I2C_PL",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_I2C_PL.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"eFPGA_I2C_PL",
	"systems":	[{
			"systemName":	"eFPGA_I2C_PL",
			"systemDesc":	"eFPGA_I2C_PL",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"eFPGA_I2C_PL"
		}]
}
TRACE::2020-02-18.14:24:18::SCWPlatform::Boot application domains not present, creating them
TRACE::2020-02-18.14:24:18::SCWDomain::checking for install qemu data   : 
TRACE::2020-02-18.14:24:18::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-02-18.14:24:18::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-02-18.14:24:18::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:18::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:18::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:18::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:24:18::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:18::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:24:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-18.14:24:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-18.14:24:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:24:18::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:18::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:18::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:18::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:24:18::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:18::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:24:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-18.14:24:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-18.14:24:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:24:18::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2020-02-18.14:24:18::SCWPlatform::Generating the sources  .
TRACE::2020-02-18.14:24:18::SCWBDomain::Generating boot domain sources.
TRACE::2020-02-18.14:24:18::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2020-02-18.14:24:18::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:18::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:18::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:18::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:24:18::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:18::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:24:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-18.14:24:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-18.14:24:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:24:18::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-18.14:24:18::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-02-18.14:24:18::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-18.14:24:18::SCWMssOS::mss does not exists at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-18.14:24:18::SCWMssOS::Creating sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-18.14:24:18::SCWMssOS::Adding the swdes entry, created swdb C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-18.14:24:18::SCWMssOS::updating the scw layer changes to swdes at   C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-18.14:24:18::SCWMssOS::Writing mss at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-18.14:24:18::SCWMssOS::Completed writing the mss file at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-02-18.14:24:18::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-02-18.14:24:18::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-02-18.14:24:18::SCWBDomain::Completed writing the mss file at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-02-18.14:24:38::SCWPlatform::Generating sources Done.
TRACE::2020-02-18.14:24:38::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:38::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:38::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:38::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:24:38::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:38::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:24:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-18.14:24:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-18.14:24:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:24:38::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-18.14:24:38::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss|C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2020-02-18.14:24:38::SCWMssOS::Could not open the swdb for C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2020-02-18.14:24:38::SCWMssOS::Could not open the sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2020-02-18.14:24:38::SCWMssOS::Cleared the swdb table entry
TRACE::2020-02-18.14:24:38::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-18.14:24:38::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-18.14:24:38::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-18.14:24:38::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-02-18.14:24:38::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-18.14:24:38::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-18.14:24:38::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:38::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:38::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:38::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:24:38::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:38::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:24:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-18.14:24:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-18.14:24:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:24:38::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-18.14:24:38::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-18.14:24:38::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-18.14:24:38::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:38::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:38::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:38::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:24:38::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:38::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:24:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-18.14:24:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-18.14:24:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:24:38::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-18.14:24:38::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-18.14:24:38::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-18.14:24:38::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:38::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:38::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:38::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:24:38::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:38::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:24:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-18.14:24:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-18.14:24:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:24:38::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-18.14:24:38::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-18.14:24:38::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-18.14:24:38::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_I2C_PL",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_I2C_PL",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_I2C_PL.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"eFPGA_I2C_PL",
	"systems":	[{
			"systemName":	"eFPGA_I2C_PL",
			"systemDesc":	"eFPGA_I2C_PL",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"eFPGA_I2C_PL",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"7f4b189f556e5fa3a409e36510dec4c7",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-02-18.14:24:38::SCWDomain::checking for install qemu data   : 
TRACE::2020-02-18.14:24:38::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-02-18.14:24:38::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-02-18.14:24:38::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:38::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:38::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:38::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:24:38::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:38::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:24:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-18.14:24:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-18.14:24:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:24:38::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:38::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:38::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:38::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:24:38::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:38::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:24:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-18.14:24:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-18.14:24:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:24:38::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:38::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-18.14:24:38::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:38::SCWMssOS::mss does not exists at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:38::SCWMssOS::Creating sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:38::SCWMssOS::Adding the swdes entry, created swdb C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:38::SCWMssOS::updating the scw layer changes to swdes at   C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:38::SCWMssOS::Writing mss at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:38::SCWMssOS::Completed writing the mss file at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-02-18.14:24:38::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-02-18.14:24:38::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-02-18.14:24:38::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:38::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:38::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:38::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:24:38::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:38::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:24:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-18.14:24:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-18.14:24:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:24:38::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-18.14:24:38::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-18.14:24:38::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-18.14:24:38::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:38::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:38::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:38::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:24:38::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:38::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:24:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-18.14:24:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-18.14:24:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:24:38::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-18.14:24:38::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-18.14:24:38::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-18.14:24:38::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:38::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:38::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:38::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:24:38::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:38::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:24:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-18.14:24:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-18.14:24:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:24:38::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-18.14:24:38::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-18.14:24:38::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-18.14:24:38::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:38::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:38::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:38::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:24:38::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:38::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:24:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-18.14:24:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-18.14:24:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:24:38::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:38::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-18.14:24:38::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:38::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:38::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:38::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:38::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:24:38::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:38::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:24:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-18.14:24:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-18.14:24:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:24:38::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:38::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-18.14:24:38::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:38::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:38::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:38::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:38::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:24:38::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:38::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:24:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-18.14:24:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-18.14:24:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:24:38::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:38::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-18.14:24:38::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:38::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_I2C_PL",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_I2C_PL",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_I2C_PL.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"eFPGA_I2C_PL",
	"systems":	[{
			"systemName":	"eFPGA_I2C_PL",
			"systemDesc":	"eFPGA_I2C_PL",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"eFPGA_I2C_PL",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"7f4b189f556e5fa3a409e36510dec4c7",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-02-18.14:24:38::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:38::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:38::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:38::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:24:38::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:38::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:24:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-18.14:24:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-18.14:24:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:24:38::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:38::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-18.14:24:38::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:38::SCWMssOS::Completed writing the mss file at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-02-18.14:24:38::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2020-02-18.14:24:44::SCWPlatform::Started generating the artifacts platform eFPGA_I2C_PL
TRACE::2020-02-18.14:24:44::SCWPlatform::Sanity checking of platform is completed
LOG::2020-02-18.14:24:44::SCWPlatform::Started generating the artifacts for system configuration eFPGA_I2C_PL
LOG::2020-02-18.14:24:44::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-02-18.14:24:44::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-02-18.14:24:44::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-02-18.14:24:44::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-02-18.14:24:44::SCWSystem::Checking the domain standalone_domain
LOG::2020-02-18.14:24:44::SCWSystem::Not a boot domain 
LOG::2020-02-18.14:24:44::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-02-18.14:24:44::SCWDomain::Generating domain artifcats
TRACE::2020-02-18.14:24:44::SCWMssOS::Generating standalone artifcats
TRACE::2020-02-18.14:24:44::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/export/eFPGA_I2C_PL/sw/eFPGA_I2C_PL/qemu/
TRACE::2020-02-18.14:24:44::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/export/eFPGA_I2C_PL/sw/eFPGA_I2C_PL/standalone_domain/qemu/
TRACE::2020-02-18.14:24:44::SCWMssOS:: Copying the user libraries. 
TRACE::2020-02-18.14:24:44::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:44::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:44::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:44::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:24:44::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:44::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:24:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-18.14:24:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-18.14:24:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:24:44::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:44::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-02-18.14:24:44::SCWMssOS::Could not open the swdb for C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2020-02-18.14:24:44::SCWMssOS::Could not open the sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2020-02-18.14:24:44::SCWMssOS::Cleared the swdb table entry
TRACE::2020-02-18.14:24:44::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:44::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:44::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:44::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-02-18.14:24:44::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-18.14:24:44::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:44::SCWMssOS::Completed writing the mss file at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-02-18.14:24:44::SCWMssOS::Mss edits present, copying mssfile into export location C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:44::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-02-18.14:24:44::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-02-18.14:24:44::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-02-18.14:24:44::SCWMssOS::skipping the bsp build ... 
TRACE::2020-02-18.14:24:44::SCWMssOS::Copying to export directory.
TRACE::2020-02-18.14:24:44::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-02-18.14:24:44::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2020-02-18.14:24:44::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2020-02-18.14:24:44::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-02-18.14:24:44::SCWSystem::Completed Processing the sysconfig eFPGA_I2C_PL
LOG::2020-02-18.14:24:44::SCWPlatform::Completed generating the artifacts for system configuration eFPGA_I2C_PL
TRACE::2020-02-18.14:24:44::SCWPlatform::Started preparing the platform 
TRACE::2020-02-18.14:24:44::SCWSystem::Writing the bif file for system config eFPGA_I2C_PL
TRACE::2020-02-18.14:24:44::SCWSystem::dir created 
TRACE::2020-02-18.14:24:44::SCWSystem::Writing the bif 
TRACE::2020-02-18.14:24:44::SCWPlatform::Started writing the spfm file 
TRACE::2020-02-18.14:24:44::SCWPlatform::Started writing the xpfm file 
TRACE::2020-02-18.14:24:44::SCWPlatform::Completed generating the platform
TRACE::2020-02-18.14:24:44::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:44::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:44::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:44::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:24:44::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:44::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:24:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-18.14:24:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-18.14:24:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:24:44::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-18.14:24:44::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-18.14:24:44::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-18.14:24:44::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:44::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:44::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:44::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:24:44::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:44::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:24:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-18.14:24:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-18.14:24:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:24:44::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-18.14:24:44::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-18.14:24:44::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-18.14:24:44::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:44::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:44::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:44::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:24:44::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:44::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:24:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-18.14:24:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-18.14:24:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:24:44::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-18.14:24:44::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-18.14:24:44::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-18.14:24:44::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:44::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:44::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:44::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:24:44::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:44::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:24:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-18.14:24:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-18.14:24:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:24:44::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:44::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-18.14:24:44::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:44::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:44::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:44::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:44::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:24:44::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:44::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:24:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-18.14:24:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-18.14:24:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:24:44::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:44::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-18.14:24:44::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:44::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:44::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:44::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:44::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:24:44::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:44::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:24:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-18.14:24:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-18.14:24:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:24:44::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:44::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-18.14:24:44::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:44::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_I2C_PL",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_I2C_PL",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_I2C_PL.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"eFPGA_I2C_PL",
	"systems":	[{
			"systemName":	"eFPGA_I2C_PL",
			"systemDesc":	"eFPGA_I2C_PL",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"eFPGA_I2C_PL",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"7f4b189f556e5fa3a409e36510dec4c7",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d16d89b60e5f0f4516ea3e8376037315",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-02-18.14:24:44::SCWPlatform::updated the xpfm file.
TRACE::2020-02-18.14:24:44::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:44::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:44::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:44::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:24:44::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:44::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:24:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-18.14:24:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-18.14:24:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:24:44::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:44::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-18.14:24:44::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:44::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:44::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:44::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:44::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:24:44::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:44::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:24:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-18.14:24:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-18.14:24:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:24:44::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-18.14:24:44::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-18.14:24:44::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-18.14:24:44::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:44::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:44::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:44::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:24:44::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:44::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:24:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-18.14:24:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-18.14:24:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:24:44::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-18.14:24:44::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-18.14:24:44::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-18.14:24:44::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:44::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:44::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:44::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:24:44::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:44::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:24:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-18.14:24:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-18.14:24:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:24:44::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-18.14:24:44::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-18.14:24:44::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-18.14:24:44::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:44::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:44::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:44::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:24:45::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:24:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-18.14:24:45::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-18.14:24:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:24:45::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:45::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-18.14:24:45::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:45::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:24:45::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:24:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-18.14:24:45::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-18.14:24:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:24:45::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:45::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-18.14:24:45::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:45::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:24:45::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:24:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-18.14:24:45::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-18.14:24:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:24:45::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:45::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-18.14:24:45::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:45::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_I2C_PL",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_I2C_PL",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_I2C_PL.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"eFPGA_I2C_PL",
	"systems":	[{
			"systemName":	"eFPGA_I2C_PL",
			"systemDesc":	"eFPGA_I2C_PL",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"eFPGA_I2C_PL",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"7f4b189f556e5fa3a409e36510dec4c7",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d16d89b60e5f0f4516ea3e8376037315",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-02-18.14:24:45::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:24:45::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:24:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-18.14:24:45::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-18.14:24:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:24:45::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:45::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-18.14:24:45::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:45::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:24:45::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:24:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-18.14:24:45::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-18.14:24:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:24:45::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:45::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-18.14:24:45::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:45::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:24:45::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:24:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-18.14:24:45::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-18.14:24:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:24:45::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:45::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-18.14:24:45::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:45::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:24:45::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:24:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-18.14:24:45::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-18.14:24:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:24:45::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-18.14:24:45::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-18.14:24:45::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-18.14:24:45::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:24:45::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:24:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-18.14:24:45::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-18.14:24:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:24:45::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-18.14:24:45::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-18.14:24:45::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-18.14:24:45::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:24:45::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:24:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-18.14:24:45::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-18.14:24:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:24:45::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-18.14:24:45::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-18.14:24:45::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-18.14:24:45::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:24:45::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:24:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-18.14:24:45::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-18.14:24:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:24:45::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:45::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-18.14:24:45::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:45::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:24:45::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:24:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-18.14:24:45::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-18.14:24:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:24:45::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:45::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-18.14:24:45::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:45::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:24:45::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:24:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-18.14:24:45::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-18.14:24:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:24:45::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:45::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-18.14:24:45::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:45::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_I2C_PL",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_I2C_PL",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_I2C_PL.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"eFPGA_I2C_PL",
	"systems":	[{
			"systemName":	"eFPGA_I2C_PL",
			"systemDesc":	"eFPGA_I2C_PL",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"eFPGA_I2C_PL",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"7f4b189f556e5fa3a409e36510dec4c7",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d16d89b60e5f0f4516ea3e8376037315",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-02-18.14:24:45::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:24:45::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:24:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-18.14:24:45::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-18.14:24:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:24:45::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-18.14:24:45::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-18.14:24:45::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-18.14:24:45::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:24:45::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:24:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-18.14:24:45::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-18.14:24:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:24:45::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-18.14:24:45::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-18.14:24:45::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-18.14:24:45::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:24:45::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:24:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-18.14:24:45::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-18.14:24:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:24:45::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-18.14:24:45::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-18.14:24:45::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-18.14:24:45::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:24:45::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:24:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-18.14:24:45::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-18.14:24:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:24:45::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:45::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-18.14:24:45::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:45::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:24:45::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:24:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-18.14:24:45::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-18.14:24:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:24:45::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:45::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-18.14:24:45::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:45::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:24:45::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:24:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-18.14:24:45::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-18.14:24:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:24:45::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:45::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-18.14:24:45::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:45::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_I2C_PL",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_I2C_PL",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_I2C_PL.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"eFPGA_I2C_PL",
	"systems":	[{
			"systemName":	"eFPGA_I2C_PL",
			"systemDesc":	"eFPGA_I2C_PL",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"eFPGA_I2C_PL",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"7f4b189f556e5fa3a409e36510dec4c7",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d16d89b60e5f0f4516ea3e8376037315",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-02-18.14:24:45::SCWPlatform::Clearing the existing platform
TRACE::2020-02-18.14:24:45::SCWSystem::Clearing the existing sysconfig
TRACE::2020-02-18.14:24:45::SCWBDomain::clearing the fsbl build
TRACE::2020-02-18.14:24:45::SCWMssOS::Removing the swdes entry for  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-18.14:24:45::SCWMssOS::Removing the swdes entry for  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:45::SCWSystem::Clearing the domains completed.
TRACE::2020-02-18.14:24:45::SCWPlatform::Clearing the opened hw db.
TRACE::2020-02-18.14:24:45::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform:: Platform location is C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:24:45::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:24:45::SCWPlatform::Removing the HwDB with name C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:24:45::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:45::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:24:45::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-02-18.14:24:51::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2020-02-18.14:24:51::SCWReader::Active system found as  eFPGA_I2C_PL
TRACE::2020-02-18.14:24:51::SCWReader::Handling sysconfig eFPGA_I2C_PL
TRACE::2020-02-18.14:24:51::SCWDomain::checking for install qemu data   : 
TRACE::2020-02-18.14:24:51::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-02-18.14:24:51::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-02-18.14:24:51::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:51::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:51::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:51::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:24:51::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:51::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:24:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-18.14:24:51::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-18.14:24:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:24:51::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:51::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:51::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:51::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:24:51::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:51::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:24:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-18.14:24:51::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-18.14:24:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:24:51::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-02-18.14:24:51::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:51::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:51::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:51::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:24:51::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:51::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:24:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-18.14:24:51::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-18.14:24:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:24:51::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-18.14:24:51::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-02-18.14:24:51::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-18.14:24:51::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-18.14:24:51::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-18.14:24:51::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-02-18.14:24:51::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-18.14:24:51::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-18.14:24:51::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:51::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:51::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:51::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:24:51::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:51::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:24:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-18.14:24:51::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-18.14:24:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:24:51::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-18.14:24:51::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-18.14:24:51::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-18.14:24:51::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-02-18.14:24:51::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:51::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:51::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:51::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:24:51::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:51::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:24:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-18.14:24:51::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-18.14:24:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:24:51::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-18.14:24:51::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-18.14:24:51::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-18.14:24:51::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-02-18.14:24:51::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-02-18.14:24:51::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-02-18.14:24:51::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:51::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:51::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:51::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:24:51::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:51::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:24:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-18.14:24:51::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-18.14:24:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:24:51::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-18.14:24:51::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-18.14:24:51::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-18.14:24:51::SCWReader::No isolation master present  
TRACE::2020-02-18.14:24:51::SCWDomain::checking for install qemu data   : 
TRACE::2020-02-18.14:24:51::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-02-18.14:24:51::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-02-18.14:24:51::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:51::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:51::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:51::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:24:51::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:51::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:24:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-18.14:24:51::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-18.14:24:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:24:51::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:51::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:51::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:51::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:24:51::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:51::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:24:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-18.14:24:51::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-18.14:24:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:24:51::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:51::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-18.14:24:51::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:51::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:51::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:51::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-02-18.14:24:51::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-18.14:24:51::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:51::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-02-18.14:24:51::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-02-18.14:24:51::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:51::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:51::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:51::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:24:51::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:51::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:24:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-18.14:24:51::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-18.14:24:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:24:51::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:51::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-18.14:24:51::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:51::SCWReader::No isolation master present  
TRACE::2020-02-18.14:24:51::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:51::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:51::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:51::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:24:51::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:51::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:24:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-18.14:24:51::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-18.14:24:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:24:51::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-18.14:24:51::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-18.14:24:51::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-18.14:24:51::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:51::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:51::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:51::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:24:51::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:51::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:24:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-18.14:24:51::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-18.14:24:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:24:51::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:51::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-18.14:24:51::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:52::SCWMssOS::In reload Mss file.
TRACE::2020-02-18.14:24:52::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:52::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:52::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:52::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:24:52::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:52::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:24:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-18.14:24:52::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-18.14:24:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:24:52::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:52::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-02-18.14:24:52::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-02-18.14:24:52::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-02-18.14:24:52::SCWMssOS::Cleared the swdb table entry
TRACE::2020-02-18.14:24:52::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:52::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:52::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:52::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-02-18.14:24:52::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-18.14:24:52::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:52::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:52::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:52::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:52::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:24:52::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:52::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:24:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-18.14:24:52::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-18.14:24:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:24:52::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:52::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-18.14:24:52::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:52::SCWMssOS::Removing the swdes entry for  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:52::SCWMssOS::In reload Mss file.
TRACE::2020-02-18.14:24:52::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:52::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:52::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:52::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:24:52::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:52::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:24:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-18.14:24:52::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-18.14:24:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:24:52::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:52::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-18.14:24:52::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:52::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:52::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:52::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-02-18.14:24:52::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-18.14:24:52::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:52::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:52::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:52::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:52::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:24:52::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:52::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:24:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-18.14:24:52::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-18.14:24:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:24:52::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:52::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-18.14:24:52::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:52::SCWMssOS::Removing the swdes entry for  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:59::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:59::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:59::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:59::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:24:59::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:24:59::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:24:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-18.14:24:59::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-18.14:24:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:24:59::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:59::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-18.14:24:59::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:59::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:59::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:24:59::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-02-18.14:24:59::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-18.14:24:59::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:25:06::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:25:06::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:25:06::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:25:06::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:25:06::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:25:06::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:25:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-18.14:25:06::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-18.14:25:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:25:06::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:25:06::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-18.14:25:06::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:25:06::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:25:06::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:25:06::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:25:06::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:25:06::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:25:06::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:25:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-18.14:25:06::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-18.14:25:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:25:06::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:25:06::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-18.14:25:06::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:25:08::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:25:08::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:25:08::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:25:08::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:25:08::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:25:08::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:25:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-18.14:25:08::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-18.14:25:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:25:08::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:25:08::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-18.14:25:08::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:25:08::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:25:08::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:25:08::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:25:08::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:25:08::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:25:08::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:25:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-18.14:25:08::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-18.14:25:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:25:08::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:25:08::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-18.14:25:08::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:25:09::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:25:09::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:25:09::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:25:09::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:25:09::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:25:09::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:25:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-18.14:25:09::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-18.14:25:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:25:09::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-18.14:25:09::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-18.14:25:09::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-18.14:25:09::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:25:09::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:25:09::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:25:09::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:25:09::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:25:09::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:25:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-18.14:25:09::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-18.14:25:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:25:09::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:25:09::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-18.14:25:09::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:25:09::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_I2C_PL",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_I2C_PL",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_I2C_PL.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"eFPGA_I2C_PL",
	"systems":	[{
			"systemName":	"eFPGA_I2C_PL",
			"systemDesc":	"eFPGA_I2C_PL",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"eFPGA_I2C_PL",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"7f4b189f556e5fa3a409e36510dec4c7",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d16d89b60e5f0f4516ea3e8376037315",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_uart_1",
							"stdout":	"ps7_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-02-18.14:25:09::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:25:09::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:25:09::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:25:09::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:25:09::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:25:09::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:25:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-18.14:25:09::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-18.14:25:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:25:09::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:25:09::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-18.14:25:09::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:25:09::SCWMssOS::Removing the swdes entry for  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:25:09::SCWMssOS::In reload Mss file.
TRACE::2020-02-18.14:25:09::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:25:09::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:25:09::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:25:09::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:25:09::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:25:09::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:25:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-18.14:25:09::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-18.14:25:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:25:09::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:25:09::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-18.14:25:09::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:25:09::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:25:09::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:25:09::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-02-18.14:25:09::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-18.14:25:09::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:25:09::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:25:09::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:25:09::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:25:09::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:25:09::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:25:09::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:25:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-18.14:25:09::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-18.14:25:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:25:09::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:25:09::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-18.14:25:09::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:25:09::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:25:09::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:25:09::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:25:09::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:25:09::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:25:09::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:25:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-18.14:25:09::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-18.14:25:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:25:09::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:25:09::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-18.14:25:09::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:25:09::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:25:09::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:25:09::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:25:09::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:25:09::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:25:09::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:25:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-18.14:25:09::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-18.14:25:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:25:09::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:25:09::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-18.14:25:09::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:25:09::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:25:09::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:25:09::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:25:09::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:25:09::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:25:09::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:25:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-18.14:25:09::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-18.14:25:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:25:09::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:25:09::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-18.14:25:09::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:25:09::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:25:09::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:25:09::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:25:09::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:25:09::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:25:09::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:25:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-18.14:25:09::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-18.14:25:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:25:09::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:25:09::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-18.14:25:09::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:25:09::SCWMssOS::Removing the swdes entry for  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:25:10::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:25:10::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:25:10::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:25:10::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:25:10::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:25:10::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:25:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-18.14:25:10::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-18.14:25:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:25:10::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:25:10::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-18.14:25:10::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:25:10::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:25:10::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:25:10::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-02-18.14:25:10::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-18.14:25:10::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:25:10::SCWMssOS::Completed writing the mss file at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-02-18.14:25:10::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2020-02-18.14:25:13::SCWMssOS::Removing file C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp\system_0.mss
LOG::2020-02-18.14:25:32::SCWPlatform::Started generating the artifacts platform eFPGA_I2C_PL
TRACE::2020-02-18.14:25:32::SCWPlatform::Sanity checking of platform is completed
LOG::2020-02-18.14:25:32::SCWPlatform::Started generating the artifacts for system configuration eFPGA_I2C_PL
LOG::2020-02-18.14:25:32::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-02-18.14:25:32::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-02-18.14:25:32::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-02-18.14:25:32::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2020-02-18.14:25:32::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:25:32::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:25:32::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:25:32::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:25:32::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:25:32::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:25:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-18.14:25:32::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-18.14:25:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:25:32::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-18.14:25:32::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-18.14:25:32::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-18.14:25:32::SCWBDomain::Completed writing the mss file at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-02-18.14:25:32::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-02-18.14:25:32::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-02-18.14:25:32::SCWBDomain::System Command Ran  C:&  cd  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl & make 
TRACE::2020-02-18.14:25:33::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2020-02-18.14:25:33::SCWBDomain::make[1]: Entering directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-02-18.14:25:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-02-18.14:25:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-02-18.14:25:33::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-02-18.14:25:33::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-02-18.14:25:33::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresight
TRACE::2020-02-18.14:25:33::SCWBDomain::ps_dcc_v1_6/src'

TRACE::2020-02-18.14:25:34::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightp
TRACE::2020-02-18.14:25:34::SCWBDomain::s_dcc_v1_6/src'

TRACE::2020-02-18.14:25:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-02-18.14:25:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-02-18.14:25:34::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-02-18.14:25:34::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-02-18.14:25:34::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_corte
TRACE::2020-02-18.14:25:34::SCWBDomain::xa9_v2_8/src'

TRACE::2020-02-18.14:25:34::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortex
TRACE::2020-02-18.14:25:34::SCWBDomain::a9_v2_8/src'

TRACE::2020-02-18.14:25:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-02-18.14:25:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-02-18.14:25:34::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-02-18.14:25:34::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-02-18.14:25:34::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_
TRACE::2020-02-18.14:25:34::SCWBDomain::0/src'

TRACE::2020-02-18.14:25:35::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_0
TRACE::2020-02-18.14:25:35::SCWBDomain::/src'

TRACE::2020-02-18.14:25:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-02-18.14:25:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-18.14:25:35::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-18.14:25:35::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-02-18.14:25:35::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3
TRACE::2020-02-18.14:25:35::SCWBDomain::_5/src'

TRACE::2020-02-18.14:25:35::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_
TRACE::2020-02-18.14:25:35::SCWBDomain::5/src'

TRACE::2020-02-18.14:25:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-02-18.14:25:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-02-18.14:25:35::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-02-18.14:25:35::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-02-18.14:25:35::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_
TRACE::2020-02-18.14:25:35::SCWBDomain::5/src'

TRACE::2020-02-18.14:25:36::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_5
TRACE::2020-02-18.14:25:36::SCWBDomain::/src'

TRACE::2020-02-18.14:25:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-02-18.14:25:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-18.14:25:36::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-18.14:25:36::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-02-18.14:25:36::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3
TRACE::2020-02-18.14:25:36::SCWBDomain::_6/src'

TRACE::2020-02-18.14:25:36::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_
TRACE::2020-02-18.14:25:36::SCWBDomain::6/src'

TRACE::2020-02-18.14:25:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-02-18.14:25:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-18.14:25:36::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-18.14:25:36::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-02-18.14:25:36::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/iicps_v3_
TRACE::2020-02-18.14:25:36::SCWBDomain::10/src'

TRACE::2020-02-18.14:25:37::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/iicps_v3_1
TRACE::2020-02-18.14:25:37::SCWBDomain::0/src'

TRACE::2020-02-18.14:25:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/iic_v3_5/src"

TRACE::2020-02-18.14:25:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iic_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-18.14:25:37::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-18.14:25:37::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-02-18.14:25:37::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/iic_v3_5/
TRACE::2020-02-18.14:25:37::SCWBDomain::src'

TRACE::2020-02-18.14:25:37::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/iic_v3_5/s
TRACE::2020-02-18.14:25:37::SCWBDomain::rc'

TRACE::2020-02-18.14:25:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-02-18.14:25:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-18.14:25:37::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-18.14:25:37::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-02-18.14:25:37::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3
TRACE::2020-02-18.14:25:37::SCWBDomain::_6/src'

TRACE::2020-02-18.14:25:38::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_
TRACE::2020-02-18.14:25:38::SCWBDomain::6/src'

TRACE::2020-02-18.14:25:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-02-18.14:25:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-18.14:25:38::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-18.14:25:38::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-02-18.14:25:38::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4
TRACE::2020-02-18.14:25:38::SCWBDomain::_1/src'

TRACE::2020-02-18.14:25:38::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_
TRACE::2020-02-18.14:25:38::SCWBDomain::1/src'

TRACE::2020-02-18.14:25:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-02-18.14:25:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-02-18.14:25:38::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-02-18.14:25:38::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2020-02-18.14:25:38::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_
TRACE::2020-02-18.14:25:38::SCWBDomain::v2_1/src'

TRACE::2020-02-18.14:25:39::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v
TRACE::2020-02-18.14:25:39::SCWBDomain::2_1/src'

TRACE::2020-02-18.14:25:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-02-18.14:25:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-18.14:25:39::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-18.14:25:39::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-02-18.14:25:39::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2
TRACE::2020-02-18.14:25:39::SCWBDomain::_1/src'

TRACE::2020-02-18.14:25:39::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_
TRACE::2020-02-18.14:25:39::SCWBDomain::1/src'

TRACE::2020-02-18.14:25:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-02-18.14:25:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-02-18.14:25:39::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-02-18.14:25:39::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-02-18.14:25:39::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_8
TRACE::2020-02-18.14:25:39::SCWBDomain::/src'

TRACE::2020-02-18.14:25:40::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_8/
TRACE::2020-02-18.14:25:40::SCWBDomain::src'

TRACE::2020-02-18.14:25:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-02-18.14:25:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-02-18.14:25:40::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-02-18.14:25:40::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-02-18.14:25:40::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalon
TRACE::2020-02-18.14:25:40::SCWBDomain::e_v7_1/src'

TRACE::2020-02-18.14:25:40::SCWBDomain::make[3]: Entering directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalon
TRACE::2020-02-18.14:25:40::SCWBDomain::e_v7_1/src/profile'

TRACE::2020-02-18.14:25:41::SCWBDomain::make[3]: Leaving directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone
TRACE::2020-02-18.14:25:41::SCWBDomain::_v7_1/src/profile'

TRACE::2020-02-18.14:25:41::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone
TRACE::2020-02-18.14:25:41::SCWBDomain::_v7_1/src'

TRACE::2020-02-18.14:25:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-02-18.14:25:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-18.14:25:41::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-18.14:25:41::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-02-18.14:25:41::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3
TRACE::2020-02-18.14:25:41::SCWBDomain::_8/src'

TRACE::2020-02-18.14:25:41::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_
TRACE::2020-02-18.14:25:41::SCWBDomain::8/src'

TRACE::2020-02-18.14:25:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-02-18.14:25:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-02-18.14:25:41::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-02-18.14:25:41::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-02-18.14:25:41::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_
TRACE::2020-02-18.14:25:41::SCWBDomain::4/src'

TRACE::2020-02-18.14:25:42::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_4
TRACE::2020-02-18.14:25:42::SCWBDomain::/src'

TRACE::2020-02-18.14:25:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-02-18.14:25:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-18.14:25:42::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-18.14:25:42::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-02-18.14:25:42::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2
TRACE::2020-02-18.14:25:42::SCWBDomain::_3/src'

TRACE::2020-02-18.14:25:42::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_
TRACE::2020-02-18.14:25:42::SCWBDomain::3/src'

TRACE::2020-02-18.14:25:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-02-18.14:25:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-18.14:25:42::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-18.14:25:42::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-02-18.14:25:42::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4
TRACE::2020-02-18.14:25:42::SCWBDomain::_2/src'

TRACE::2020-02-18.14:25:43::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_
TRACE::2020-02-18.14:25:43::SCWBDomain::2/src'

TRACE::2020-02-18.14:25:43::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-02-18.14:25:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-18.14:25:43::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-18.14:25:43::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-02-18.14:25:43::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1
TRACE::2020-02-18.14:25:43::SCWBDomain::_5/src'

TRACE::2020-02-18.14:25:43::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_
TRACE::2020-02-18.14:25:43::SCWBDomain::5/src'

TRACE::2020-02-18.14:25:43::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-02-18.14:25:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-02-18.14:25:43::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-02-18.14:25:43::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-02-18.14:25:43::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresight
TRACE::2020-02-18.14:25:43::SCWBDomain::ps_dcc_v1_6/src'

TRACE::2020-02-18.14:25:44::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2020-02-18.14:25:45::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightp
TRACE::2020-02-18.14:25:45::SCWBDomain::s_dcc_v1_6/src'

TRACE::2020-02-18.14:25:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-02-18.14:25:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-02-18.14:25:45::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-02-18.14:25:45::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-02-18.14:25:45::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_corte
TRACE::2020-02-18.14:25:45::SCWBDomain::xa9_v2_8/src'

TRACE::2020-02-18.14:25:45::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2020-02-18.14:25:45::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortex
TRACE::2020-02-18.14:25:45::SCWBDomain::a9_v2_8/src'

TRACE::2020-02-18.14:25:46::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-02-18.14:25:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-02-18.14:25:46::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-02-18.14:25:46::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-02-18.14:25:46::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_
TRACE::2020-02-18.14:25:46::SCWBDomain::0/src'

TRACE::2020-02-18.14:25:46::SCWBDomain::"Compiling ddrps"

TRACE::2020-02-18.14:25:46::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_0
TRACE::2020-02-18.14:25:46::SCWBDomain::/src'

TRACE::2020-02-18.14:25:46::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-02-18.14:25:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-18.14:25:46::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-18.14:25:46::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-02-18.14:25:47::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3
TRACE::2020-02-18.14:25:47::SCWBDomain::_5/src'

TRACE::2020-02-18.14:25:47::SCWBDomain::"Compiling devcfg"

TRACE::2020-02-18.14:25:52::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_
TRACE::2020-02-18.14:25:52::SCWBDomain::5/src'

TRACE::2020-02-18.14:25:52::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-02-18.14:25:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-02-18.14:25:52::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-02-18.14:25:52::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-02-18.14:25:52::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_
TRACE::2020-02-18.14:25:52::SCWBDomain::5/src'

TRACE::2020-02-18.14:25:52::SCWBDomain::"Compiling dmaps"

TRACE::2020-02-18.14:25:57::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_5
TRACE::2020-02-18.14:25:57::SCWBDomain::/src'

TRACE::2020-02-18.14:25:57::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-02-18.14:25:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-18.14:25:57::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-18.14:25:57::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-02-18.14:25:58::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3
TRACE::2020-02-18.14:25:58::SCWBDomain::_6/src'

TRACE::2020-02-18.14:25:58::SCWBDomain::"Compiling gpiops"

TRACE::2020-02-18.14:26:04::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_
TRACE::2020-02-18.14:26:04::SCWBDomain::6/src'

TRACE::2020-02-18.14:26:04::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-02-18.14:26:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-18.14:26:04::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-18.14:26:04::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-02-18.14:26:04::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/iicps_v3_
TRACE::2020-02-18.14:26:04::SCWBDomain::10/src'

TRACE::2020-02-18.14:26:04::SCWBDomain::"Compiling iicps"

TRACE::2020-02-18.14:26:13::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/iicps_v3_1
TRACE::2020-02-18.14:26:13::SCWBDomain::0/src'

TRACE::2020-02-18.14:26:14::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/iic_v3_5/src"

TRACE::2020-02-18.14:26:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iic_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2020-02-18.14:26:14::SCWBDomain::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2020-02-18.14:26:14::SCWBDomain::es -g -Wall -Wextra"

TRACE::2020-02-18.14:26:14::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/iic_v3_5/
TRACE::2020-02-18.14:26:14::SCWBDomain::src'

TRACE::2020-02-18.14:26:14::SCWBDomain::"Compiling iic"

TRACE::2020-02-18.14:26:20::SCWBDomain::make[3]: Entering directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/iic_v3_5/
TRACE::2020-02-18.14:26:20::SCWBDomain::src'

TRACE::2020-02-18.14:26:21::SCWBDomain::make[3]: Leaving directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/iic_v3_5/s
TRACE::2020-02-18.14:26:21::SCWBDomain::rc'

TRACE::2020-02-18.14:26:21::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/iic_v3_5/s
TRACE::2020-02-18.14:26:21::SCWBDomain::rc'

TRACE::2020-02-18.14:26:21::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-02-18.14:26:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-18.14:26:21::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-18.14:26:21::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-02-18.14:26:21::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3
TRACE::2020-02-18.14:26:21::SCWBDomain::_6/src'

TRACE::2020-02-18.14:26:21::SCWBDomain::"Compiling qspips"

TRACE::2020-02-18.14:26:26::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_
TRACE::2020-02-18.14:26:26::SCWBDomain::6/src'

TRACE::2020-02-18.14:26:26::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-02-18.14:26:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-18.14:26:26::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-18.14:26:26::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-02-18.14:26:26::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4
TRACE::2020-02-18.14:26:26::SCWBDomain::_1/src'

TRACE::2020-02-18.14:26:26::SCWBDomain::"Compiling scugic"

TRACE::2020-02-18.14:26:31::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_
TRACE::2020-02-18.14:26:31::SCWBDomain::1/src'

TRACE::2020-02-18.14:26:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-02-18.14:26:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-02-18.14:26:31::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-02-18.14:26:31::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-02-18.14:26:31::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_
TRACE::2020-02-18.14:26:31::SCWBDomain::v2_1/src'

TRACE::2020-02-18.14:26:31::SCWBDomain::"Compiling scutimer"

TRACE::2020-02-18.14:26:34::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v
TRACE::2020-02-18.14:26:34::SCWBDomain::2_1/src'

TRACE::2020-02-18.14:26:34::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-02-18.14:26:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-18.14:26:34::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-18.14:26:34::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-02-18.14:26:34::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2
TRACE::2020-02-18.14:26:34::SCWBDomain::_1/src'

TRACE::2020-02-18.14:26:34::SCWBDomain::"Compiling scuwdt"

TRACE::2020-02-18.14:26:37::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_
TRACE::2020-02-18.14:26:37::SCWBDomain::1/src'

TRACE::2020-02-18.14:26:37::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-02-18.14:26:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-02-18.14:26:37::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-02-18.14:26:37::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-02-18.14:26:37::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_8
TRACE::2020-02-18.14:26:37::SCWBDomain::/src'

TRACE::2020-02-18.14:26:38::SCWBDomain::"Compiling sdps"

TRACE::2020-02-18.14:26:41::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_8/
TRACE::2020-02-18.14:26:41::SCWBDomain::src'

TRACE::2020-02-18.14:26:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-02-18.14:26:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-02-18.14:26:41::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-02-18.14:26:41::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-02-18.14:26:42::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalon
TRACE::2020-02-18.14:26:42::SCWBDomain::e_v7_1/src'

TRACE::2020-02-18.14:26:42::SCWBDomain::"Compiling standalone"

TRACE::2020-02-18.14:27:02::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone
TRACE::2020-02-18.14:27:02::SCWBDomain::_v7_1/src'

TRACE::2020-02-18.14:27:02::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-02-18.14:27:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-18.14:27:02::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-18.14:27:02::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-02-18.14:27:02::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3
TRACE::2020-02-18.14:27:02::SCWBDomain::_8/src'

TRACE::2020-02-18.14:27:02::SCWBDomain::"Compiling uartps"

TRACE::2020-02-18.14:27:10::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_
TRACE::2020-02-18.14:27:10::SCWBDomain::8/src'

TRACE::2020-02-18.14:27:11::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-02-18.14:27:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-02-18.14:27:11::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-02-18.14:27:11::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-02-18.14:27:11::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_
TRACE::2020-02-18.14:27:11::SCWBDomain::4/src'

TRACE::2020-02-18.14:27:11::SCWBDomain::"Compiling usbps"

TRACE::2020-02-18.14:27:19::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_4
TRACE::2020-02-18.14:27:19::SCWBDomain::/src'

TRACE::2020-02-18.14:27:20::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-02-18.14:27:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-18.14:27:20::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-18.14:27:20::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-02-18.14:27:20::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2
TRACE::2020-02-18.14:27:20::SCWBDomain::_3/src'

TRACE::2020-02-18.14:27:20::SCWBDomain::"Compiling xadcps"

TRACE::2020-02-18.14:27:24::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_
TRACE::2020-02-18.14:27:24::SCWBDomain::3/src'

TRACE::2020-02-18.14:27:24::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-02-18.14:27:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-18.14:27:24::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-18.14:27:24::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-02-18.14:27:24::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4
TRACE::2020-02-18.14:27:24::SCWBDomain::_2/src'

TRACE::2020-02-18.14:27:24::SCWBDomain::"Compiling XilFFs Library"

TRACE::2020-02-18.14:27:29::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_
TRACE::2020-02-18.14:27:29::SCWBDomain::2/src'

TRACE::2020-02-18.14:27:29::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-02-18.14:27:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-18.14:27:29::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-18.14:27:29::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-02-18.14:27:29::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1
TRACE::2020-02-18.14:27:29::SCWBDomain::_5/src'

TRACE::2020-02-18.14:27:29::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_
TRACE::2020-02-18.14:27:29::SCWBDomain::5/src'

TRACE::2020-02-18.14:27:29::SCWBDomain::'Finished building libraries'

TRACE::2020-02-18.14:27:29::SCWBDomain::make[1]: Leaving directory 'C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-02-18.14:27:29::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-02-18.14:27:29::SCWBDomain::include -I.

TRACE::2020-02-18.14:27:30::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-02-18.14:27:30::SCWBDomain::9_0/include -I.

TRACE::2020-02-18.14:27:31::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-02-18.14:27:31::SCWBDomain::0/include -I.

TRACE::2020-02-18.14:27:31::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2020-02-18.14:27:31::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2020-02-18.14:27:32::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-02-18.14:27:32::SCWBDomain::0/include -I.

TRACE::2020-02-18.14:27:33::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2020-02-18.14:27:33::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2020-02-18.14:27:34::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-02-18.14:27:34::SCWBDomain::9_0/include -I.

TRACE::2020-02-18.14:27:35::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-02-18.14:27:35::SCWBDomain::0/include -I.

TRACE::2020-02-18.14:27:35::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-02-18.14:27:35::SCWBDomain::9_0/include -I.

TRACE::2020-02-18.14:27:36::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2020-02-18.14:27:36::SCWBDomain::_cortexa9_0/include -I.

TRACE::2020-02-18.14:27:37::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-02-18.14:27:37::SCWBDomain::9_0/include -I.

TRACE::2020-02-18.14:27:38::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2020-02-18.14:27:38::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-02-18.14:27:38::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o
TRACE::2020-02-18.14:27:38::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-02-18.14:27:38::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2020-02-18.14:27:38::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                      -Wl,--gc-secti
TRACE::2020-02-18.14:27:38::SCWBDomain::ons -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2020-02-18.14:27:39::SCWSystem::Checking the domain standalone_domain
LOG::2020-02-18.14:27:39::SCWSystem::Not a boot domain 
LOG::2020-02-18.14:27:39::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-02-18.14:27:39::SCWDomain::Generating domain artifcats
TRACE::2020-02-18.14:27:39::SCWMssOS::Generating standalone artifcats
TRACE::2020-02-18.14:27:39::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/export/eFPGA_I2C_PL/sw/eFPGA_I2C_PL/qemu/
TRACE::2020-02-18.14:27:39::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/export/eFPGA_I2C_PL/sw/eFPGA_I2C_PL/standalone_domain/qemu/
TRACE::2020-02-18.14:27:39::SCWMssOS:: Copying the user libraries. 
TRACE::2020-02-18.14:27:39::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:27:39::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:27:39::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:27:39::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:27:39::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:27:39::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:27:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-18.14:27:39::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-18.14:27:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:27:39::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:27:39::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-02-18.14:27:39::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-02-18.14:27:39::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-02-18.14:27:39::SCWMssOS::Cleared the swdb table entry
TRACE::2020-02-18.14:27:39::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:27:39::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:27:39::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:27:39::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-02-18.14:27:39::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-18.14:27:39::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:27:39::SCWMssOS::Completed writing the mss file at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-02-18.14:27:39::SCWMssOS::Mss edits present, copying mssfile into export location C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:27:39::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-02-18.14:27:39::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-02-18.14:27:39::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-02-18.14:27:39::SCWMssOS::doing bsp build ... 
TRACE::2020-02-18.14:27:39::SCWMssOS::System Command Ran  C: & cd  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-02-18.14:27:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-02-18.14:27:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-02-18.14:27:39::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-02-18.14:27:39::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-02-18.14:27:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-02-18.14:27:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-02-18.14:27:40::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-02-18.14:27:40::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-02-18.14:27:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-02-18.14:27:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-02-18.14:27:40::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-02-18.14:27:40::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-02-18.14:27:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-02-18.14:27:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-18.14:27:41::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-18.14:27:41::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-02-18.14:27:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-02-18.14:27:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-02-18.14:27:41::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-02-18.14:27:41::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-02-18.14:27:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-02-18.14:27:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-18.14:27:41::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-18.14:27:41::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-02-18.14:27:42::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-02-18.14:27:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-18.14:27:42::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-18.14:27:42::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-02-18.14:27:42::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iic_v3_5/src"

TRACE::2020-02-18.14:27:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iic_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-18.14:27:42::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-18.14:27:42::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-02-18.14:27:42::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-02-18.14:27:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-18.14:27:42::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-18.14:27:42::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-02-18.14:27:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-02-18.14:27:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-18.14:27:43::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-18.14:27:43::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-02-18.14:27:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-02-18.14:27:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-02-18.14:27:43::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-02-18.14:27:43::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-02-18.14:27:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-02-18.14:27:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-18.14:27:44::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-18.14:27:44::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-02-18.14:27:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-02-18.14:27:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-02-18.14:27:44::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-02-18.14:27:44::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-02-18.14:27:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-02-18.14:27:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-02-18.14:27:44::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-02-18.14:27:44::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-02-18.14:27:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-02-18.14:27:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-18.14:27:45::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-18.14:27:45::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-02-18.14:27:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-02-18.14:27:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-02-18.14:27:46::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-02-18.14:27:46::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-02-18.14:27:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-02-18.14:27:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-18.14:27:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-18.14:27:46::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-02-18.14:27:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-02-18.14:27:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-02-18.14:27:46::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-02-18.14:27:46::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-02-18.14:27:47::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-02-18.14:27:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-02-18.14:27:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-02-18.14:27:48::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-02-18.14:27:48::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-02-18.14:27:48::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-02-18.14:27:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-02-18.14:27:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-02-18.14:27:48::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-02-18.14:27:48::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-02-18.14:27:48::SCWMssOS::"Compiling ddrps"

TRACE::2020-02-18.14:27:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-02-18.14:27:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-18.14:27:49::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-18.14:27:49::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-02-18.14:27:49::SCWMssOS::"Compiling devcfg"

TRACE::2020-02-18.14:27:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-02-18.14:27:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-02-18.14:27:53::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-02-18.14:27:53::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-02-18.14:27:54::SCWMssOS::"Compiling dmaps"

TRACE::2020-02-18.14:27:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-02-18.14:27:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-18.14:27:57::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-18.14:27:57::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-02-18.14:27:58::SCWMssOS::"Compiling gpiops"

TRACE::2020-02-18.14:28:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-02-18.14:28:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-18.14:28:02::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-18.14:28:02::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-02-18.14:28:03::SCWMssOS::"Compiling iicps"

TRACE::2020-02-18.14:28:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iic_v3_5/src"

TRACE::2020-02-18.14:28:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iic_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2020-02-18.14:28:10::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2020-02-18.14:28:10::SCWMssOS::es -g -Wall -Wextra"

TRACE::2020-02-18.14:28:10::SCWMssOS::"Compiling iic"

TRACE::2020-02-18.14:28:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-02-18.14:28:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-18.14:28:16::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-18.14:28:16::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-02-18.14:28:16::SCWMssOS::"Compiling qspips"

TRACE::2020-02-18.14:28:21::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-02-18.14:28:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-18.14:28:21::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-18.14:28:21::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-02-18.14:28:21::SCWMssOS::"Compiling scugic"

TRACE::2020-02-18.14:28:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-02-18.14:28:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-02-18.14:28:26::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-02-18.14:28:26::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-02-18.14:28:26::SCWMssOS::"Compiling scutimer"

TRACE::2020-02-18.14:28:29::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-02-18.14:28:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-18.14:28:29::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-18.14:28:29::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-02-18.14:28:29::SCWMssOS::"Compiling scuwdt"

TRACE::2020-02-18.14:28:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-02-18.14:28:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-02-18.14:28:32::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-02-18.14:28:32::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-02-18.14:28:32::SCWMssOS::"Compiling sdps"

TRACE::2020-02-18.14:28:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-02-18.14:28:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-02-18.14:28:36::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-02-18.14:28:36::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-02-18.14:28:36::SCWMssOS::"Compiling standalone"

TRACE::2020-02-18.14:28:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-02-18.14:28:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-18.14:28:54::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-18.14:28:54::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-02-18.14:28:54::SCWMssOS::"Compiling uartps"

TRACE::2020-02-18.14:28:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-02-18.14:28:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-02-18.14:28:59::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-02-18.14:28:59::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-02-18.14:29:00::SCWMssOS::"Compiling usbps"

TRACE::2020-02-18.14:29:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-02-18.14:29:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-18.14:29:04::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-18.14:29:04::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-02-18.14:29:05::SCWMssOS::"Compiling xadcps"

TRACE::2020-02-18.14:29:09::SCWMssOS::'Finished building libraries'

TRACE::2020-02-18.14:29:09::SCWMssOS::Copying to export directory.
TRACE::2020-02-18.14:29:10::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-02-18.14:29:10::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-02-18.14:29:10::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-02-18.14:29:10::SCWSystem::Completed Processing the sysconfig eFPGA_I2C_PL
LOG::2020-02-18.14:29:10::SCWPlatform::Completed generating the artifacts for system configuration eFPGA_I2C_PL
TRACE::2020-02-18.14:29:10::SCWPlatform::Started preparing the platform 
TRACE::2020-02-18.14:29:10::SCWSystem::Writing the bif file for system config eFPGA_I2C_PL
TRACE::2020-02-18.14:29:10::SCWSystem::dir created 
TRACE::2020-02-18.14:29:10::SCWSystem::Writing the bif 
TRACE::2020-02-18.14:29:10::SCWPlatform::Started writing the spfm file 
TRACE::2020-02-18.14:29:10::SCWPlatform::Started writing the xpfm file 
TRACE::2020-02-18.14:29:10::SCWPlatform::Completed generating the platform
TRACE::2020-02-18.14:29:10::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:29:10::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:29:10::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:29:10::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:29:10::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:29:10::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:29:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-18.14:29:10::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-18.14:29:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:29:10::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-18.14:29:10::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-18.14:29:10::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-18.14:29:10::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:29:10::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:29:10::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:29:10::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:29:10::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:29:10::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:29:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-18.14:29:10::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-18.14:29:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:29:10::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:29:10::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-18.14:29:10::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:29:10::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_I2C_PL",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_I2C_PL",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_I2C_PL.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"eFPGA_I2C_PL",
	"systems":	[{
			"systemName":	"eFPGA_I2C_PL",
			"systemDesc":	"eFPGA_I2C_PL",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"eFPGA_I2C_PL",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"7f4b189f556e5fa3a409e36510dec4c7",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"6bd99f3e0dd3a8f89549e168d09e13b7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_uart_1",
							"stdout":	"ps7_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-02-18.14:29:10::SCWPlatform::updated the xpfm file.
TRACE::2020-02-18.14:29:10::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:29:10::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:29:10::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:29:10::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw
TRACE::2020-02-18.14:29:10::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/hw/eFPGA_I2C_PL.xsa
TRACE::2020-02-18.14:29:10::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-18.14:29:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-18.14:29:10::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-18.14:29:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-18.14:29:10::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-18.14:29:10::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-18.14:29:10::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_I2C_PL/eFPGA_I2C_PL/ps7_cortexa9_0/standalone_domain/bsp/system.mss
