// Seed: 3017301505
module module_0;
  logic id_1 = -1 ** 1;
  wire  id_2;
  always @(posedge id_1 or negedge id_1) id_1 = id_2;
endmodule
module module_1 #(
    parameter id_10 = 32'd69,
    parameter id_2  = 32'd35,
    parameter id_7  = 32'd52
) (
    output uwire id_0,
    input  wand  id_1,
    input  tri0  _id_2,
    input  wand  id_3,
    output wor   id_4,
    output tri   id_5
);
  wire _id_7;
  bit id_8;
  logic [7:0] id_9;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  task _id_10(input [1 : -1] id_11, input [-1 : id_10  &  id_2] id_12, [-1 : -1] id_13);
    begin : LABEL_0
      id_8 <= id_9[id_7 : id_7==id_10];
    end
  endtask
  assign id_5 = -1'd0;
endmodule
