{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1746310709351 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746310709351 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May  3 16:18:29 2025 " "Processing started: Sat May  3 16:18:29 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746310709351 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746310709351 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga -c vga " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746310709351 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1746310709726 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1746310709726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 3 3 " "Found 3 design units, including 3 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.sv" "" { Text "C:/Users/valva/Desktop/U/IS-2025/TDD/Labs/Laboratorio #3/vga/vga.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746310715227 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_divider " "Found entity 2: clock_divider" {  } { { "vga.sv" "" { Text "C:/Users/valva/Desktop/U/IS-2025/TDD/Labs/Laboratorio #3/vga/vga.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746310715227 ""} { "Info" "ISGN_ENTITY_NAME" "3 vga_controller " "Found entity 3: vga_controller" {  } { { "vga.sv" "" { Text "C:/Users/valva/Desktop/U/IS-2025/TDD/Labs/Laboratorio #3/vga/vga.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746310715227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746310715227 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga " "Elaborating entity \"vga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1746310715252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clk_div " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clk_div\"" {  } { { "vga.sv" "clk_div" { Text "C:/Users/valva/Desktop/U/IS-2025/TDD/Labs/Laboratorio #3/vga/vga.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746310715262 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 vga.sv(37) " "Verilog HDL assignment warning at vga.sv(37): truncated value with size 32 to match size of target (2)" {  } { { "vga.sv" "" { Text "C:/Users/valva/Desktop/U/IS-2025/TDD/Labs/Laboratorio #3/vga/vga.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746310715263 "|vga|clock_divider:clk_div"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 vga.sv(41) " "Verilog HDL assignment warning at vga.sv(41): truncated value with size 32 to match size of target (2)" {  } { { "vga.sv" "" { Text "C:/Users/valva/Desktop/U/IS-2025/TDD/Labs/Laboratorio #3/vga/vga.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746310715263 "|vga|clock_divider:clk_div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga_ctrl " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga_ctrl\"" {  } { { "vga.sv" "vga_ctrl" { Text "C:/Users/valva/Desktop/U/IS-2025/TDD/Labs/Laboratorio #3/vga/vga.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746310715263 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "r\[0\] VCC " "Pin \"r\[0\]\" is stuck at VCC" {  } { { "vga.sv" "" { Text "C:/Users/valva/Desktop/U/IS-2025/TDD/Labs/Laboratorio #3/vga/vga.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746310715559 "|vga|r[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[1\] VCC " "Pin \"r\[1\]\" is stuck at VCC" {  } { { "vga.sv" "" { Text "C:/Users/valva/Desktop/U/IS-2025/TDD/Labs/Laboratorio #3/vga/vga.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746310715559 "|vga|r[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[2\] VCC " "Pin \"r\[2\]\" is stuck at VCC" {  } { { "vga.sv" "" { Text "C:/Users/valva/Desktop/U/IS-2025/TDD/Labs/Laboratorio #3/vga/vga.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746310715559 "|vga|r[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[3\] VCC " "Pin \"r\[3\]\" is stuck at VCC" {  } { { "vga.sv" "" { Text "C:/Users/valva/Desktop/U/IS-2025/TDD/Labs/Laboratorio #3/vga/vga.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746310715559 "|vga|r[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[4\] VCC " "Pin \"r\[4\]\" is stuck at VCC" {  } { { "vga.sv" "" { Text "C:/Users/valva/Desktop/U/IS-2025/TDD/Labs/Laboratorio #3/vga/vga.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746310715559 "|vga|r[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[5\] VCC " "Pin \"r\[5\]\" is stuck at VCC" {  } { { "vga.sv" "" { Text "C:/Users/valva/Desktop/U/IS-2025/TDD/Labs/Laboratorio #3/vga/vga.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746310715559 "|vga|r[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[6\] VCC " "Pin \"r\[6\]\" is stuck at VCC" {  } { { "vga.sv" "" { Text "C:/Users/valva/Desktop/U/IS-2025/TDD/Labs/Laboratorio #3/vga/vga.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746310715559 "|vga|r[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[7\] VCC " "Pin \"r\[7\]\" is stuck at VCC" {  } { { "vga.sv" "" { Text "C:/Users/valva/Desktop/U/IS-2025/TDD/Labs/Laboratorio #3/vga/vga.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746310715559 "|vga|r[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[0\] GND " "Pin \"g\[0\]\" is stuck at GND" {  } { { "vga.sv" "" { Text "C:/Users/valva/Desktop/U/IS-2025/TDD/Labs/Laboratorio #3/vga/vga.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746310715559 "|vga|g[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[1\] GND " "Pin \"g\[1\]\" is stuck at GND" {  } { { "vga.sv" "" { Text "C:/Users/valva/Desktop/U/IS-2025/TDD/Labs/Laboratorio #3/vga/vga.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746310715559 "|vga|g[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[2\] GND " "Pin \"g\[2\]\" is stuck at GND" {  } { { "vga.sv" "" { Text "C:/Users/valva/Desktop/U/IS-2025/TDD/Labs/Laboratorio #3/vga/vga.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746310715559 "|vga|g[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[3\] GND " "Pin \"g\[3\]\" is stuck at GND" {  } { { "vga.sv" "" { Text "C:/Users/valva/Desktop/U/IS-2025/TDD/Labs/Laboratorio #3/vga/vga.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746310715559 "|vga|g[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[4\] GND " "Pin \"g\[4\]\" is stuck at GND" {  } { { "vga.sv" "" { Text "C:/Users/valva/Desktop/U/IS-2025/TDD/Labs/Laboratorio #3/vga/vga.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746310715559 "|vga|g[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[5\] GND " "Pin \"g\[5\]\" is stuck at GND" {  } { { "vga.sv" "" { Text "C:/Users/valva/Desktop/U/IS-2025/TDD/Labs/Laboratorio #3/vga/vga.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746310715559 "|vga|g[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[6\] GND " "Pin \"g\[6\]\" is stuck at GND" {  } { { "vga.sv" "" { Text "C:/Users/valva/Desktop/U/IS-2025/TDD/Labs/Laboratorio #3/vga/vga.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746310715559 "|vga|g[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[7\] GND " "Pin \"g\[7\]\" is stuck at GND" {  } { { "vga.sv" "" { Text "C:/Users/valva/Desktop/U/IS-2025/TDD/Labs/Laboratorio #3/vga/vga.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746310715559 "|vga|g[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b\[0\] VCC " "Pin \"b\[0\]\" is stuck at VCC" {  } { { "vga.sv" "" { Text "C:/Users/valva/Desktop/U/IS-2025/TDD/Labs/Laboratorio #3/vga/vga.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746310715559 "|vga|b[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b\[1\] VCC " "Pin \"b\[1\]\" is stuck at VCC" {  } { { "vga.sv" "" { Text "C:/Users/valva/Desktop/U/IS-2025/TDD/Labs/Laboratorio #3/vga/vga.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746310715559 "|vga|b[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b\[2\] VCC " "Pin \"b\[2\]\" is stuck at VCC" {  } { { "vga.sv" "" { Text "C:/Users/valva/Desktop/U/IS-2025/TDD/Labs/Laboratorio #3/vga/vga.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746310715559 "|vga|b[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b\[3\] VCC " "Pin \"b\[3\]\" is stuck at VCC" {  } { { "vga.sv" "" { Text "C:/Users/valva/Desktop/U/IS-2025/TDD/Labs/Laboratorio #3/vga/vga.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746310715559 "|vga|b[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b\[4\] VCC " "Pin \"b\[4\]\" is stuck at VCC" {  } { { "vga.sv" "" { Text "C:/Users/valva/Desktop/U/IS-2025/TDD/Labs/Laboratorio #3/vga/vga.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746310715559 "|vga|b[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b\[5\] VCC " "Pin \"b\[5\]\" is stuck at VCC" {  } { { "vga.sv" "" { Text "C:/Users/valva/Desktop/U/IS-2025/TDD/Labs/Laboratorio #3/vga/vga.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746310715559 "|vga|b[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b\[6\] VCC " "Pin \"b\[6\]\" is stuck at VCC" {  } { { "vga.sv" "" { Text "C:/Users/valva/Desktop/U/IS-2025/TDD/Labs/Laboratorio #3/vga/vga.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746310715559 "|vga|b[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b\[7\] VCC " "Pin \"b\[7\]\" is stuck at VCC" {  } { { "vga.sv" "" { Text "C:/Users/valva/Desktop/U/IS-2025/TDD/Labs/Laboratorio #3/vga/vga.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746310715559 "|vga|b[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1746310715559 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1746310715618 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1746310715859 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746310715859 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Desktop/U/IS-2025/TDD/Labs/Laboratorio #3/vga/vga.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746310715885 "|vga|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1746310715885 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "83 " "Implemented 83 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1746310715886 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1746310715886 ""} { "Info" "ICUT_CUT_TM_LCELLS" "52 " "Implemented 52 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1746310715886 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1746310715886 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4890 " "Peak virtual memory: 4890 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746310715898 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May  3 16:18:35 2025 " "Processing ended: Sat May  3 16:18:35 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746310715898 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746310715898 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746310715898 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1746310715898 ""}
