{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650355271637 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650355271642 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 19 11:01:11 2022 " "Processing started: Tue Apr 19 11:01:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650355271642 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650355271642 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2_task1 -c lab2_task1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2_task1 -c lab2_task1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650355271642 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650355272391 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650355272391 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "lab2_task1.sv(54) " "Verilog HDL Event Control warning at lab2_task1.sv(54): Event Control contains a complex event expression" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 54 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1650355284172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_task1.sv 4 4 " "Found 4 design units, including 4 entities, in source file lab2_task1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650355284188 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab2_task1 " "Found entity 2: lab2_task1" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650355284188 ""} { "Info" "ISGN_ENTITY_NAME" "3 decoder " "Found entity 3: decoder" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650355284188 ""} { "Info" "ISGN_ENTITY_NAME" "4 next_state " "Found entity 4: next_state" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650355284188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650355284188 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab2_task1 " "Elaborating entity \"lab2_task1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650355284220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr flopr:fl " "Elaborating entity \"flopr\" for hierarchy \"flopr:fl\"" {  } { { "lab2_task1.sv" "fl" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650355284235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "next_state next_state:next " "Elaborating entity \"next_state\" for hierarchy \"next_state:next\"" {  } { { "lab2_task1.sv" "next" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650355284250 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sign lab2_task1.sv(55) " "Verilog HDL Always Construct warning at lab2_task1.sv(55): variable \"sign\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650355284250 "|lab2_task1|next_state:next"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "input_a lab2_task1.sv(57) " "Verilog HDL Always Construct warning at lab2_task1.sv(57): variable \"input_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650355284250 "|lab2_task1|next_state:next"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "input_c lab2_task1.sv(57) " "Verilog HDL Always Construct warning at lab2_task1.sv(57): variable \"input_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650355284250 "|lab2_task1|next_state:next"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left lab2_task1.sv(57) " "Verilog HDL Always Construct warning at lab2_task1.sv(57): variable \"left\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650355284250 "|lab2_task1|next_state:next"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "input_r lab2_task1.sv(58) " "Verilog HDL Always Construct warning at lab2_task1.sv(58): variable \"input_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650355284250 "|lab2_task1|next_state:next"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "input_a lab2_task1.sv(58) " "Verilog HDL Always Construct warning at lab2_task1.sv(58): variable \"input_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650355284250 "|lab2_task1|next_state:next"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "input_c lab2_task1.sv(58) " "Verilog HDL Always Construct warning at lab2_task1.sv(58): variable \"input_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650355284250 "|lab2_task1|next_state:next"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "input_r lab2_task1.sv(59) " "Verilog HDL Always Construct warning at lab2_task1.sv(59): variable \"input_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650355284250 "|lab2_task1|next_state:next"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left lab2_task1.sv(59) " "Verilog HDL Always Construct warning at lab2_task1.sv(59): variable \"left\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650355284250 "|lab2_task1|next_state:next"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "input_a lab2_task1.sv(59) " "Verilog HDL Always Construct warning at lab2_task1.sv(59): variable \"input_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650355284250 "|lab2_task1|next_state:next"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "input_c lab2_task1.sv(59) " "Verilog HDL Always Construct warning at lab2_task1.sv(59): variable \"input_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650355284250 "|lab2_task1|next_state:next"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "input_a lab2_task1.sv(60) " "Verilog HDL Always Construct warning at lab2_task1.sv(60): variable \"input_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650355284250 "|lab2_task1|next_state:next"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "input_c lab2_task1.sv(60) " "Verilog HDL Always Construct warning at lab2_task1.sv(60): variable \"input_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650355284250 "|lab2_task1|next_state:next"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left lab2_task1.sv(60) " "Verilog HDL Always Construct warning at lab2_task1.sv(60): variable \"left\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650355284250 "|lab2_task1|next_state:next"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "input_a lab2_task1.sv(61) " "Verilog HDL Always Construct warning at lab2_task1.sv(61): variable \"input_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650355284250 "|lab2_task1|next_state:next"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "input_c lab2_task1.sv(61) " "Verilog HDL Always Construct warning at lab2_task1.sv(61): variable \"input_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650355284250 "|lab2_task1|next_state:next"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "input_a lab2_task1.sv(65) " "Verilog HDL Always Construct warning at lab2_task1.sv(65): variable \"input_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650355284250 "|lab2_task1|next_state:next"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "input_c lab2_task1.sv(65) " "Verilog HDL Always Construct warning at lab2_task1.sv(65): variable \"input_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650355284250 "|lab2_task1|next_state:next"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left lab2_task1.sv(65) " "Verilog HDL Always Construct warning at lab2_task1.sv(65): variable \"left\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650355284250 "|lab2_task1|next_state:next"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "input_r lab2_task1.sv(66) " "Verilog HDL Always Construct warning at lab2_task1.sv(66): variable \"input_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650355284250 "|lab2_task1|next_state:next"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "input_a lab2_task1.sv(66) " "Verilog HDL Always Construct warning at lab2_task1.sv(66): variable \"input_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650355284250 "|lab2_task1|next_state:next"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "input_c lab2_task1.sv(66) " "Verilog HDL Always Construct warning at lab2_task1.sv(66): variable \"input_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650355284250 "|lab2_task1|next_state:next"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "input_r lab2_task1.sv(67) " "Verilog HDL Always Construct warning at lab2_task1.sv(67): variable \"input_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650355284250 "|lab2_task1|next_state:next"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left lab2_task1.sv(67) " "Verilog HDL Always Construct warning at lab2_task1.sv(67): variable \"left\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650355284250 "|lab2_task1|next_state:next"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "input_a lab2_task1.sv(67) " "Verilog HDL Always Construct warning at lab2_task1.sv(67): variable \"input_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650355284266 "|lab2_task1|next_state:next"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "input_c lab2_task1.sv(67) " "Verilog HDL Always Construct warning at lab2_task1.sv(67): variable \"input_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650355284266 "|lab2_task1|next_state:next"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "input_a lab2_task1.sv(68) " "Verilog HDL Always Construct warning at lab2_task1.sv(68): variable \"input_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650355284266 "|lab2_task1|next_state:next"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "input_c lab2_task1.sv(68) " "Verilog HDL Always Construct warning at lab2_task1.sv(68): variable \"input_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650355284266 "|lab2_task1|next_state:next"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left lab2_task1.sv(68) " "Verilog HDL Always Construct warning at lab2_task1.sv(68): variable \"left\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650355284266 "|lab2_task1|next_state:next"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c lab2_task1.sv(54) " "Verilog HDL Always Construct warning at lab2_task1.sv(54): inferring latch(es) for variable \"c\", which holds its previous value in one or more paths through the always construct" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650355284266 "|lab2_task1|next_state:next"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "signin lab2_task1.sv(40) " "Output port \"signin\" at lab2_task1.sv(40) has no driver" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650355284266 "|lab2_task1|next_state:next"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c lab2_task1.sv(65) " "Inferred latch for \"c\" at lab2_task1.sv(65)" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650355284266 "|lab2_task1|next_state:next"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:dec " "Elaborating entity \"decoder\" for hierarchy \"decoder:dec\"" {  } { { "lab2_task1.sv" "dec" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650355284266 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "sign next_state:next\|sign " "Net \"sign\", which fans out to \"next_state:next\|sign\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "next_state:next\|signin " "Net is fed by \"next_state:next\|signin\"" {  } { { "lab2_task1.sv" "signin" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 40 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1650355284344 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "sign " "Net is fed by \"sign\"" {  } { { "lab2_task1.sv" "sign" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1650355284344 ""}  } { { "lab2_task1.sv" "sign" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 11 -1 0 } } { "lab2_task1.sv" "sign" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 40 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1650355284344 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1650355284344 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 34 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650355284453 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 19 11:01:24 2022 " "Processing ended: Tue Apr 19 11:01:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650355284453 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650355284453 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650355284453 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650355284453 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 34 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 34 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650355285141 ""}
