// Seed: 1885171936
module module_0 (
    output wire id_0,
    input tri id_1,
    output supply0 id_2,
    input uwire id_3,
    output uwire id_4,
    input tri id_5,
    input supply1 id_6,
    input wire id_7,
    output tri1 id_8,
    output supply1 id_9,
    output tri1 id_10,
    input tri id_11,
    output wand id_12
);
  logic id_14;
  ;
  assign id_12 = id_5;
  supply0 id_15 = id_1 + -1'd0 ~^ id_5 == id_15;
  localparam id_16 = 1'h0;
  wire id_17;
  always @(posedge |id_16 or posedge 1) begin : LABEL_0
    if (id_16) begin : LABEL_1
      if (-1 || 1) $unsigned(28);
      ;
    end
  end
  wire id_18;
  assign id_0 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    output tri1 id_1,
    output wor id_2,
    output uwire id_3,
    output wor id_4,
    input wor id_5,
    inout wand id_6,
    input supply1 id_7,
    input tri0 id_8,
    input uwire id_9,
    output tri id_10,
    input wor id_11,
    input wor id_12,
    output uwire id_13,
    input wire id_14,
    input tri id_15,
    input tri id_16,
    output wand id_17,
    output wor id_18,
    input supply1 id_19,
    input tri0 id_20,
    output wor id_21,
    input tri0 id_22,
    output wire id_23,
    output wire id_24,
    input wire id_25,
    input wire id_26,
    input tri0 id_27,
    output supply0 id_28
);
  initial begin : LABEL_0
    $clog2(32);
    ;
  end
  module_0 modCall_1 (
      id_18,
      id_5,
      id_4,
      id_20,
      id_18,
      id_6,
      id_14,
      id_6,
      id_13,
      id_3,
      id_4,
      id_20,
      id_18
  );
endmodule
