// Seed: 2066874277
module module_0 (
    output wor id_0,
    output wor id_1,
    input supply1 id_2,
    output wire id_3,
    output tri1 id_4,
    output uwire id_5,
    input supply1 id_6,
    input wor id_7,
    input supply1 id_8,
    input tri0 id_9,
    output wor id_10
);
  wire id_12;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input tri1 id_1,
    input supply1 id_2,
    input uwire id_3,
    input tri0 id_4,
    output tri id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_4,
      id_5,
      id_5,
      id_5,
      id_1,
      id_1,
      id_2,
      id_4,
      id_5
  );
  wire id_8;
  wor  id_9;
  assign id_9 = 1;
endmodule
