Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Jun  9 13:51:23 2020
| Host         : patricknaughton01 running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[0]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[100]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[101]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[102]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[103]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[104]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[105]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[106]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[107]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[108]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[109]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[10]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[110]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[111]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[112]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[113]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[114]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[115]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[116]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[117]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[118]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[119]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[11]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[120]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[121]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[122]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[123]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[124]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[125]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[126]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[127]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[12]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[13]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[14]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[15]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[16]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[17]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[18]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[19]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[1]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[20]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[21]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[22]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[23]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[24]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[25]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[26]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[27]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[28]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[29]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[2]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[30]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[31]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[32]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[33]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[34]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[35]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[36]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[37]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[38]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[39]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[3]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[40]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[41]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[42]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[43]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[44]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[45]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[46]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[47]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[48]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[49]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[4]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[50]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[51]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[52]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[53]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[54]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[55]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[56]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[57]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[58]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[59]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[5]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[60]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[61]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[62]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[63]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[64]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[65]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[66]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[67]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[68]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[69]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[6]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[70]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[71]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[72]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[73]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[74]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[75]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[76]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[77]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[78]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[79]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[7]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[80]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[81]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[82]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[83]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[84]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[85]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[86]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[87]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[88]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[89]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[8]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[90]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[91]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[92]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[93]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[94]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[95]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[96]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[97]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[98]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[99]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[9]_rep/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 16384 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 16384 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -37.803   -10614.101                   3879                13582        0.046        0.000                      0                13582        3.000        0.000                       0                  2626  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                              ------------       ----------      --------------
clk_fpga_0                         {0.000 5.000}      10.000          100.000         
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         
  clkfbout_design_1_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                             -37.803   -10411.526                   3654                12720        0.061        0.000                      0                12720        3.750        0.000                       0                  2332  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         -1.374       -7.886                     21                  575        0.082        0.000                      0                  575        4.500        0.000                       0                   290  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                     clk_out1_design_1_clk_wiz_0_0       -2.670     -195.072                    209                  862        0.046        0.000                      0                  862  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         3654  Failing Endpoints,  Worst Slack      -37.803ns,  Total Violation   -10411.526ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -37.803ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[60]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.109ns  (logic 15.827ns (35.086%)  route 29.282ns (64.914%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.187ns
    Computed max time borrow:         4.813ns
    Time borrowed from endpoint:      4.813ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        2.136     3.430    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X52Y90         LUT1 (Prop_lut1_I0_O)        0.124     3.554 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     3.712    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X52Y90         LUT1 (Prop_lut1_I0_O)        0.124     3.836 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.161     3.998    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X52Y90         LUT1 (Prop_lut1_I0_O)        0.124     4.122 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291     4.413    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.124     4.537 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.151     4.688    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.124     4.812 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291     5.103    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X51Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.227 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.283     5.511    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X53Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.635 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     5.786    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X53Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.910 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.299     6.209    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X52Y88         LUT1 (Prop_lut1_I0_O)        0.124     6.333 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     6.495    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X52Y88         LUT1 (Prop_lut1_I0_O)        0.124     6.619 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.343     6.961    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X53Y88         LUT1 (Prop_lut1_I0_O)        0.124     7.085 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299     7.385    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X52Y89         LUT1 (Prop_lut1_I0_O)        0.124     7.509 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.159     7.667    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X52Y89         LUT1 (Prop_lut1_I0_O)        0.124     7.791 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293     8.084    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X53Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.208 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.363    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X53Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.487 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     8.786    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X52Y86         LUT1 (Prop_lut1_I0_O)        0.124     8.910 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.161     9.072    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X52Y86         LUT1 (Prop_lut1_I0_O)        0.124     9.196 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.280     9.475    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X52Y86         LUT1 (Prop_lut1_I0_O)        0.124     9.599 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.162     9.761    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X52Y86         LUT1 (Prop_lut1_I0_O)        0.124     9.885 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    10.176    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X53Y86         LUT1 (Prop_lut1_I0_O)        0.124    10.300 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.454    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X53Y86         LUT1 (Prop_lut1_I0_O)        0.124    10.578 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    10.841    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X53Y86         LUT1 (Prop_lut1_I0_O)        0.124    10.965 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.154    11.119    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X53Y86         LUT1 (Prop_lut1_I0_O)        0.124    11.243 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    11.526    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    11.650 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.308    11.958    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X52Y87         LUT1 (Prop_lut1_I0_O)        0.124    12.082 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    12.240    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X52Y87         LUT1 (Prop_lut1_I0_O)        0.124    12.364 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.161    12.526    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X52Y87         LUT1 (Prop_lut1_I0_O)        0.124    12.650 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    12.938    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    13.062 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.264    13.326    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    13.450 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    13.733    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X53Y87         LUT1 (Prop_lut1_I0_O)        0.124    13.857 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.291    14.148    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X53Y88         LUT1 (Prop_lut1_I0_O)        0.124    14.272 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    14.423    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X53Y88         LUT1 (Prop_lut1_I0_O)        0.124    14.547 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.296    14.843    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.124    14.967 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    15.255    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    15.379 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.264    15.644    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    15.768 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    15.917    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    16.041 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.292    16.333    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X51Y89         LUT1 (Prop_lut1_I0_O)        0.124    16.457 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    16.752    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.124    16.876 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.287    17.163    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X53Y88         LUT1 (Prop_lut1_I0_O)        0.124    17.287 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    17.569    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.124    17.693 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.151    17.845    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.124    17.969 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.290    18.259    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    18.383 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.293    18.675    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.799 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.953    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.077 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.284    19.361    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.485 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    19.634    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.758 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.282    20.040    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.164 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    20.319    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.443 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.309    20.751    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.875 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    21.138    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.262 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.151    21.414    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.538 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.420    21.957    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.081 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.158    22.239    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.363 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    22.525    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.649 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.294    22.943    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.067 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    23.367    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.491 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.154    23.646    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.770 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287    24.057    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X45Y86         LUT1 (Prop_lut1_I0_O)        0.124    24.181 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.284    24.465    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    24.589 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    24.743    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    24.867 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.285    25.152    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X45Y86         LUT1 (Prop_lut1_I0_O)        0.124    25.276 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    25.425    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X45Y86         LUT1 (Prop_lut1_I0_O)        0.124    25.549 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.293    25.841    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X45Y84         LUT1 (Prop_lut1_I0_O)        0.124    25.965 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.336    26.301    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X47Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.827 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.788    27.615    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X45Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.141 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.786    28.926    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X40Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.452 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.790    30.243    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X39Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.769 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.791    31.560    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X40Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.086 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.788    32.874    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X40Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.400 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.789    34.189    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X39Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.715 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.644    35.359    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X41Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.885 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.801    36.687    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X39Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.213 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.771    37.984    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X37Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.510 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.829    39.339    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X37Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.865 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.924    40.788    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X36Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.338 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.916    42.254    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X37Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.780 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.638    43.418    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X37Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.944 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.638    44.583    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X37Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    45.109 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[3]
                         net (fo=1, routed)           0.000    45.109    design_1_i/top_0/inst/tdc1/delay_bufs[60]
    SLICE_X37Y80         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        1.468     2.647    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X37Y80         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[60]/G
                         clock pessimism              0.000     2.647    
                         clock uncertainty           -0.154     2.493    
                         time borrowed                4.813     7.306    
  -------------------------------------------------------------------
                         required time                          7.306    
                         arrival time                         -45.109    
  -------------------------------------------------------------------
                         slack                                -37.803    

Slack (VIOLATED) :        -37.573ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[59]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.123ns  (logic 15.841ns (35.106%)  route 29.282ns (64.894%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        2.136     3.430    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X52Y90         LUT1 (Prop_lut1_I0_O)        0.124     3.554 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     3.712    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X52Y90         LUT1 (Prop_lut1_I0_O)        0.124     3.836 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.161     3.998    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X52Y90         LUT1 (Prop_lut1_I0_O)        0.124     4.122 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291     4.413    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.124     4.537 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.151     4.688    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.124     4.812 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291     5.103    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X51Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.227 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.283     5.511    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X53Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.635 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     5.786    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X53Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.910 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.299     6.209    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X52Y88         LUT1 (Prop_lut1_I0_O)        0.124     6.333 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     6.495    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X52Y88         LUT1 (Prop_lut1_I0_O)        0.124     6.619 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.343     6.961    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X53Y88         LUT1 (Prop_lut1_I0_O)        0.124     7.085 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299     7.385    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X52Y89         LUT1 (Prop_lut1_I0_O)        0.124     7.509 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.159     7.667    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X52Y89         LUT1 (Prop_lut1_I0_O)        0.124     7.791 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293     8.084    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X53Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.208 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.363    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X53Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.487 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     8.786    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X52Y86         LUT1 (Prop_lut1_I0_O)        0.124     8.910 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.161     9.072    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X52Y86         LUT1 (Prop_lut1_I0_O)        0.124     9.196 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.280     9.475    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X52Y86         LUT1 (Prop_lut1_I0_O)        0.124     9.599 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.162     9.761    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X52Y86         LUT1 (Prop_lut1_I0_O)        0.124     9.885 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    10.176    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X53Y86         LUT1 (Prop_lut1_I0_O)        0.124    10.300 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.454    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X53Y86         LUT1 (Prop_lut1_I0_O)        0.124    10.578 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    10.841    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X53Y86         LUT1 (Prop_lut1_I0_O)        0.124    10.965 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.154    11.119    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X53Y86         LUT1 (Prop_lut1_I0_O)        0.124    11.243 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    11.526    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    11.650 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.308    11.958    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X52Y87         LUT1 (Prop_lut1_I0_O)        0.124    12.082 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    12.240    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X52Y87         LUT1 (Prop_lut1_I0_O)        0.124    12.364 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.161    12.526    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X52Y87         LUT1 (Prop_lut1_I0_O)        0.124    12.650 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    12.938    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    13.062 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.264    13.326    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    13.450 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    13.733    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X53Y87         LUT1 (Prop_lut1_I0_O)        0.124    13.857 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.291    14.148    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X53Y88         LUT1 (Prop_lut1_I0_O)        0.124    14.272 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    14.423    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X53Y88         LUT1 (Prop_lut1_I0_O)        0.124    14.547 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.296    14.843    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.124    14.967 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    15.255    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    15.379 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.264    15.644    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    15.768 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    15.917    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    16.041 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.292    16.333    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X51Y89         LUT1 (Prop_lut1_I0_O)        0.124    16.457 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    16.752    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.124    16.876 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.287    17.163    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X53Y88         LUT1 (Prop_lut1_I0_O)        0.124    17.287 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    17.569    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.124    17.693 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.151    17.845    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.124    17.969 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.290    18.259    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    18.383 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.293    18.675    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.799 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.953    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.077 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.284    19.361    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.485 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    19.634    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.758 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.282    20.040    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.164 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    20.319    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.443 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.309    20.751    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.875 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    21.138    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.262 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.151    21.414    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.538 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.420    21.957    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.081 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.158    22.239    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.363 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    22.525    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.649 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.294    22.943    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.067 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    23.367    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.491 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.154    23.646    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.770 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287    24.057    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X45Y86         LUT1 (Prop_lut1_I0_O)        0.124    24.181 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.284    24.465    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    24.589 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    24.743    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    24.867 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.285    25.152    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X45Y86         LUT1 (Prop_lut1_I0_O)        0.124    25.276 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    25.425    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X45Y86         LUT1 (Prop_lut1_I0_O)        0.124    25.549 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.293    25.841    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X45Y84         LUT1 (Prop_lut1_I0_O)        0.124    25.965 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.336    26.301    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X47Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.827 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.788    27.615    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X45Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.141 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.786    28.926    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X40Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.452 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.790    30.243    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X39Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.769 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.791    31.560    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X40Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.086 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.788    32.874    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X40Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.400 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.789    34.189    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X39Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.715 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.644    35.359    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X41Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.885 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.801    36.687    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X39Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.213 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.771    37.984    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X37Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.510 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.829    39.339    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X37Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.865 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.924    40.788    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X36Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.338 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.916    42.254    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X37Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.780 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.638    43.418    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X37Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.944 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.638    44.583    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X37Y80         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    45.123 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[2]
                         net (fo=1, routed)           0.000    45.123    design_1_i/top_0/inst/tdc1/delay_bufs[59]
    SLICE_X37Y80         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        1.468     2.647    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X37Y80         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[59]/G
                         clock pessimism              0.000     2.647    
                         clock uncertainty           -0.154     2.493    
                         time borrowed                5.057     7.550    
  -------------------------------------------------------------------
                         required time                          7.550    
                         arrival time                         -45.123    
  -------------------------------------------------------------------
                         slack                                -37.573    

Slack (VIOLATED) :        -37.498ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[58]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.048ns  (logic 15.766ns (34.998%)  route 29.282ns (65.002%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        2.136     3.430    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X52Y90         LUT1 (Prop_lut1_I0_O)        0.124     3.554 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     3.712    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X52Y90         LUT1 (Prop_lut1_I0_O)        0.124     3.836 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.161     3.998    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X52Y90         LUT1 (Prop_lut1_I0_O)        0.124     4.122 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291     4.413    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.124     4.537 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.151     4.688    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.124     4.812 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291     5.103    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X51Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.227 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.283     5.511    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X53Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.635 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     5.786    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X53Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.910 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.299     6.209    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X52Y88         LUT1 (Prop_lut1_I0_O)        0.124     6.333 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     6.495    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X52Y88         LUT1 (Prop_lut1_I0_O)        0.124     6.619 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.343     6.961    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X53Y88         LUT1 (Prop_lut1_I0_O)        0.124     7.085 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299     7.385    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X52Y89         LUT1 (Prop_lut1_I0_O)        0.124     7.509 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.159     7.667    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X52Y89         LUT1 (Prop_lut1_I0_O)        0.124     7.791 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293     8.084    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X53Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.208 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.363    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X53Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.487 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     8.786    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X52Y86         LUT1 (Prop_lut1_I0_O)        0.124     8.910 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.161     9.072    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X52Y86         LUT1 (Prop_lut1_I0_O)        0.124     9.196 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.280     9.475    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X52Y86         LUT1 (Prop_lut1_I0_O)        0.124     9.599 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.162     9.761    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X52Y86         LUT1 (Prop_lut1_I0_O)        0.124     9.885 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    10.176    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X53Y86         LUT1 (Prop_lut1_I0_O)        0.124    10.300 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.454    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X53Y86         LUT1 (Prop_lut1_I0_O)        0.124    10.578 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    10.841    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X53Y86         LUT1 (Prop_lut1_I0_O)        0.124    10.965 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.154    11.119    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X53Y86         LUT1 (Prop_lut1_I0_O)        0.124    11.243 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    11.526    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    11.650 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.308    11.958    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X52Y87         LUT1 (Prop_lut1_I0_O)        0.124    12.082 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    12.240    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X52Y87         LUT1 (Prop_lut1_I0_O)        0.124    12.364 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.161    12.526    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X52Y87         LUT1 (Prop_lut1_I0_O)        0.124    12.650 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    12.938    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    13.062 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.264    13.326    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    13.450 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    13.733    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X53Y87         LUT1 (Prop_lut1_I0_O)        0.124    13.857 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.291    14.148    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X53Y88         LUT1 (Prop_lut1_I0_O)        0.124    14.272 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    14.423    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X53Y88         LUT1 (Prop_lut1_I0_O)        0.124    14.547 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.296    14.843    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.124    14.967 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    15.255    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    15.379 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.264    15.644    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    15.768 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    15.917    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    16.041 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.292    16.333    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X51Y89         LUT1 (Prop_lut1_I0_O)        0.124    16.457 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    16.752    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.124    16.876 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.287    17.163    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X53Y88         LUT1 (Prop_lut1_I0_O)        0.124    17.287 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    17.569    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.124    17.693 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.151    17.845    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.124    17.969 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.290    18.259    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    18.383 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.293    18.675    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.799 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.953    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.077 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.284    19.361    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.485 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    19.634    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.758 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.282    20.040    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.164 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    20.319    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.443 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.309    20.751    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.875 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    21.138    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.262 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.151    21.414    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.538 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.420    21.957    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.081 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.158    22.239    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.363 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    22.525    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.649 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.294    22.943    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.067 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    23.367    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.491 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.154    23.646    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.770 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287    24.057    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X45Y86         LUT1 (Prop_lut1_I0_O)        0.124    24.181 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.284    24.465    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    24.589 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    24.743    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    24.867 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.285    25.152    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X45Y86         LUT1 (Prop_lut1_I0_O)        0.124    25.276 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    25.425    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X45Y86         LUT1 (Prop_lut1_I0_O)        0.124    25.549 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.293    25.841    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X45Y84         LUT1 (Prop_lut1_I0_O)        0.124    25.965 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.336    26.301    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X47Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.827 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.788    27.615    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X45Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.141 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.786    28.926    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X40Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.452 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.790    30.243    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X39Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.769 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.791    31.560    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X40Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.086 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.788    32.874    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X40Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.400 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.789    34.189    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X39Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.715 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.644    35.359    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X41Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.885 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.801    36.687    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X39Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.213 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.771    37.984    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X37Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.510 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.829    39.339    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X37Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.865 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.924    40.788    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X36Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.338 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.916    42.254    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X37Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.780 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.638    43.418    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X37Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.944 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.638    44.583    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X37Y80         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    45.048 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[1]
                         net (fo=1, routed)           0.000    45.048    design_1_i/top_0/inst/tdc1/delay_bufs[58]
    SLICE_X37Y80         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        1.468     2.647    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X37Y80         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[58]/G
                         clock pessimism              0.000     2.647    
                         clock uncertainty           -0.154     2.493    
                         time borrowed                5.057     7.550    
  -------------------------------------------------------------------
                         required time                          7.550    
                         arrival time                         -45.048    
  -------------------------------------------------------------------
                         slack                                -37.498    

Slack (VIOLATED) :        -37.412ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[57]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.962ns  (logic 15.680ns (34.874%)  route 29.282ns (65.126%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        2.136     3.430    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X52Y90         LUT1 (Prop_lut1_I0_O)        0.124     3.554 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     3.712    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X52Y90         LUT1 (Prop_lut1_I0_O)        0.124     3.836 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.161     3.998    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X52Y90         LUT1 (Prop_lut1_I0_O)        0.124     4.122 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291     4.413    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.124     4.537 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.151     4.688    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.124     4.812 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291     5.103    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X51Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.227 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.283     5.511    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X53Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.635 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     5.786    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X53Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.910 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.299     6.209    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X52Y88         LUT1 (Prop_lut1_I0_O)        0.124     6.333 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     6.495    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X52Y88         LUT1 (Prop_lut1_I0_O)        0.124     6.619 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.343     6.961    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X53Y88         LUT1 (Prop_lut1_I0_O)        0.124     7.085 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299     7.385    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X52Y89         LUT1 (Prop_lut1_I0_O)        0.124     7.509 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.159     7.667    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X52Y89         LUT1 (Prop_lut1_I0_O)        0.124     7.791 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293     8.084    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X53Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.208 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.363    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X53Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.487 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     8.786    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X52Y86         LUT1 (Prop_lut1_I0_O)        0.124     8.910 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.161     9.072    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X52Y86         LUT1 (Prop_lut1_I0_O)        0.124     9.196 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.280     9.475    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X52Y86         LUT1 (Prop_lut1_I0_O)        0.124     9.599 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.162     9.761    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X52Y86         LUT1 (Prop_lut1_I0_O)        0.124     9.885 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    10.176    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X53Y86         LUT1 (Prop_lut1_I0_O)        0.124    10.300 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.454    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X53Y86         LUT1 (Prop_lut1_I0_O)        0.124    10.578 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    10.841    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X53Y86         LUT1 (Prop_lut1_I0_O)        0.124    10.965 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.154    11.119    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X53Y86         LUT1 (Prop_lut1_I0_O)        0.124    11.243 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    11.526    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    11.650 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.308    11.958    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X52Y87         LUT1 (Prop_lut1_I0_O)        0.124    12.082 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    12.240    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X52Y87         LUT1 (Prop_lut1_I0_O)        0.124    12.364 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.161    12.526    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X52Y87         LUT1 (Prop_lut1_I0_O)        0.124    12.650 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    12.938    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    13.062 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.264    13.326    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    13.450 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    13.733    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X53Y87         LUT1 (Prop_lut1_I0_O)        0.124    13.857 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.291    14.148    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X53Y88         LUT1 (Prop_lut1_I0_O)        0.124    14.272 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    14.423    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X53Y88         LUT1 (Prop_lut1_I0_O)        0.124    14.547 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.296    14.843    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.124    14.967 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    15.255    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    15.379 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.264    15.644    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    15.768 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    15.917    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    16.041 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.292    16.333    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X51Y89         LUT1 (Prop_lut1_I0_O)        0.124    16.457 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    16.752    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.124    16.876 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.287    17.163    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X53Y88         LUT1 (Prop_lut1_I0_O)        0.124    17.287 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    17.569    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.124    17.693 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.151    17.845    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.124    17.969 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.290    18.259    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    18.383 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.293    18.675    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.799 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.953    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.077 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.284    19.361    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.485 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    19.634    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.758 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.282    20.040    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.164 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    20.319    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.443 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.309    20.751    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.875 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    21.138    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.262 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.151    21.414    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.538 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.420    21.957    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.081 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.158    22.239    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.363 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    22.525    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.649 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.294    22.943    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.067 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    23.367    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.491 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.154    23.646    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.770 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287    24.057    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X45Y86         LUT1 (Prop_lut1_I0_O)        0.124    24.181 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.284    24.465    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    24.589 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    24.743    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    24.867 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.285    25.152    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X45Y86         LUT1 (Prop_lut1_I0_O)        0.124    25.276 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    25.425    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X45Y86         LUT1 (Prop_lut1_I0_O)        0.124    25.549 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.293    25.841    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X45Y84         LUT1 (Prop_lut1_I0_O)        0.124    25.965 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.336    26.301    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X47Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.827 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.788    27.615    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X45Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.141 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.786    28.926    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X40Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.452 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.790    30.243    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X39Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.769 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.791    31.560    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X40Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.086 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.788    32.874    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X40Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.400 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.789    34.189    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X39Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.715 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.644    35.359    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X41Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.885 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.801    36.687    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X39Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.213 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.771    37.984    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X37Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.510 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.829    39.339    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X37Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.865 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.924    40.788    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X36Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.338 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.916    42.254    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X37Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.780 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.638    43.418    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X37Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.944 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.638    44.583    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X37Y80         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    44.962 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[0]
                         net (fo=1, routed)           0.000    44.962    design_1_i/top_0/inst/tdc1/delay_bufs[57]
    SLICE_X37Y80         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        1.468     2.647    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X37Y80         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/G
                         clock pessimism              0.000     2.647    
                         clock uncertainty           -0.154     2.493    
                         time borrowed                5.057     7.550    
  -------------------------------------------------------------------
                         required time                          7.550    
                         arrival time                         -44.962    
  -------------------------------------------------------------------
                         slack                                -37.412    

Slack (VIOLATED) :        -36.409ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[55]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        43.958ns  (logic 15.315ns (34.840%)  route 28.643ns (65.160%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        2.136     3.430    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X52Y90         LUT1 (Prop_lut1_I0_O)        0.124     3.554 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     3.712    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X52Y90         LUT1 (Prop_lut1_I0_O)        0.124     3.836 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.161     3.998    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X52Y90         LUT1 (Prop_lut1_I0_O)        0.124     4.122 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291     4.413    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.124     4.537 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.151     4.688    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.124     4.812 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291     5.103    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X51Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.227 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.283     5.511    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X53Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.635 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     5.786    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X53Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.910 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.299     6.209    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X52Y88         LUT1 (Prop_lut1_I0_O)        0.124     6.333 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     6.495    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X52Y88         LUT1 (Prop_lut1_I0_O)        0.124     6.619 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.343     6.961    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X53Y88         LUT1 (Prop_lut1_I0_O)        0.124     7.085 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299     7.385    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X52Y89         LUT1 (Prop_lut1_I0_O)        0.124     7.509 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.159     7.667    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X52Y89         LUT1 (Prop_lut1_I0_O)        0.124     7.791 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293     8.084    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X53Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.208 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.363    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X53Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.487 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     8.786    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X52Y86         LUT1 (Prop_lut1_I0_O)        0.124     8.910 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.161     9.072    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X52Y86         LUT1 (Prop_lut1_I0_O)        0.124     9.196 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.280     9.475    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X52Y86         LUT1 (Prop_lut1_I0_O)        0.124     9.599 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.162     9.761    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X52Y86         LUT1 (Prop_lut1_I0_O)        0.124     9.885 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    10.176    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X53Y86         LUT1 (Prop_lut1_I0_O)        0.124    10.300 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.454    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X53Y86         LUT1 (Prop_lut1_I0_O)        0.124    10.578 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    10.841    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X53Y86         LUT1 (Prop_lut1_I0_O)        0.124    10.965 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.154    11.119    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X53Y86         LUT1 (Prop_lut1_I0_O)        0.124    11.243 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    11.526    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    11.650 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.308    11.958    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X52Y87         LUT1 (Prop_lut1_I0_O)        0.124    12.082 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    12.240    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X52Y87         LUT1 (Prop_lut1_I0_O)        0.124    12.364 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.161    12.526    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X52Y87         LUT1 (Prop_lut1_I0_O)        0.124    12.650 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    12.938    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    13.062 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.264    13.326    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    13.450 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    13.733    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X53Y87         LUT1 (Prop_lut1_I0_O)        0.124    13.857 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.291    14.148    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X53Y88         LUT1 (Prop_lut1_I0_O)        0.124    14.272 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    14.423    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X53Y88         LUT1 (Prop_lut1_I0_O)        0.124    14.547 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.296    14.843    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.124    14.967 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    15.255    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    15.379 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.264    15.644    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    15.768 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    15.917    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    16.041 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.292    16.333    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X51Y89         LUT1 (Prop_lut1_I0_O)        0.124    16.457 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    16.752    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.124    16.876 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.287    17.163    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X53Y88         LUT1 (Prop_lut1_I0_O)        0.124    17.287 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    17.569    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.124    17.693 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.151    17.845    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.124    17.969 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.290    18.259    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    18.383 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.293    18.675    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.799 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.953    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.077 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.284    19.361    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.485 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    19.634    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.758 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.282    20.040    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.164 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    20.319    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.443 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.309    20.751    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.875 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    21.138    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.262 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.151    21.414    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.538 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.420    21.957    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.081 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.158    22.239    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.363 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    22.525    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.649 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.294    22.943    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.067 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    23.367    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.491 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.154    23.646    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.770 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287    24.057    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X45Y86         LUT1 (Prop_lut1_I0_O)        0.124    24.181 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.284    24.465    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    24.589 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    24.743    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    24.867 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.285    25.152    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X45Y86         LUT1 (Prop_lut1_I0_O)        0.124    25.276 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    25.425    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X45Y86         LUT1 (Prop_lut1_I0_O)        0.124    25.549 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.293    25.841    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X45Y84         LUT1 (Prop_lut1_I0_O)        0.124    25.965 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.336    26.301    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X47Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.827 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.788    27.615    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X45Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.141 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.786    28.926    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X40Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.452 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.790    30.243    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X39Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.769 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.791    31.560    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X40Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.086 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.788    32.874    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X40Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.400 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.789    34.189    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X39Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.715 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.644    35.359    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X41Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.885 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.801    36.687    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X39Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.213 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.771    37.984    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X37Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.510 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.829    39.339    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X37Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.865 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.924    40.788    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X36Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.338 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.916    42.254    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X37Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.780 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.638    43.418    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X37Y79         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    43.958 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[2]
                         net (fo=1, routed)           0.000    43.958    design_1_i/top_0/inst/tdc1/delay_bufs[55]
    SLICE_X37Y79         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        1.468     2.647    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X37Y79         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/G
                         clock pessimism              0.000     2.647    
                         clock uncertainty           -0.154     2.493    
                         time borrowed                5.057     7.550    
  -------------------------------------------------------------------
                         required time                          7.550    
                         arrival time                         -43.958    
  -------------------------------------------------------------------
                         slack                                -36.409    

Slack (VIOLATED) :        -36.334ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[54]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        43.883ns  (logic 15.240ns (34.728%)  route 28.643ns (65.272%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        2.136     3.430    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X52Y90         LUT1 (Prop_lut1_I0_O)        0.124     3.554 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     3.712    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X52Y90         LUT1 (Prop_lut1_I0_O)        0.124     3.836 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.161     3.998    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X52Y90         LUT1 (Prop_lut1_I0_O)        0.124     4.122 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291     4.413    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.124     4.537 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.151     4.688    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.124     4.812 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291     5.103    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X51Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.227 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.283     5.511    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X53Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.635 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     5.786    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X53Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.910 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.299     6.209    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X52Y88         LUT1 (Prop_lut1_I0_O)        0.124     6.333 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     6.495    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X52Y88         LUT1 (Prop_lut1_I0_O)        0.124     6.619 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.343     6.961    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X53Y88         LUT1 (Prop_lut1_I0_O)        0.124     7.085 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299     7.385    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X52Y89         LUT1 (Prop_lut1_I0_O)        0.124     7.509 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.159     7.667    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X52Y89         LUT1 (Prop_lut1_I0_O)        0.124     7.791 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293     8.084    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X53Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.208 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.363    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X53Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.487 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     8.786    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X52Y86         LUT1 (Prop_lut1_I0_O)        0.124     8.910 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.161     9.072    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X52Y86         LUT1 (Prop_lut1_I0_O)        0.124     9.196 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.280     9.475    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X52Y86         LUT1 (Prop_lut1_I0_O)        0.124     9.599 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.162     9.761    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X52Y86         LUT1 (Prop_lut1_I0_O)        0.124     9.885 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    10.176    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X53Y86         LUT1 (Prop_lut1_I0_O)        0.124    10.300 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.454    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X53Y86         LUT1 (Prop_lut1_I0_O)        0.124    10.578 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    10.841    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X53Y86         LUT1 (Prop_lut1_I0_O)        0.124    10.965 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.154    11.119    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X53Y86         LUT1 (Prop_lut1_I0_O)        0.124    11.243 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    11.526    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    11.650 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.308    11.958    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X52Y87         LUT1 (Prop_lut1_I0_O)        0.124    12.082 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    12.240    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X52Y87         LUT1 (Prop_lut1_I0_O)        0.124    12.364 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.161    12.526    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X52Y87         LUT1 (Prop_lut1_I0_O)        0.124    12.650 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    12.938    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    13.062 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.264    13.326    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    13.450 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    13.733    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X53Y87         LUT1 (Prop_lut1_I0_O)        0.124    13.857 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.291    14.148    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X53Y88         LUT1 (Prop_lut1_I0_O)        0.124    14.272 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    14.423    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X53Y88         LUT1 (Prop_lut1_I0_O)        0.124    14.547 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.296    14.843    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.124    14.967 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    15.255    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    15.379 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.264    15.644    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    15.768 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    15.917    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    16.041 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.292    16.333    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X51Y89         LUT1 (Prop_lut1_I0_O)        0.124    16.457 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    16.752    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.124    16.876 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.287    17.163    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X53Y88         LUT1 (Prop_lut1_I0_O)        0.124    17.287 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    17.569    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.124    17.693 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.151    17.845    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.124    17.969 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.290    18.259    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    18.383 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.293    18.675    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.799 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.953    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.077 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.284    19.361    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.485 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    19.634    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.758 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.282    20.040    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.164 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    20.319    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.443 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.309    20.751    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.875 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    21.138    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.262 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.151    21.414    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.538 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.420    21.957    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.081 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.158    22.239    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.363 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    22.525    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.649 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.294    22.943    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.067 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    23.367    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.491 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.154    23.646    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.770 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287    24.057    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X45Y86         LUT1 (Prop_lut1_I0_O)        0.124    24.181 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.284    24.465    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    24.589 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    24.743    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    24.867 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.285    25.152    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X45Y86         LUT1 (Prop_lut1_I0_O)        0.124    25.276 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    25.425    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X45Y86         LUT1 (Prop_lut1_I0_O)        0.124    25.549 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.293    25.841    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X45Y84         LUT1 (Prop_lut1_I0_O)        0.124    25.965 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.336    26.301    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X47Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.827 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.788    27.615    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X45Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.141 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.786    28.926    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X40Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.452 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.790    30.243    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X39Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.769 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.791    31.560    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X40Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.086 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.788    32.874    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X40Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.400 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.789    34.189    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X39Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.715 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.644    35.359    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X41Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.885 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.801    36.687    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X39Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.213 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.771    37.984    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X37Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.510 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.829    39.339    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X37Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.865 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.924    40.788    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X36Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.338 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.916    42.254    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X37Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.780 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.638    43.418    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X37Y79         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    43.883 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[1]
                         net (fo=1, routed)           0.000    43.883    design_1_i/top_0/inst/tdc1/delay_bufs[54]
    SLICE_X37Y79         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        1.468     2.647    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X37Y79         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[54]/G
                         clock pessimism              0.000     2.647    
                         clock uncertainty           -0.154     2.493    
                         time borrowed                5.057     7.550    
  -------------------------------------------------------------------
                         required time                          7.550    
                         arrival time                         -43.883    
  -------------------------------------------------------------------
                         slack                                -36.334    

Slack (VIOLATED) :        -36.303ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[56]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        43.944ns  (logic 15.301ns (34.819%)  route 28.643ns (65.181%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.149ns
    Computed max time borrow:         5.149ns
    Time borrowed from endpoint:      5.149ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.995ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        2.136     3.430    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X52Y90         LUT1 (Prop_lut1_I0_O)        0.124     3.554 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     3.712    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X52Y90         LUT1 (Prop_lut1_I0_O)        0.124     3.836 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.161     3.998    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X52Y90         LUT1 (Prop_lut1_I0_O)        0.124     4.122 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291     4.413    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.124     4.537 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.151     4.688    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.124     4.812 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291     5.103    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X51Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.227 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.283     5.511    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X53Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.635 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     5.786    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X53Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.910 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.299     6.209    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X52Y88         LUT1 (Prop_lut1_I0_O)        0.124     6.333 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     6.495    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X52Y88         LUT1 (Prop_lut1_I0_O)        0.124     6.619 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.343     6.961    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X53Y88         LUT1 (Prop_lut1_I0_O)        0.124     7.085 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299     7.385    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X52Y89         LUT1 (Prop_lut1_I0_O)        0.124     7.509 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.159     7.667    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X52Y89         LUT1 (Prop_lut1_I0_O)        0.124     7.791 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293     8.084    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X53Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.208 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.363    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X53Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.487 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     8.786    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X52Y86         LUT1 (Prop_lut1_I0_O)        0.124     8.910 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.161     9.072    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X52Y86         LUT1 (Prop_lut1_I0_O)        0.124     9.196 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.280     9.475    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X52Y86         LUT1 (Prop_lut1_I0_O)        0.124     9.599 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.162     9.761    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X52Y86         LUT1 (Prop_lut1_I0_O)        0.124     9.885 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    10.176    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X53Y86         LUT1 (Prop_lut1_I0_O)        0.124    10.300 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.454    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X53Y86         LUT1 (Prop_lut1_I0_O)        0.124    10.578 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    10.841    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X53Y86         LUT1 (Prop_lut1_I0_O)        0.124    10.965 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.154    11.119    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X53Y86         LUT1 (Prop_lut1_I0_O)        0.124    11.243 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    11.526    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    11.650 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.308    11.958    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X52Y87         LUT1 (Prop_lut1_I0_O)        0.124    12.082 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    12.240    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X52Y87         LUT1 (Prop_lut1_I0_O)        0.124    12.364 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.161    12.526    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X52Y87         LUT1 (Prop_lut1_I0_O)        0.124    12.650 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    12.938    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    13.062 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.264    13.326    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    13.450 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    13.733    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X53Y87         LUT1 (Prop_lut1_I0_O)        0.124    13.857 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.291    14.148    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X53Y88         LUT1 (Prop_lut1_I0_O)        0.124    14.272 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    14.423    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X53Y88         LUT1 (Prop_lut1_I0_O)        0.124    14.547 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.296    14.843    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.124    14.967 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    15.255    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    15.379 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.264    15.644    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    15.768 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    15.917    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    16.041 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.292    16.333    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X51Y89         LUT1 (Prop_lut1_I0_O)        0.124    16.457 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    16.752    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.124    16.876 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.287    17.163    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X53Y88         LUT1 (Prop_lut1_I0_O)        0.124    17.287 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    17.569    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.124    17.693 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.151    17.845    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.124    17.969 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.290    18.259    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    18.383 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.293    18.675    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.799 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.953    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.077 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.284    19.361    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.485 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    19.634    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.758 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.282    20.040    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.164 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    20.319    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.443 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.309    20.751    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.875 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    21.138    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.262 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.151    21.414    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.538 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.420    21.957    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.081 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.158    22.239    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.363 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    22.525    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.649 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.294    22.943    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.067 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    23.367    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.491 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.154    23.646    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.770 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287    24.057    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X45Y86         LUT1 (Prop_lut1_I0_O)        0.124    24.181 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.284    24.465    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    24.589 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    24.743    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    24.867 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.285    25.152    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X45Y86         LUT1 (Prop_lut1_I0_O)        0.124    25.276 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    25.425    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X45Y86         LUT1 (Prop_lut1_I0_O)        0.124    25.549 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.293    25.841    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X45Y84         LUT1 (Prop_lut1_I0_O)        0.124    25.965 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.336    26.301    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X47Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.827 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.788    27.615    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X45Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.141 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.786    28.926    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X40Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.452 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.790    30.243    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X39Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.769 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.791    31.560    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X40Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.086 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.788    32.874    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X40Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.400 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.789    34.189    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X39Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.715 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.644    35.359    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X41Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.885 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.801    36.687    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X39Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.213 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.771    37.984    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X37Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.510 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.829    39.339    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X37Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.865 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.924    40.788    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X36Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.338 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.916    42.254    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X37Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.780 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.638    43.418    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X37Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.944 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.000    43.944    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X37Y79         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        1.468     2.647    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X37Y79         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[56]/G
                         clock pessimism              0.000     2.647    
                         clock uncertainty           -0.154     2.493    
                         time borrowed                5.149     7.642    
  -------------------------------------------------------------------
                         required time                          7.642    
                         arrival time                         -43.944    
  -------------------------------------------------------------------
                         slack                                -36.303    

Slack (VIOLATED) :        -36.248ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[53]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        43.797ns  (logic 15.154ns (34.600%)  route 28.643ns (65.400%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        2.136     3.430    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X52Y90         LUT1 (Prop_lut1_I0_O)        0.124     3.554 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     3.712    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X52Y90         LUT1 (Prop_lut1_I0_O)        0.124     3.836 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.161     3.998    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X52Y90         LUT1 (Prop_lut1_I0_O)        0.124     4.122 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291     4.413    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.124     4.537 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.151     4.688    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.124     4.812 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291     5.103    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X51Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.227 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.283     5.511    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X53Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.635 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     5.786    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X53Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.910 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.299     6.209    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X52Y88         LUT1 (Prop_lut1_I0_O)        0.124     6.333 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     6.495    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X52Y88         LUT1 (Prop_lut1_I0_O)        0.124     6.619 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.343     6.961    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X53Y88         LUT1 (Prop_lut1_I0_O)        0.124     7.085 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299     7.385    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X52Y89         LUT1 (Prop_lut1_I0_O)        0.124     7.509 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.159     7.667    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X52Y89         LUT1 (Prop_lut1_I0_O)        0.124     7.791 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293     8.084    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X53Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.208 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.363    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X53Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.487 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     8.786    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X52Y86         LUT1 (Prop_lut1_I0_O)        0.124     8.910 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.161     9.072    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X52Y86         LUT1 (Prop_lut1_I0_O)        0.124     9.196 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.280     9.475    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X52Y86         LUT1 (Prop_lut1_I0_O)        0.124     9.599 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.162     9.761    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X52Y86         LUT1 (Prop_lut1_I0_O)        0.124     9.885 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    10.176    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X53Y86         LUT1 (Prop_lut1_I0_O)        0.124    10.300 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.454    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X53Y86         LUT1 (Prop_lut1_I0_O)        0.124    10.578 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    10.841    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X53Y86         LUT1 (Prop_lut1_I0_O)        0.124    10.965 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.154    11.119    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X53Y86         LUT1 (Prop_lut1_I0_O)        0.124    11.243 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    11.526    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    11.650 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.308    11.958    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X52Y87         LUT1 (Prop_lut1_I0_O)        0.124    12.082 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    12.240    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X52Y87         LUT1 (Prop_lut1_I0_O)        0.124    12.364 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.161    12.526    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X52Y87         LUT1 (Prop_lut1_I0_O)        0.124    12.650 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    12.938    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    13.062 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.264    13.326    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    13.450 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    13.733    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X53Y87         LUT1 (Prop_lut1_I0_O)        0.124    13.857 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.291    14.148    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X53Y88         LUT1 (Prop_lut1_I0_O)        0.124    14.272 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    14.423    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X53Y88         LUT1 (Prop_lut1_I0_O)        0.124    14.547 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.296    14.843    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.124    14.967 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    15.255    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    15.379 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.264    15.644    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    15.768 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    15.917    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    16.041 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.292    16.333    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X51Y89         LUT1 (Prop_lut1_I0_O)        0.124    16.457 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    16.752    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.124    16.876 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.287    17.163    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X53Y88         LUT1 (Prop_lut1_I0_O)        0.124    17.287 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    17.569    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.124    17.693 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.151    17.845    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.124    17.969 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.290    18.259    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    18.383 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.293    18.675    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.799 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.953    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.077 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.284    19.361    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.485 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    19.634    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.758 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.282    20.040    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.164 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    20.319    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.443 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.309    20.751    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.875 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    21.138    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.262 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.151    21.414    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.538 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.420    21.957    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.081 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.158    22.239    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.363 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    22.525    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.649 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.294    22.943    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.067 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    23.367    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.491 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.154    23.646    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.770 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287    24.057    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X45Y86         LUT1 (Prop_lut1_I0_O)        0.124    24.181 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.284    24.465    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    24.589 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    24.743    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    24.867 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.285    25.152    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X45Y86         LUT1 (Prop_lut1_I0_O)        0.124    25.276 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    25.425    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X45Y86         LUT1 (Prop_lut1_I0_O)        0.124    25.549 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.293    25.841    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X45Y84         LUT1 (Prop_lut1_I0_O)        0.124    25.965 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.336    26.301    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X47Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.827 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.788    27.615    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X45Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.141 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.786    28.926    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X40Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.452 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.790    30.243    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X39Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.769 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.791    31.560    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X40Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.086 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.788    32.874    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X40Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.400 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.789    34.189    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X39Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.715 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.644    35.359    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X41Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.885 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.801    36.687    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X39Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.213 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.771    37.984    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X37Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.510 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.829    39.339    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X37Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.865 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.924    40.788    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X36Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.338 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.916    42.254    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X37Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.780 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.638    43.418    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X37Y79         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    43.797 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[0]
                         net (fo=1, routed)           0.000    43.797    design_1_i/top_0/inst/tdc1/delay_bufs[53]
    SLICE_X37Y79         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        1.468     2.647    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X37Y79         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[53]/G
                         clock pessimism              0.000     2.647    
                         clock uncertainty           -0.154     2.493    
                         time borrowed                5.057     7.550    
  -------------------------------------------------------------------
                         required time                          7.550    
                         arrival time                         -43.797    
  -------------------------------------------------------------------
                         slack                                -36.248    

Slack (VIOLATED) :        -35.245ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[51]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        42.794ns  (logic 14.789ns (34.559%)  route 28.005ns (65.441%))
  Logic Levels:           77  (BUFG=1 CARRY4=13 LUT1=63)
  Clock Path Skew:        2.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        2.136     3.430    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X52Y90         LUT1 (Prop_lut1_I0_O)        0.124     3.554 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     3.712    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X52Y90         LUT1 (Prop_lut1_I0_O)        0.124     3.836 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.161     3.998    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X52Y90         LUT1 (Prop_lut1_I0_O)        0.124     4.122 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291     4.413    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.124     4.537 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.151     4.688    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.124     4.812 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291     5.103    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X51Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.227 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.283     5.511    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X53Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.635 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     5.786    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X53Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.910 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.299     6.209    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X52Y88         LUT1 (Prop_lut1_I0_O)        0.124     6.333 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     6.495    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X52Y88         LUT1 (Prop_lut1_I0_O)        0.124     6.619 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.343     6.961    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X53Y88         LUT1 (Prop_lut1_I0_O)        0.124     7.085 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299     7.385    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X52Y89         LUT1 (Prop_lut1_I0_O)        0.124     7.509 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.159     7.667    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X52Y89         LUT1 (Prop_lut1_I0_O)        0.124     7.791 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293     8.084    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X53Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.208 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.363    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X53Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.487 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     8.786    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X52Y86         LUT1 (Prop_lut1_I0_O)        0.124     8.910 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.161     9.072    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X52Y86         LUT1 (Prop_lut1_I0_O)        0.124     9.196 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.280     9.475    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X52Y86         LUT1 (Prop_lut1_I0_O)        0.124     9.599 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.162     9.761    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X52Y86         LUT1 (Prop_lut1_I0_O)        0.124     9.885 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    10.176    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X53Y86         LUT1 (Prop_lut1_I0_O)        0.124    10.300 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.454    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X53Y86         LUT1 (Prop_lut1_I0_O)        0.124    10.578 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    10.841    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X53Y86         LUT1 (Prop_lut1_I0_O)        0.124    10.965 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.154    11.119    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X53Y86         LUT1 (Prop_lut1_I0_O)        0.124    11.243 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    11.526    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    11.650 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.308    11.958    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X52Y87         LUT1 (Prop_lut1_I0_O)        0.124    12.082 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    12.240    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X52Y87         LUT1 (Prop_lut1_I0_O)        0.124    12.364 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.161    12.526    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X52Y87         LUT1 (Prop_lut1_I0_O)        0.124    12.650 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    12.938    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    13.062 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.264    13.326    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    13.450 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    13.733    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X53Y87         LUT1 (Prop_lut1_I0_O)        0.124    13.857 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.291    14.148    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X53Y88         LUT1 (Prop_lut1_I0_O)        0.124    14.272 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    14.423    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X53Y88         LUT1 (Prop_lut1_I0_O)        0.124    14.547 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.296    14.843    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.124    14.967 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    15.255    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    15.379 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.264    15.644    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    15.768 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    15.917    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    16.041 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.292    16.333    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X51Y89         LUT1 (Prop_lut1_I0_O)        0.124    16.457 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    16.752    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.124    16.876 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.287    17.163    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X53Y88         LUT1 (Prop_lut1_I0_O)        0.124    17.287 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    17.569    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.124    17.693 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.151    17.845    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.124    17.969 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.290    18.259    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    18.383 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.293    18.675    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.799 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.953    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.077 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.284    19.361    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.485 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    19.634    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.758 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.282    20.040    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.164 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    20.319    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.443 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.309    20.751    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.875 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    21.138    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.262 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.151    21.414    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.538 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.420    21.957    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.081 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.158    22.239    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.363 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    22.525    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.649 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.294    22.943    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.067 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    23.367    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.491 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.154    23.646    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.770 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287    24.057    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X45Y86         LUT1 (Prop_lut1_I0_O)        0.124    24.181 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.284    24.465    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    24.589 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    24.743    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    24.867 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.285    25.152    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X45Y86         LUT1 (Prop_lut1_I0_O)        0.124    25.276 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    25.425    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X45Y86         LUT1 (Prop_lut1_I0_O)        0.124    25.549 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.293    25.841    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X45Y84         LUT1 (Prop_lut1_I0_O)        0.124    25.965 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.336    26.301    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X47Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.827 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.788    27.615    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X45Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.141 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.786    28.926    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X40Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.452 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.790    30.243    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X39Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.769 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.791    31.560    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X40Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.086 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.788    32.874    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X40Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.400 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.789    34.189    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X39Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.715 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.644    35.359    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X41Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.885 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.801    36.687    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X39Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.213 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.771    37.984    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X37Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.510 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.829    39.339    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X37Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.865 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.924    40.788    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X36Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.338 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.916    42.254    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X37Y78         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    42.794 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[2]
                         net (fo=1, routed)           0.000    42.794    design_1_i/top_0/inst/tdc1/delay_bufs[51]
    SLICE_X37Y78         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        1.467     2.646    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X37Y78         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[51]/G
                         clock pessimism              0.000     2.646    
                         clock uncertainty           -0.154     2.492    
                         time borrowed                5.057     7.549    
  -------------------------------------------------------------------
                         required time                          7.549    
                         arrival time                         -42.794    
  -------------------------------------------------------------------
                         slack                                -35.245    

Slack (VIOLATED) :        -35.170ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[50]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        42.719ns  (logic 14.714ns (34.444%)  route 28.005ns (65.556%))
  Logic Levels:           77  (BUFG=1 CARRY4=13 LUT1=63)
  Clock Path Skew:        2.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        2.136     3.430    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X52Y90         LUT1 (Prop_lut1_I0_O)        0.124     3.554 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     3.712    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X52Y90         LUT1 (Prop_lut1_I0_O)        0.124     3.836 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.161     3.998    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X52Y90         LUT1 (Prop_lut1_I0_O)        0.124     4.122 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291     4.413    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.124     4.537 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.151     4.688    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.124     4.812 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291     5.103    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X51Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.227 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.283     5.511    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X53Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.635 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     5.786    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X53Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.910 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.299     6.209    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X52Y88         LUT1 (Prop_lut1_I0_O)        0.124     6.333 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     6.495    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X52Y88         LUT1 (Prop_lut1_I0_O)        0.124     6.619 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.343     6.961    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X53Y88         LUT1 (Prop_lut1_I0_O)        0.124     7.085 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299     7.385    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X52Y89         LUT1 (Prop_lut1_I0_O)        0.124     7.509 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.159     7.667    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X52Y89         LUT1 (Prop_lut1_I0_O)        0.124     7.791 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293     8.084    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X53Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.208 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.363    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X53Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.487 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     8.786    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X52Y86         LUT1 (Prop_lut1_I0_O)        0.124     8.910 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.161     9.072    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X52Y86         LUT1 (Prop_lut1_I0_O)        0.124     9.196 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.280     9.475    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X52Y86         LUT1 (Prop_lut1_I0_O)        0.124     9.599 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.162     9.761    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X52Y86         LUT1 (Prop_lut1_I0_O)        0.124     9.885 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    10.176    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X53Y86         LUT1 (Prop_lut1_I0_O)        0.124    10.300 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.454    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X53Y86         LUT1 (Prop_lut1_I0_O)        0.124    10.578 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    10.841    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X53Y86         LUT1 (Prop_lut1_I0_O)        0.124    10.965 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.154    11.119    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X53Y86         LUT1 (Prop_lut1_I0_O)        0.124    11.243 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    11.526    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    11.650 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.308    11.958    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X52Y87         LUT1 (Prop_lut1_I0_O)        0.124    12.082 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    12.240    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X52Y87         LUT1 (Prop_lut1_I0_O)        0.124    12.364 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.161    12.526    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X52Y87         LUT1 (Prop_lut1_I0_O)        0.124    12.650 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    12.938    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    13.062 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.264    13.326    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    13.450 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    13.733    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X53Y87         LUT1 (Prop_lut1_I0_O)        0.124    13.857 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.291    14.148    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X53Y88         LUT1 (Prop_lut1_I0_O)        0.124    14.272 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    14.423    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X53Y88         LUT1 (Prop_lut1_I0_O)        0.124    14.547 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.296    14.843    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.124    14.967 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    15.255    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    15.379 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.264    15.644    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    15.768 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    15.917    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    16.041 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.292    16.333    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X51Y89         LUT1 (Prop_lut1_I0_O)        0.124    16.457 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    16.752    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.124    16.876 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.287    17.163    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X53Y88         LUT1 (Prop_lut1_I0_O)        0.124    17.287 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    17.569    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.124    17.693 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.151    17.845    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.124    17.969 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.290    18.259    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    18.383 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.293    18.675    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.799 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.953    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.077 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.284    19.361    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.485 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    19.634    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.758 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.282    20.040    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.164 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    20.319    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.443 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.309    20.751    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.875 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    21.138    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.262 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.151    21.414    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.538 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.420    21.957    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.081 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.158    22.239    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.363 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    22.525    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.649 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.294    22.943    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.067 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    23.367    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.491 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.154    23.646    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.770 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287    24.057    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X45Y86         LUT1 (Prop_lut1_I0_O)        0.124    24.181 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.284    24.465    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    24.589 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    24.743    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X47Y86         LUT1 (Prop_lut1_I0_O)        0.124    24.867 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.285    25.152    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X45Y86         LUT1 (Prop_lut1_I0_O)        0.124    25.276 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    25.425    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X45Y86         LUT1 (Prop_lut1_I0_O)        0.124    25.549 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.293    25.841    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X45Y84         LUT1 (Prop_lut1_I0_O)        0.124    25.965 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.336    26.301    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X47Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.827 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.788    27.615    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X45Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.141 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.786    28.926    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X40Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.452 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.790    30.243    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X39Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.769 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.791    31.560    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X40Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.086 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.788    32.874    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X40Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.400 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.789    34.189    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X39Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.715 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.644    35.359    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X41Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.885 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.801    36.687    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X39Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.213 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.771    37.984    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X37Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.510 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.829    39.339    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X37Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.865 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.924    40.788    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X36Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.338 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.916    42.254    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X37Y78         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    42.719 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[1]
                         net (fo=1, routed)           0.000    42.719    design_1_i/top_0/inst/tdc1/delay_bufs[50]
    SLICE_X37Y78         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        1.467     2.646    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X37Y78         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[50]/G
                         clock pessimism              0.000     2.646    
                         clock uncertainty           -0.154     2.492    
                         time borrowed                5.057     7.549    
  -------------------------------------------------------------------
                         required time                          7.549    
                         arrival time                         -42.719    
  -------------------------------------------------------------------
                         slack                                -35.170    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        0.564     0.900    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y79         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y79         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.115     1.156    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X26Y77         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        0.830     1.196    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y77         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.284     0.912    
    SLICE_X26Y77         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.095    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.253%)  route 0.193ns (57.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.193     1.329    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        0.658     0.994    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y103        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/Q
                         net (fo=1, routed)           0.099     1.234    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[5]
    SLICE_X30Y102        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y102        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
                         clock pessimism             -0.286     1.011    
    SLICE_X30Y102        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.120    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.364%)  route 0.170ns (54.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        0.560     0.896    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y75         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y75         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.170     1.206    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X26Y75         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        0.827     1.193    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y75         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.284     0.909    
    SLICE_X26Y75         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.092    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.681%)  route 0.117ns (45.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        0.658     0.994    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y104        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/Q
                         net (fo=1, routed)           0.117     1.252    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[13]
    SLICE_X26Y105        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        0.929     1.295    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y105        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
                         clock pessimism             -0.268     1.027    
    SLICE_X26Y105        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.136    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        0.658     0.994    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y103        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/Q
                         net (fo=1, routed)           0.099     1.234    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[4]
    SLICE_X30Y102        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y102        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
                         clock pessimism             -0.286     1.011    
    SLICE_X30Y102        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.113    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4
  -------------------------------------------------------------------
                         required time                         -1.113    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        0.552     0.888    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X47Y86         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/Q
                         net (fo=1, routed)           0.112     1.141    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[1]
    SLICE_X46Y87         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        0.820     1.186    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X46Y87         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
                         clock pessimism             -0.282     0.904    
    SLICE_X46Y87         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.013    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                         -1.013    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        0.656     0.992    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X28Y110        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y110        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065     1.198    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X28Y110        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        0.928     1.294    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X28Y110        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.302     0.992    
    SLICE_X28Y110        FDRE (Hold_fdre_C_D)         0.075     1.067    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        0.657     0.993    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X28Y109        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y109        FDRE (Prop_fdre_C_Q)         0.141     1.134 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065     1.199    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X28Y109        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        0.929     1.295    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X28Y109        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.302     0.993    
    SLICE_X28Y109        FDRE (Hold_fdre_C_D)         0.075     1.068    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.415%)  route 0.105ns (42.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        0.658     0.994    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/Q
                         net (fo=1, routed)           0.105     1.240    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[6]
    SLICE_X30Y102        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y102        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
                         clock pessimism             -0.286     1.011    
    SLICE_X30Y102        SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.105    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.135    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y105   design_1_i/top_0/inst/rmsAccQ_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y108   design_1_i/top_0/inst/rmsAccQ_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y109   design_1_i/top_0/inst/rmsAccQ_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y109   design_1_i/top_0/inst/rmsAccQ_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y109   design_1_i/top_0/inst/rmsAccQ_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y109   design_1_i/top_0/inst/rmsAccQ_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y110   design_1_i/top_0/inst/rmsAccQ_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y110   design_1_i/top_0/inst/rmsAccQ_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y110   design_1_i/top_0/inst/rmsAccQ_reg[17]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y104   design_1_i/top_0/inst/ram1/ram_reg_1024_1279_4_4/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y104   design_1_i/top_0/inst/ram1/ram_reg_1024_1279_4_4/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y104   design_1_i/top_0/inst/ram1/ram_reg_1024_1279_4_4/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y104   design_1_i/top_0/inst/ram1/ram_reg_1024_1279_4_4/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y105   design_1_i/top_0/inst/ram1/ram_reg_1280_1535_15_15/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y105   design_1_i/top_0/inst/ram1/ram_reg_1280_1535_15_15/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y105   design_1_i/top_0/inst/ram1/ram_reg_1280_1535_15_15/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y105   design_1_i/top_0/inst/ram1/ram_reg_1280_1535_15_15/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y78    design_1_i/top_0/inst/ram1/ram_reg_1280_1535_2_2/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y78    design_1_i/top_0/inst/ram1/ram_reg_1280_1535_2_2/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y82    design_1_i/top_0/inst/ram1/ram_reg_0_255_2_2/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y82    design_1_i/top_0/inst/ram1/ram_reg_0_255_2_2/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y82    design_1_i/top_0/inst/ram1/ram_reg_0_255_2_2/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y82    design_1_i/top_0/inst/ram1/ram_reg_0_255_2_2/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y90    design_1_i/top_0/inst/ram1/ram_reg_0_255_3_3/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y90    design_1_i/top_0/inst/ram1/ram_reg_0_255_3_3/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y90    design_1_i/top_0/inst/ram1/ram_reg_0_255_3_3/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y90    design_1_i/top_0/inst/ram1/ram_reg_0_255_3_3/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y95    design_1_i/top_0/inst/ram1/ram_reg_0_255_4_4/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y95    design_1_i/top_0/inst/ram1/ram_reg_0_255_4_4/RAMS64E_B/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :           21  Failing Endpoints,  Worst Slack       -1.374ns,  Total Violation       -7.886ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.374ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.791ns  (logic 2.479ns (22.973%)  route 8.312ns (77.027%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 11.472 - 10.000 ) 
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.910     1.913    design_1_i/top_0/inst/clk2
    SLICE_X65Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y105        FDRE (Prop_fdre_C_Q)         0.456     2.369 f  design_1_i/top_0/inst/virusEnQ_reg[39]/Q
                         net (fo=4, routed)           1.308     3.677    design_1_i/top_0/inst/virusEnQ[39]
    SLICE_X61Y105        LUT3 (Prop_lut3_I1_O)        0.124     3.801 r  design_1_i/top_0/inst/virusEnQ[127]_i_117/O
                         net (fo=1, routed)           0.000     3.801    design_1_i/top_0/inst/virusEnQ[127]_i_117_n_0
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.351 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_100/CO[3]
                         net (fo=1, routed)           0.000     4.351    design_1_i/top_0/inst/virusEnQ_reg[127]_i_100_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.465 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_86/CO[3]
                         net (fo=1, routed)           0.000     4.465    design_1_i/top_0/inst/virusEnQ_reg[127]_i_86_n_0
    SLICE_X61Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.579 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.579    design_1_i/top_0/inst/virusEnQ_reg[127]_i_72_n_0
    SLICE_X61Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.693 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_58/CO[3]
                         net (fo=1, routed)           0.000     4.693    design_1_i/top_0/inst/virusEnQ_reg[127]_i_58_n_0
    SLICE_X61Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.807 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_44/CO[3]
                         net (fo=1, routed)           0.000     4.807    design_1_i/top_0/inst/virusEnQ_reg[127]_i_44_n_0
    SLICE_X61Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.921 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.921    design_1_i/top_0/inst/virusEnQ_reg[127]_i_30_n_0
    SLICE_X61Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.035 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.035    design_1_i/top_0/inst/virusEnQ_reg[127]_i_17_n_0
    SLICE_X61Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.263 f  design_1_i/top_0/inst/virusEnQ_reg[127]_i_7/CO[2]
                         net (fo=1, routed)           0.894     6.157    design_1_i/top_0/inst/virusEnD1
    SLICE_X51Y110        LUT4 (Prop_lut4_I0_O)        0.313     6.470 f  design_1_i/top_0/inst/virusEnQ[127]_i_5/O
                         net (fo=253, routed)         5.492    11.961    design_1_i/top_0/inst/virusEnQ[127]_i_5_n_0
    SLICE_X51Y96         LUT4 (Prop_lut4_I2_O)        0.124    12.085 r  design_1_i/top_0/inst/virusEnQ[1]_rep_i_1/O
                         net (fo=1, routed)           0.619    12.704    design_1_i/top_0/inst/virusEnQ[1]_rep_i_1_n_0
    SLICE_X51Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.469    11.472    design_1_i/top_0/inst/clk2
    SLICE_X51Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[1]_rep/C
                         clock pessimism              0.014    11.486    
                         clock uncertainty           -0.074    11.411    
    SLICE_X51Y96         FDRE (Setup_fdre_C_D)       -0.081    11.330    design_1_i/top_0/inst/virusEnQ_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         11.330    
                         arrival time                         -12.704    
  -------------------------------------------------------------------
                         slack                                 -1.374    

Slack (VIOLATED) :        -0.989ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[23]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.503ns  (logic 2.479ns (23.603%)  route 8.024ns (76.397%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 11.546 - 10.000 ) 
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.910     1.913    design_1_i/top_0/inst/clk2
    SLICE_X65Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y105        FDRE (Prop_fdre_C_Q)         0.456     2.369 f  design_1_i/top_0/inst/virusEnQ_reg[39]/Q
                         net (fo=4, routed)           1.308     3.677    design_1_i/top_0/inst/virusEnQ[39]
    SLICE_X61Y105        LUT3 (Prop_lut3_I1_O)        0.124     3.801 r  design_1_i/top_0/inst/virusEnQ[127]_i_117/O
                         net (fo=1, routed)           0.000     3.801    design_1_i/top_0/inst/virusEnQ[127]_i_117_n_0
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.351 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_100/CO[3]
                         net (fo=1, routed)           0.000     4.351    design_1_i/top_0/inst/virusEnQ_reg[127]_i_100_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.465 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_86/CO[3]
                         net (fo=1, routed)           0.000     4.465    design_1_i/top_0/inst/virusEnQ_reg[127]_i_86_n_0
    SLICE_X61Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.579 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.579    design_1_i/top_0/inst/virusEnQ_reg[127]_i_72_n_0
    SLICE_X61Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.693 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_58/CO[3]
                         net (fo=1, routed)           0.000     4.693    design_1_i/top_0/inst/virusEnQ_reg[127]_i_58_n_0
    SLICE_X61Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.807 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_44/CO[3]
                         net (fo=1, routed)           0.000     4.807    design_1_i/top_0/inst/virusEnQ_reg[127]_i_44_n_0
    SLICE_X61Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.921 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.921    design_1_i/top_0/inst/virusEnQ_reg[127]_i_30_n_0
    SLICE_X61Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.035 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.035    design_1_i/top_0/inst/virusEnQ_reg[127]_i_17_n_0
    SLICE_X61Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.263 f  design_1_i/top_0/inst/virusEnQ_reg[127]_i_7/CO[2]
                         net (fo=1, routed)           0.894     6.157    design_1_i/top_0/inst/virusEnD1
    SLICE_X51Y110        LUT4 (Prop_lut4_I0_O)        0.313     6.470 f  design_1_i/top_0/inst/virusEnQ[127]_i_5/O
                         net (fo=253, routed)         5.300    11.770    design_1_i/top_0/inst/virusEnQ[127]_i_5_n_0
    SLICE_X60Y95         LUT4 (Prop_lut4_I2_O)        0.124    11.894 r  design_1_i/top_0/inst/virusEnQ[23]_rep_i_1/O
                         net (fo=1, routed)           0.522    12.416    design_1_i/top_0/inst/virusEnQ[23]_rep_i_1_n_0
    SLICE_X60Y95         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[23]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.543    11.546    design_1_i/top_0/inst/clk2
    SLICE_X60Y95         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[23]_rep/C
                         clock pessimism              0.014    11.560    
                         clock uncertainty           -0.074    11.485    
    SLICE_X60Y95         FDRE (Setup_fdre_C_D)       -0.058    11.427    design_1_i/top_0/inst/virusEnQ_reg[23]_rep
  -------------------------------------------------------------------
                         required time                         11.427    
                         arrival time                         -12.416    
  -------------------------------------------------------------------
                         slack                                 -0.989    

Slack (VIOLATED) :        -0.836ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.364ns  (logic 2.479ns (23.920%)  route 7.885ns (76.080%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 11.546 - 10.000 ) 
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.910     1.913    design_1_i/top_0/inst/clk2
    SLICE_X65Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y105        FDRE (Prop_fdre_C_Q)         0.456     2.369 f  design_1_i/top_0/inst/virusEnQ_reg[39]/Q
                         net (fo=4, routed)           1.308     3.677    design_1_i/top_0/inst/virusEnQ[39]
    SLICE_X61Y105        LUT3 (Prop_lut3_I1_O)        0.124     3.801 r  design_1_i/top_0/inst/virusEnQ[127]_i_117/O
                         net (fo=1, routed)           0.000     3.801    design_1_i/top_0/inst/virusEnQ[127]_i_117_n_0
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.351 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_100/CO[3]
                         net (fo=1, routed)           0.000     4.351    design_1_i/top_0/inst/virusEnQ_reg[127]_i_100_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.465 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_86/CO[3]
                         net (fo=1, routed)           0.000     4.465    design_1_i/top_0/inst/virusEnQ_reg[127]_i_86_n_0
    SLICE_X61Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.579 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.579    design_1_i/top_0/inst/virusEnQ_reg[127]_i_72_n_0
    SLICE_X61Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.693 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_58/CO[3]
                         net (fo=1, routed)           0.000     4.693    design_1_i/top_0/inst/virusEnQ_reg[127]_i_58_n_0
    SLICE_X61Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.807 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_44/CO[3]
                         net (fo=1, routed)           0.000     4.807    design_1_i/top_0/inst/virusEnQ_reg[127]_i_44_n_0
    SLICE_X61Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.921 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.921    design_1_i/top_0/inst/virusEnQ_reg[127]_i_30_n_0
    SLICE_X61Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.035 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.035    design_1_i/top_0/inst/virusEnQ_reg[127]_i_17_n_0
    SLICE_X61Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.263 f  design_1_i/top_0/inst/virusEnQ_reg[127]_i_7/CO[2]
                         net (fo=1, routed)           0.894     6.157    design_1_i/top_0/inst/virusEnD1
    SLICE_X51Y110        LUT4 (Prop_lut4_I0_O)        0.313     6.470 f  design_1_i/top_0/inst/virusEnQ[127]_i_5/O
                         net (fo=253, routed)         5.069    11.539    design_1_i/top_0/inst/virusEnQ[127]_i_5_n_0
    SLICE_X62Y96         LUT4 (Prop_lut4_I2_O)        0.124    11.663 r  design_1_i/top_0/inst/virusEnQ[16]_i_1/O
                         net (fo=1, routed)           0.613    12.277    design_1_i/top_0/inst/virusEnQ[16]_i_1_n_0
    SLICE_X62Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.543    11.546    design_1_i/top_0/inst/clk2
    SLICE_X62Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[16]/C
                         clock pessimism              0.014    11.560    
                         clock uncertainty           -0.074    11.485    
    SLICE_X62Y96         FDRE (Setup_fdre_C_D)       -0.045    11.440    design_1_i/top_0/inst/virusEnQ_reg[16]
  -------------------------------------------------------------------
                         required time                         11.440    
                         arrival time                         -12.277    
  -------------------------------------------------------------------
                         slack                                 -0.836    

Slack (VIOLATED) :        -0.681ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[21]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.225ns  (logic 2.479ns (24.244%)  route 7.746ns (75.756%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 11.546 - 10.000 ) 
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.910     1.913    design_1_i/top_0/inst/clk2
    SLICE_X65Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y105        FDRE (Prop_fdre_C_Q)         0.456     2.369 f  design_1_i/top_0/inst/virusEnQ_reg[39]/Q
                         net (fo=4, routed)           1.308     3.677    design_1_i/top_0/inst/virusEnQ[39]
    SLICE_X61Y105        LUT3 (Prop_lut3_I1_O)        0.124     3.801 r  design_1_i/top_0/inst/virusEnQ[127]_i_117/O
                         net (fo=1, routed)           0.000     3.801    design_1_i/top_0/inst/virusEnQ[127]_i_117_n_0
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.351 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_100/CO[3]
                         net (fo=1, routed)           0.000     4.351    design_1_i/top_0/inst/virusEnQ_reg[127]_i_100_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.465 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_86/CO[3]
                         net (fo=1, routed)           0.000     4.465    design_1_i/top_0/inst/virusEnQ_reg[127]_i_86_n_0
    SLICE_X61Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.579 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.579    design_1_i/top_0/inst/virusEnQ_reg[127]_i_72_n_0
    SLICE_X61Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.693 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_58/CO[3]
                         net (fo=1, routed)           0.000     4.693    design_1_i/top_0/inst/virusEnQ_reg[127]_i_58_n_0
    SLICE_X61Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.807 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_44/CO[3]
                         net (fo=1, routed)           0.000     4.807    design_1_i/top_0/inst/virusEnQ_reg[127]_i_44_n_0
    SLICE_X61Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.921 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.921    design_1_i/top_0/inst/virusEnQ_reg[127]_i_30_n_0
    SLICE_X61Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.035 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.035    design_1_i/top_0/inst/virusEnQ_reg[127]_i_17_n_0
    SLICE_X61Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.263 f  design_1_i/top_0/inst/virusEnQ_reg[127]_i_7/CO[2]
                         net (fo=1, routed)           0.894     6.157    design_1_i/top_0/inst/virusEnD1
    SLICE_X51Y110        LUT4 (Prop_lut4_I0_O)        0.313     6.470 f  design_1_i/top_0/inst/virusEnQ[127]_i_5/O
                         net (fo=253, routed)         4.934    11.404    design_1_i/top_0/inst/virusEnQ[127]_i_5_n_0
    SLICE_X62Y96         LUT4 (Prop_lut4_I2_O)        0.124    11.528 r  design_1_i/top_0/inst/virusEnQ[21]_rep_i_1/O
                         net (fo=1, routed)           0.610    12.138    design_1_i/top_0/inst/virusEnQ[21]_rep_i_1_n_0
    SLICE_X62Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[21]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.543    11.546    design_1_i/top_0/inst/clk2
    SLICE_X62Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[21]_rep/C
                         clock pessimism              0.014    11.560    
                         clock uncertainty           -0.074    11.485    
    SLICE_X62Y96         FDRE (Setup_fdre_C_D)       -0.028    11.457    design_1_i/top_0/inst/virusEnQ_reg[21]_rep
  -------------------------------------------------------------------
                         required time                         11.457    
                         arrival time                         -12.138    
  -------------------------------------------------------------------
                         slack                                 -0.681    

Slack (VIOLATED) :        -0.656ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.167ns  (logic 2.479ns (24.383%)  route 7.688ns (75.617%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 11.546 - 10.000 ) 
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.910     1.913    design_1_i/top_0/inst/clk2
    SLICE_X65Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y105        FDRE (Prop_fdre_C_Q)         0.456     2.369 f  design_1_i/top_0/inst/virusEnQ_reg[39]/Q
                         net (fo=4, routed)           1.308     3.677    design_1_i/top_0/inst/virusEnQ[39]
    SLICE_X61Y105        LUT3 (Prop_lut3_I1_O)        0.124     3.801 r  design_1_i/top_0/inst/virusEnQ[127]_i_117/O
                         net (fo=1, routed)           0.000     3.801    design_1_i/top_0/inst/virusEnQ[127]_i_117_n_0
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.351 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_100/CO[3]
                         net (fo=1, routed)           0.000     4.351    design_1_i/top_0/inst/virusEnQ_reg[127]_i_100_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.465 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_86/CO[3]
                         net (fo=1, routed)           0.000     4.465    design_1_i/top_0/inst/virusEnQ_reg[127]_i_86_n_0
    SLICE_X61Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.579 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.579    design_1_i/top_0/inst/virusEnQ_reg[127]_i_72_n_0
    SLICE_X61Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.693 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_58/CO[3]
                         net (fo=1, routed)           0.000     4.693    design_1_i/top_0/inst/virusEnQ_reg[127]_i_58_n_0
    SLICE_X61Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.807 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_44/CO[3]
                         net (fo=1, routed)           0.000     4.807    design_1_i/top_0/inst/virusEnQ_reg[127]_i_44_n_0
    SLICE_X61Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.921 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.921    design_1_i/top_0/inst/virusEnQ_reg[127]_i_30_n_0
    SLICE_X61Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.035 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.035    design_1_i/top_0/inst/virusEnQ_reg[127]_i_17_n_0
    SLICE_X61Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.263 f  design_1_i/top_0/inst/virusEnQ_reg[127]_i_7/CO[2]
                         net (fo=1, routed)           0.894     6.157    design_1_i/top_0/inst/virusEnD1
    SLICE_X51Y110        LUT4 (Prop_lut4_I0_O)        0.313     6.470 f  design_1_i/top_0/inst/virusEnQ[127]_i_5/O
                         net (fo=253, routed)         5.296    11.766    design_1_i/top_0/inst/virusEnQ[127]_i_5_n_0
    SLICE_X61Y95         LUT4 (Prop_lut4_I2_O)        0.124    11.890 r  design_1_i/top_0/inst/virusEnQ[22]_i_1/O
                         net (fo=1, routed)           0.190    12.080    design_1_i/top_0/inst/virusEnQ[22]_i_1_n_0
    SLICE_X60Y95         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.543    11.546    design_1_i/top_0/inst/clk2
    SLICE_X60Y95         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[22]/C
                         clock pessimism              0.014    11.560    
                         clock uncertainty           -0.074    11.485    
    SLICE_X60Y95         FDRE (Setup_fdre_C_D)       -0.061    11.424    design_1_i/top_0/inst/virusEnQ_reg[22]
  -------------------------------------------------------------------
                         required time                         11.424    
                         arrival time                         -12.080    
  -------------------------------------------------------------------
                         slack                                 -0.656    

Slack (VIOLATED) :        -0.582ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[3]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.091ns  (logic 2.479ns (24.567%)  route 7.612ns (75.433%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 11.543 - 10.000 ) 
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.910     1.913    design_1_i/top_0/inst/clk2
    SLICE_X65Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y105        FDRE (Prop_fdre_C_Q)         0.456     2.369 f  design_1_i/top_0/inst/virusEnQ_reg[39]/Q
                         net (fo=4, routed)           1.308     3.677    design_1_i/top_0/inst/virusEnQ[39]
    SLICE_X61Y105        LUT3 (Prop_lut3_I1_O)        0.124     3.801 r  design_1_i/top_0/inst/virusEnQ[127]_i_117/O
                         net (fo=1, routed)           0.000     3.801    design_1_i/top_0/inst/virusEnQ[127]_i_117_n_0
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.351 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_100/CO[3]
                         net (fo=1, routed)           0.000     4.351    design_1_i/top_0/inst/virusEnQ_reg[127]_i_100_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.465 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_86/CO[3]
                         net (fo=1, routed)           0.000     4.465    design_1_i/top_0/inst/virusEnQ_reg[127]_i_86_n_0
    SLICE_X61Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.579 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.579    design_1_i/top_0/inst/virusEnQ_reg[127]_i_72_n_0
    SLICE_X61Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.693 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_58/CO[3]
                         net (fo=1, routed)           0.000     4.693    design_1_i/top_0/inst/virusEnQ_reg[127]_i_58_n_0
    SLICE_X61Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.807 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_44/CO[3]
                         net (fo=1, routed)           0.000     4.807    design_1_i/top_0/inst/virusEnQ_reg[127]_i_44_n_0
    SLICE_X61Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.921 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.921    design_1_i/top_0/inst/virusEnQ_reg[127]_i_30_n_0
    SLICE_X61Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.035 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.035    design_1_i/top_0/inst/virusEnQ_reg[127]_i_17_n_0
    SLICE_X61Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.263 f  design_1_i/top_0/inst/virusEnQ_reg[127]_i_7/CO[2]
                         net (fo=1, routed)           0.894     6.157    design_1_i/top_0/inst/virusEnD1
    SLICE_X51Y110        LUT4 (Prop_lut4_I0_O)        0.313     6.470 f  design_1_i/top_0/inst/virusEnQ[127]_i_5/O
                         net (fo=253, routed)         4.930    11.400    design_1_i/top_0/inst/virusEnQ[127]_i_5_n_0
    SLICE_X60Y97         LUT4 (Prop_lut4_I2_O)        0.124    11.524 r  design_1_i/top_0/inst/virusEnQ[3]_rep_i_1/O
                         net (fo=1, routed)           0.480    12.004    design_1_i/top_0/inst/virusEnQ[3]_rep_i_1_n_0
    SLICE_X59Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.540    11.543    design_1_i/top_0/inst/clk2
    SLICE_X59Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[3]_rep/C
                         clock pessimism              0.014    11.557    
                         clock uncertainty           -0.074    11.482    
    SLICE_X59Y96         FDRE (Setup_fdre_C_D)       -0.061    11.421    design_1_i/top_0/inst/virusEnQ_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         11.421    
                         arrival time                         -12.004    
  -------------------------------------------------------------------
                         slack                                 -0.582    

Slack (VIOLATED) :        -0.562ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[19]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.107ns  (logic 2.479ns (24.529%)  route 7.628ns (75.471%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 11.546 - 10.000 ) 
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.910     1.913    design_1_i/top_0/inst/clk2
    SLICE_X65Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y105        FDRE (Prop_fdre_C_Q)         0.456     2.369 f  design_1_i/top_0/inst/virusEnQ_reg[39]/Q
                         net (fo=4, routed)           1.308     3.677    design_1_i/top_0/inst/virusEnQ[39]
    SLICE_X61Y105        LUT3 (Prop_lut3_I1_O)        0.124     3.801 r  design_1_i/top_0/inst/virusEnQ[127]_i_117/O
                         net (fo=1, routed)           0.000     3.801    design_1_i/top_0/inst/virusEnQ[127]_i_117_n_0
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.351 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_100/CO[3]
                         net (fo=1, routed)           0.000     4.351    design_1_i/top_0/inst/virusEnQ_reg[127]_i_100_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.465 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_86/CO[3]
                         net (fo=1, routed)           0.000     4.465    design_1_i/top_0/inst/virusEnQ_reg[127]_i_86_n_0
    SLICE_X61Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.579 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.579    design_1_i/top_0/inst/virusEnQ_reg[127]_i_72_n_0
    SLICE_X61Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.693 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_58/CO[3]
                         net (fo=1, routed)           0.000     4.693    design_1_i/top_0/inst/virusEnQ_reg[127]_i_58_n_0
    SLICE_X61Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.807 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_44/CO[3]
                         net (fo=1, routed)           0.000     4.807    design_1_i/top_0/inst/virusEnQ_reg[127]_i_44_n_0
    SLICE_X61Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.921 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.921    design_1_i/top_0/inst/virusEnQ_reg[127]_i_30_n_0
    SLICE_X61Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.035 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.035    design_1_i/top_0/inst/virusEnQ_reg[127]_i_17_n_0
    SLICE_X61Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.263 f  design_1_i/top_0/inst/virusEnQ_reg[127]_i_7/CO[2]
                         net (fo=1, routed)           0.894     6.157    design_1_i/top_0/inst/virusEnD1
    SLICE_X51Y110        LUT4 (Prop_lut4_I0_O)        0.313     6.470 f  design_1_i/top_0/inst/virusEnQ[127]_i_5/O
                         net (fo=253, routed)         4.857    11.327    design_1_i/top_0/inst/virusEnQ[127]_i_5_n_0
    SLICE_X62Y96         LUT4 (Prop_lut4_I2_O)        0.124    11.451 r  design_1_i/top_0/inst/virusEnQ[19]_rep_i_1/O
                         net (fo=1, routed)           0.568    12.020    design_1_i/top_0/inst/virusEnQ[19]_rep_i_1_n_0
    SLICE_X62Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[19]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.543    11.546    design_1_i/top_0/inst/clk2
    SLICE_X62Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[19]_rep/C
                         clock pessimism              0.014    11.560    
                         clock uncertainty           -0.074    11.485    
    SLICE_X62Y96         FDRE (Setup_fdre_C_D)       -0.028    11.457    design_1_i/top_0/inst/virusEnQ_reg[19]_rep
  -------------------------------------------------------------------
                         required time                         11.457    
                         arrival time                         -12.020    
  -------------------------------------------------------------------
                         slack                                 -0.562    

Slack (VIOLATED) :        -0.431ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[9]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.953ns  (logic 2.479ns (24.907%)  route 7.474ns (75.093%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 11.543 - 10.000 ) 
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.910     1.913    design_1_i/top_0/inst/clk2
    SLICE_X65Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y105        FDRE (Prop_fdre_C_Q)         0.456     2.369 f  design_1_i/top_0/inst/virusEnQ_reg[39]/Q
                         net (fo=4, routed)           1.308     3.677    design_1_i/top_0/inst/virusEnQ[39]
    SLICE_X61Y105        LUT3 (Prop_lut3_I1_O)        0.124     3.801 r  design_1_i/top_0/inst/virusEnQ[127]_i_117/O
                         net (fo=1, routed)           0.000     3.801    design_1_i/top_0/inst/virusEnQ[127]_i_117_n_0
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.351 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_100/CO[3]
                         net (fo=1, routed)           0.000     4.351    design_1_i/top_0/inst/virusEnQ_reg[127]_i_100_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.465 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_86/CO[3]
                         net (fo=1, routed)           0.000     4.465    design_1_i/top_0/inst/virusEnQ_reg[127]_i_86_n_0
    SLICE_X61Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.579 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.579    design_1_i/top_0/inst/virusEnQ_reg[127]_i_72_n_0
    SLICE_X61Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.693 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_58/CO[3]
                         net (fo=1, routed)           0.000     4.693    design_1_i/top_0/inst/virusEnQ_reg[127]_i_58_n_0
    SLICE_X61Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.807 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_44/CO[3]
                         net (fo=1, routed)           0.000     4.807    design_1_i/top_0/inst/virusEnQ_reg[127]_i_44_n_0
    SLICE_X61Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.921 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.921    design_1_i/top_0/inst/virusEnQ_reg[127]_i_30_n_0
    SLICE_X61Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.035 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.035    design_1_i/top_0/inst/virusEnQ_reg[127]_i_17_n_0
    SLICE_X61Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.263 f  design_1_i/top_0/inst/virusEnQ_reg[127]_i_7/CO[2]
                         net (fo=1, routed)           0.894     6.157    design_1_i/top_0/inst/virusEnD1
    SLICE_X51Y110        LUT4 (Prop_lut4_I0_O)        0.313     6.470 f  design_1_i/top_0/inst/virusEnQ[127]_i_5/O
                         net (fo=253, routed)         4.679    11.149    design_1_i/top_0/inst/virusEnQ[127]_i_5_n_0
    SLICE_X59Y96         LUT4 (Prop_lut4_I2_O)        0.124    11.273 r  design_1_i/top_0/inst/virusEnQ[9]_rep_i_1/O
                         net (fo=1, routed)           0.593    11.866    design_1_i/top_0/inst/virusEnQ[9]_rep_i_1_n_0
    SLICE_X59Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[9]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.540    11.543    design_1_i/top_0/inst/clk2
    SLICE_X59Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[9]_rep/C
                         clock pessimism              0.014    11.557    
                         clock uncertainty           -0.074    11.482    
    SLICE_X59Y96         FDRE (Setup_fdre_C_D)       -0.047    11.435    design_1_i/top_0/inst/virusEnQ_reg[9]_rep
  -------------------------------------------------------------------
                         required time                         11.435    
                         arrival time                         -11.866    
  -------------------------------------------------------------------
                         slack                                 -0.431    

Slack (VIOLATED) :        -0.418ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.929ns  (logic 2.479ns (24.967%)  route 7.450ns (75.033%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 11.543 - 10.000 ) 
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.910     1.913    design_1_i/top_0/inst/clk2
    SLICE_X65Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y105        FDRE (Prop_fdre_C_Q)         0.456     2.369 f  design_1_i/top_0/inst/virusEnQ_reg[39]/Q
                         net (fo=4, routed)           1.308     3.677    design_1_i/top_0/inst/virusEnQ[39]
    SLICE_X61Y105        LUT3 (Prop_lut3_I1_O)        0.124     3.801 r  design_1_i/top_0/inst/virusEnQ[127]_i_117/O
                         net (fo=1, routed)           0.000     3.801    design_1_i/top_0/inst/virusEnQ[127]_i_117_n_0
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.351 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_100/CO[3]
                         net (fo=1, routed)           0.000     4.351    design_1_i/top_0/inst/virusEnQ_reg[127]_i_100_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.465 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_86/CO[3]
                         net (fo=1, routed)           0.000     4.465    design_1_i/top_0/inst/virusEnQ_reg[127]_i_86_n_0
    SLICE_X61Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.579 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.579    design_1_i/top_0/inst/virusEnQ_reg[127]_i_72_n_0
    SLICE_X61Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.693 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_58/CO[3]
                         net (fo=1, routed)           0.000     4.693    design_1_i/top_0/inst/virusEnQ_reg[127]_i_58_n_0
    SLICE_X61Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.807 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_44/CO[3]
                         net (fo=1, routed)           0.000     4.807    design_1_i/top_0/inst/virusEnQ_reg[127]_i_44_n_0
    SLICE_X61Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.921 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.921    design_1_i/top_0/inst/virusEnQ_reg[127]_i_30_n_0
    SLICE_X61Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.035 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.035    design_1_i/top_0/inst/virusEnQ_reg[127]_i_17_n_0
    SLICE_X61Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.263 f  design_1_i/top_0/inst/virusEnQ_reg[127]_i_7/CO[2]
                         net (fo=1, routed)           0.894     6.157    design_1_i/top_0/inst/virusEnD1
    SLICE_X51Y110        LUT4 (Prop_lut4_I0_O)        0.313     6.470 f  design_1_i/top_0/inst/virusEnQ[127]_i_5/O
                         net (fo=253, routed)         4.680    11.150    design_1_i/top_0/inst/virusEnQ[127]_i_5_n_0
    SLICE_X59Y96         LUT4 (Prop_lut4_I2_O)        0.124    11.274 r  design_1_i/top_0/inst/virusEnQ[4]_i_1/O
                         net (fo=1, routed)           0.569    11.842    design_1_i/top_0/inst/virusEnQ[4]_i_1_n_0
    SLICE_X59Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.540    11.543    design_1_i/top_0/inst/clk2
    SLICE_X59Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[4]/C
                         clock pessimism              0.014    11.557    
                         clock uncertainty           -0.074    11.482    
    SLICE_X59Y96         FDRE (Setup_fdre_C_D)       -0.058    11.424    design_1_i/top_0/inst/virusEnQ_reg[4]
  -------------------------------------------------------------------
                         required time                         11.424    
                         arrival time                         -11.842    
  -------------------------------------------------------------------
                         slack                                 -0.418    

Slack (VIOLATED) :        -0.351ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.864ns  (logic 2.479ns (25.131%)  route 7.385ns (74.869%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 11.548 - 10.000 ) 
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.910     1.913    design_1_i/top_0/inst/clk2
    SLICE_X65Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y105        FDRE (Prop_fdre_C_Q)         0.456     2.369 f  design_1_i/top_0/inst/virusEnQ_reg[39]/Q
                         net (fo=4, routed)           1.308     3.677    design_1_i/top_0/inst/virusEnQ[39]
    SLICE_X61Y105        LUT3 (Prop_lut3_I1_O)        0.124     3.801 r  design_1_i/top_0/inst/virusEnQ[127]_i_117/O
                         net (fo=1, routed)           0.000     3.801    design_1_i/top_0/inst/virusEnQ[127]_i_117_n_0
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.351 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_100/CO[3]
                         net (fo=1, routed)           0.000     4.351    design_1_i/top_0/inst/virusEnQ_reg[127]_i_100_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.465 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_86/CO[3]
                         net (fo=1, routed)           0.000     4.465    design_1_i/top_0/inst/virusEnQ_reg[127]_i_86_n_0
    SLICE_X61Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.579 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.579    design_1_i/top_0/inst/virusEnQ_reg[127]_i_72_n_0
    SLICE_X61Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.693 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_58/CO[3]
                         net (fo=1, routed)           0.000     4.693    design_1_i/top_0/inst/virusEnQ_reg[127]_i_58_n_0
    SLICE_X61Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.807 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_44/CO[3]
                         net (fo=1, routed)           0.000     4.807    design_1_i/top_0/inst/virusEnQ_reg[127]_i_44_n_0
    SLICE_X61Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.921 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.921    design_1_i/top_0/inst/virusEnQ_reg[127]_i_30_n_0
    SLICE_X61Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.035 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.035    design_1_i/top_0/inst/virusEnQ_reg[127]_i_17_n_0
    SLICE_X61Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.263 f  design_1_i/top_0/inst/virusEnQ_reg[127]_i_7/CO[2]
                         net (fo=1, routed)           0.894     6.157    design_1_i/top_0/inst/virusEnD1
    SLICE_X51Y110        LUT4 (Prop_lut4_I0_O)        0.313     6.470 f  design_1_i/top_0/inst/virusEnQ[127]_i_5/O
                         net (fo=253, routed)         4.513    10.982    design_1_i/top_0/inst/virusEnQ[127]_i_5_n_0
    SLICE_X66Y104        LUT4 (Prop_lut4_I2_O)        0.124    11.106 r  design_1_i/top_0/inst/virusEnQ[42]_i_1/O
                         net (fo=1, routed)           0.671    11.777    design_1_i/top_0/inst/virusEnQ[42]_i_1_n_0
    SLICE_X65Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.545    11.548    design_1_i/top_0/inst/clk2
    SLICE_X65Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[42]/C
                         clock pessimism              0.014    11.562    
                         clock uncertainty           -0.074    11.487    
    SLICE_X65Y99         FDRE (Setup_fdre_C_D)       -0.061    11.426    design_1_i/top_0/inst/virusEnQ_reg[42]
  -------------------------------------------------------------------
                         required time                         11.426    
                         arrival time                         -11.777    
  -------------------------------------------------------------------
                         slack                                 -0.351    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[27]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.348%)  route 0.169ns (47.652%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.666ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.664     0.666    design_1_i/top_0/inst/clk2
    SLICE_X65Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y101        FDRE (Prop_fdre_C_Q)         0.141     0.807 r  design_1_i/top_0/inst/virusEnQ_reg[26]/Q
                         net (fo=257, routed)         0.169     0.976    design_1_i/top_0/inst/virusEnQ[26]
    SLICE_X65Y99         LUT4 (Prop_lut4_I3_O)        0.045     1.021 r  design_1_i/top_0/inst/virusEnQ[27]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.021    design_1_i/top_0/inst/virusEnQ[27]_rep_i_1_n_0
    SLICE_X65Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[27]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.851     0.853    design_1_i/top_0/inst/clk2
    SLICE_X65Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[27]_rep/C
                         clock pessimism             -0.005     0.848    
    SLICE_X65Y99         FDRE (Hold_fdre_C_D)         0.091     0.939    design_1_i/top_0/inst/virusEnQ_reg[27]_rep
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[56]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.112%)  route 0.123ns (39.888%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.938ns
    Source Clock Delay      (SCD):    0.665ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.663     0.665    design_1_i/top_0/inst/clk2
    SLICE_X65Y106        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[56]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y106        FDRE (Prop_fdre_C_Q)         0.141     0.806 r  design_1_i/top_0/inst/virusEnQ_reg[56]_rep/Q
                         net (fo=4, routed)           0.123     0.930    design_1_i/top_0/inst/virusEnQ_reg[56]_rep_n_0
    SLICE_X62Y105        LUT4 (Prop_lut4_I3_O)        0.045     0.975 r  design_1_i/top_0/inst/virusEnQ[57]_i_1/O
                         net (fo=1, routed)           0.000     0.975    design_1_i/top_0/inst/virusEnQ[57]_i_1_n_0
    SLICE_X62Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.936     0.938    design_1_i/top_0/inst/clk2
    SLICE_X62Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[57]/C
                         clock pessimism             -0.238     0.700    
    SLICE_X62Y105        FDRE (Hold_fdre_C_D)         0.121     0.821    design_1_i/top_0/inst/virusEnQ_reg[57]
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[81]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[82]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.321%)  route 0.061ns (22.679%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.634     0.636    design_1_i/top_0/inst/clk2
    SLICE_X50Y111        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[81]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y111        FDRE (Prop_fdre_C_Q)         0.164     0.800 r  design_1_i/top_0/inst/virusEnQ_reg[81]_rep/Q
                         net (fo=257, routed)         0.061     0.861    design_1_i/top_0/inst/virusEnQ_reg[81]_rep_n_0
    SLICE_X51Y111        LUT4 (Prop_lut4_I3_O)        0.045     0.906 r  design_1_i/top_0/inst/virusEnQ[82]_i_1/O
                         net (fo=1, routed)           0.000     0.906    design_1_i/top_0/inst/virusEnQ[82]_i_1_n_0
    SLICE_X51Y111        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[82]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.906     0.908    design_1_i/top_0/inst/clk2
    SLICE_X51Y111        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[82]/C
                         clock pessimism             -0.259     0.649    
    SLICE_X51Y111        FDRE (Hold_fdre_C_D)         0.092     0.741    design_1_i/top_0/inst/virusEnQ_reg[82]
  -------------------------------------------------------------------
                         required time                         -0.741    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[46]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.711%)  route 0.120ns (39.289%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.938ns
    Source Clock Delay      (SCD):    0.665ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.663     0.665    design_1_i/top_0/inst/clk2
    SLICE_X63Y104        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[46]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104        FDRE (Prop_fdre_C_Q)         0.141     0.806 r  design_1_i/top_0/inst/virusEnQ_reg[46]_rep/Q
                         net (fo=4, routed)           0.120     0.926    design_1_i/top_0/inst/virusEnQ_reg[46]_rep_n_0
    SLICE_X62Y105        LUT4 (Prop_lut4_I3_O)        0.045     0.971 r  design_1_i/top_0/inst/virusEnQ[47]_i_1/O
                         net (fo=1, routed)           0.000     0.971    design_1_i/top_0/inst/virusEnQ[47]_i_1_n_0
    SLICE_X62Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.936     0.938    design_1_i/top_0/inst/clk2
    SLICE_X62Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[47]/C
                         clock pessimism             -0.257     0.681    
    SLICE_X62Y105        FDRE (Hold_fdre_C_D)         0.121     0.802    design_1_i/top_0/inst/virusEnQ_reg[47]
  -------------------------------------------------------------------
                         required time                         -0.802    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[20]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.309%)  route 0.122ns (39.691%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.939ns
    Source Clock Delay      (SCD):    0.666ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.664     0.666    design_1_i/top_0/inst/clk2
    SLICE_X61Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[20]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y101        FDRE (Prop_fdre_C_Q)         0.141     0.807 r  design_1_i/top_0/inst/virusEnQ_reg[20]_rep/Q
                         net (fo=4, routed)           0.122     0.930    design_1_i/top_0/inst/virusEnQ_reg[20]_rep_n_0
    SLICE_X62Y101        LUT4 (Prop_lut4_I3_O)        0.045     0.975 r  design_1_i/top_0/inst/virusEnQ[21]_i_1/O
                         net (fo=1, routed)           0.000     0.975    design_1_i/top_0/inst/virusEnQ[21]_i_1_n_0
    SLICE_X62Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.937     0.939    design_1_i/top_0/inst/clk2
    SLICE_X62Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[21]/C
                         clock pessimism             -0.257     0.682    
    SLICE_X62Y101        FDRE (Hold_fdre_C_D)         0.121     0.803    design_1_i/top_0/inst/virusEnQ_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.803    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[122]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.383%)  route 0.150ns (44.617%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.932ns
    Source Clock Delay      (SCD):    0.661ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.659     0.661    design_1_i/top_0/inst/clk2
    SLICE_X61Y114        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[122]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y114        FDRE (Prop_fdre_C_Q)         0.141     0.802 r  design_1_i/top_0/inst/virusEnQ_reg[122]/Q
                         net (fo=5, routed)           0.150     0.952    design_1_i/top_0/inst/virusEnQ[122]
    SLICE_X58Y114        LUT4 (Prop_lut4_I3_O)        0.045     0.997 r  design_1_i/top_0/inst/virusEnQ[123]_i_1/O
                         net (fo=1, routed)           0.000     0.997    design_1_i/top_0/inst/virusEnQ[123]_i_1_n_0
    SLICE_X58Y114        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.930     0.932    design_1_i/top_0/inst/clk2
    SLICE_X58Y114        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[123]/C
                         clock pessimism             -0.238     0.694    
    SLICE_X58Y114        FDRE (Hold_fdre_C_D)         0.120     0.814    design_1_i/top_0/inst/virusEnQ_reg[123]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[41]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.209ns (63.197%)  route 0.122ns (36.803%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.938ns
    Source Clock Delay      (SCD):    0.665ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.663     0.665    design_1_i/top_0/inst/clk2
    SLICE_X66Y104        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y104        FDRE (Prop_fdre_C_Q)         0.164     0.829 r  design_1_i/top_0/inst/virusEnQ_reg[40]/Q
                         net (fo=257, routed)         0.122     0.951    design_1_i/top_0/inst/virusEnQ[40]
    SLICE_X66Y103        LUT4 (Prop_lut4_I3_O)        0.045     0.996 r  design_1_i/top_0/inst/virusEnQ[41]_rep_i_1/O
                         net (fo=1, routed)           0.000     0.996    design_1_i/top_0/inst/virusEnQ[41]_rep_i_1_n_0
    SLICE_X66Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[41]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.936     0.938    design_1_i/top_0/inst/clk2
    SLICE_X66Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[41]_rep/C
                         clock pessimism             -0.257     0.681    
    SLICE_X66Y103        FDRE (Hold_fdre_C_D)         0.121     0.802    design_1_i/top_0/inst/virusEnQ_reg[41]_rep
  -------------------------------------------------------------------
                         required time                         -0.802    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[106]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[107]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.710%)  route 0.148ns (44.290%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.935ns
    Source Clock Delay      (SCD):    0.661ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.659     0.661    design_1_i/top_0/inst/clk2
    SLICE_X56Y111        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[106]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y111        FDRE (Prop_fdre_C_Q)         0.141     0.802 r  design_1_i/top_0/inst/virusEnQ_reg[106]_rep/Q
                         net (fo=4, routed)           0.148     0.950    design_1_i/top_0/inst/virusEnQ_reg[106]_rep_n_0
    SLICE_X58Y111        LUT4 (Prop_lut4_I3_O)        0.045     0.995 r  design_1_i/top_0/inst/virusEnQ[107]_i_1/O
                         net (fo=1, routed)           0.000     0.995    design_1_i/top_0/inst/virusEnQ[107]_i_1_n_0
    SLICE_X58Y111        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[107]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.933     0.935    design_1_i/top_0/inst/clk2
    SLICE_X58Y111        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[107]/C
                         clock pessimism             -0.258     0.677    
    SLICE_X58Y111        FDRE (Hold_fdre_C_D)         0.121     0.798    design_1_i/top_0/inst/virusEnQ_reg[107]
  -------------------------------------------------------------------
                         required time                         -0.798    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[69]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[70]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.457%)  route 0.138ns (42.543%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.933ns
    Source Clock Delay      (SCD):    0.662ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.660     0.662    design_1_i/top_0/inst/clk2
    SLICE_X65Y112        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[69]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y112        FDRE (Prop_fdre_C_Q)         0.141     0.803 r  design_1_i/top_0/inst/virusEnQ_reg[69]_rep/Q
                         net (fo=257, routed)         0.138     0.941    design_1_i/top_0/inst/virusEnQ_reg[69]_rep_n_0
    SLICE_X63Y113        LUT4 (Prop_lut4_I3_O)        0.045     0.986 r  design_1_i/top_0/inst/virusEnQ[70]_i_1/O
                         net (fo=1, routed)           0.000     0.986    design_1_i/top_0/inst/virusEnQ[70]_i_1_n_0
    SLICE_X63Y113        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.931     0.933    design_1_i/top_0/inst/clk2
    SLICE_X63Y113        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[70]/C
                         clock pessimism             -0.238     0.695    
    SLICE_X63Y113        FDRE (Hold_fdre_C_D)         0.092     0.787    design_1_i/top_0/inst/virusEnQ_reg[70]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[91]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[92]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.908%)  route 0.094ns (31.092%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.936ns
    Source Clock Delay      (SCD):    0.663ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.661     0.663    design_1_i/top_0/inst/clk2
    SLICE_X62Y110        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[91]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y110        FDRE (Prop_fdre_C_Q)         0.164     0.827 r  design_1_i/top_0/inst/virusEnQ_reg[91]/Q
                         net (fo=4, routed)           0.094     0.921    design_1_i/top_0/inst/virusEnQ[91]
    SLICE_X63Y110        LUT4 (Prop_lut4_I3_O)        0.045     0.966 r  design_1_i/top_0/inst/virusEnQ[92]_rep_i_1/O
                         net (fo=1, routed)           0.000     0.966    design_1_i/top_0/inst/virusEnQ[92]_rep_i_1_n_0
    SLICE_X63Y110        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[92]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.934     0.936    design_1_i/top_0/inst/clk2
    SLICE_X63Y110        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[92]_rep/C
                         clock pessimism             -0.260     0.676    
    SLICE_X63Y110        FDRE (Hold_fdre_C_D)         0.091     0.767    design_1_i/top_0/inst/virusEnQ_reg[92]_rep
  -------------------------------------------------------------------
                         required time                         -0.767    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y106    design_1_i/top_0/inst/virusCounterQ_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y105    design_1_i/top_0/inst/virusCounterQ_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X48Y105    design_1_i/top_0/inst/virusCounterQ_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y105    design_1_i/top_0/inst/virusCounterQ_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X48Y104    design_1_i/top_0/inst/virusCounterQ_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y105    design_1_i/top_0/inst/virusCounterQ_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X48Y104    design_1_i/top_0/inst/virusCounterQ_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X48Y104    design_1_i/top_0/inst/virusCounterQ_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y107    design_1_i/top_0/inst/virusCounterQ_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y107    design_1_i/top_0/inst/virusCounterQ_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y107    design_1_i/top_0/inst/virusCounterQ_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y107    design_1_i/top_0/inst/virusCounterQ_reg[23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y106    design_1_i/top_0/inst/virusCounterQ_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y105    design_1_i/top_0/inst/virusCounterQ_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y105    design_1_i/top_0/inst/virusCounterQ_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y105    design_1_i/top_0/inst/virusCounterQ_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y104    design_1_i/top_0/inst/virusCounterQ_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y105    design_1_i/top_0/inst/virusCounterQ_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y106    design_1_i/top_0/inst/virusCounterQ_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y105    design_1_i/top_0/inst/virusCounterQ_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y105    design_1_i/top_0/inst/virusCounterQ_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y105    design_1_i/top_0/inst/virusCounterQ_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y104    design_1_i/top_0/inst/virusCounterQ_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y105    design_1_i/top_0/inst/virusCounterQ_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y104    design_1_i/top_0/inst/virusCounterQ_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y104    design_1_i/top_0/inst/virusCounterQ_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y106    design_1_i/top_0/inst/virusCounterQ_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y106    design_1_i/top_0/inst/virusCounterQ_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :          209  Failing Endpoints,  Worst Slack       -2.670ns,  Total Violation     -195.072ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.670ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/counterQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[53]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.830ns  (logic 1.707ns (15.762%)  route 9.123ns (84.238%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT5=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 11.645 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        1.844     3.138    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X44Y102        FDRE                                         r  design_1_i/top_0/inst/counterQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.419     3.557 r  design_1_i/top_0/inst/counterQ_reg[7]/Q
                         net (fo=4, routed)           1.402     4.959    design_1_i/top_0/inst/ram1/Q[7]
    SLICE_X51Y100        LUT4 (Prop_lut4_I0_O)        0.297     5.256 r  design_1_i/top_0/inst/ram1/diffMinQ[5]_i_70/O
                         net (fo=1, routed)           0.000     5.256    design_1_i/top_0/inst/ram1/diffMinQ[5]_i_70_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.657 r  design_1_i/top_0/inst/ram1/diffMinQ_reg[5]_i_47/CO[3]
                         net (fo=1, routed)           0.000     5.657    design_1_i/top_0/inst/ram1/diffMinQ_reg[5]_i_47_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.771 r  design_1_i/top_0/inst/ram1/diffMinQ_reg[5]_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.771    design_1_i/top_0/inst/ram1/diffMinQ_reg[5]_i_29_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.885 r  design_1_i/top_0/inst/ram1/diffMinQ_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.885    design_1_i/top_0/inst/ram1/diffMinQ_reg[5]_i_12_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.999 r  design_1_i/top_0/inst/ram1/diffMinQ_reg[5]_i_4/CO[3]
                         net (fo=72, routed)          0.823     6.822    design_1_i/top_0/inst/ram1_n_1
    SLICE_X51Y96         LUT5 (Prop_lut5_I3_O)        0.124     6.946 f  design_1_i/top_0/inst/virusEnQ[127]_i_4/O
                         net (fo=253, routed)         6.378    13.325    design_1_i/top_0/inst/virusEnQ[127]_i_4_n_0
    SLICE_X52Y108        LUT4 (Prop_lut4_I0_O)        0.124    13.449 r  design_1_i/top_0/inst/virusEnQ[53]_rep_i_1/O
                         net (fo=1, routed)           0.519    13.968    design_1_i/top_0/inst/virusEnQ[53]_rep_i_1_n_0
    SLICE_X52Y108        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[53]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.642    11.645    design_1_i/top_0/inst/clk2
    SLICE_X52Y108        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[53]_rep/C
                         clock pessimism              0.000    11.645    
                         clock uncertainty           -0.266    11.379    
    SLICE_X52Y108        FDRE (Setup_fdre_C_D)       -0.081    11.298    design_1_i/top_0/inst/virusEnQ_reg[53]_rep
  -------------------------------------------------------------------
                         required time                         11.298    
                         arrival time                         -13.968    
  -------------------------------------------------------------------
                         slack                                 -2.670    

Slack (VIOLATED) :        -2.642ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/counterQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.822ns  (logic 1.707ns (15.773%)  route 9.115ns (84.227%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT5=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 11.645 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        1.844     3.138    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X44Y102        FDRE                                         r  design_1_i/top_0/inst/counterQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.419     3.557 r  design_1_i/top_0/inst/counterQ_reg[7]/Q
                         net (fo=4, routed)           1.402     4.959    design_1_i/top_0/inst/ram1/Q[7]
    SLICE_X51Y100        LUT4 (Prop_lut4_I0_O)        0.297     5.256 r  design_1_i/top_0/inst/ram1/diffMinQ[5]_i_70/O
                         net (fo=1, routed)           0.000     5.256    design_1_i/top_0/inst/ram1/diffMinQ[5]_i_70_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.657 r  design_1_i/top_0/inst/ram1/diffMinQ_reg[5]_i_47/CO[3]
                         net (fo=1, routed)           0.000     5.657    design_1_i/top_0/inst/ram1/diffMinQ_reg[5]_i_47_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.771 r  design_1_i/top_0/inst/ram1/diffMinQ_reg[5]_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.771    design_1_i/top_0/inst/ram1/diffMinQ_reg[5]_i_29_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.885 r  design_1_i/top_0/inst/ram1/diffMinQ_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.885    design_1_i/top_0/inst/ram1/diffMinQ_reg[5]_i_12_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.999 r  design_1_i/top_0/inst/ram1/diffMinQ_reg[5]_i_4/CO[3]
                         net (fo=72, routed)          0.823     6.822    design_1_i/top_0/inst/ram1_n_1
    SLICE_X51Y96         LUT5 (Prop_lut5_I3_O)        0.124     6.946 f  design_1_i/top_0/inst/virusEnQ[127]_i_4/O
                         net (fo=253, routed)         6.371    13.317    design_1_i/top_0/inst/virusEnQ[127]_i_4_n_0
    SLICE_X52Y108        LUT4 (Prop_lut4_I0_O)        0.124    13.441 r  design_1_i/top_0/inst/virusEnQ[54]_i_1/O
                         net (fo=1, routed)           0.519    13.960    design_1_i/top_0/inst/virusEnQ[54]_i_1_n_0
    SLICE_X52Y108        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.642    11.645    design_1_i/top_0/inst/clk2
    SLICE_X52Y108        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[54]/C
                         clock pessimism              0.000    11.645    
                         clock uncertainty           -0.266    11.379    
    SLICE_X52Y108        FDRE (Setup_fdre_C_D)       -0.061    11.318    design_1_i/top_0/inst/virusEnQ_reg[54]
  -------------------------------------------------------------------
                         required time                         11.318    
                         arrival time                         -13.960    
  -------------------------------------------------------------------
                         slack                                 -2.642    

Slack (VIOLATED) :        -2.527ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/counterQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[74]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.710ns  (logic 1.707ns (15.939%)  route 9.003ns (84.061%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT5=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 11.645 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        1.844     3.138    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X44Y102        FDRE                                         r  design_1_i/top_0/inst/counterQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.419     3.557 r  design_1_i/top_0/inst/counterQ_reg[7]/Q
                         net (fo=4, routed)           1.402     4.959    design_1_i/top_0/inst/ram1/Q[7]
    SLICE_X51Y100        LUT4 (Prop_lut4_I0_O)        0.297     5.256 r  design_1_i/top_0/inst/ram1/diffMinQ[5]_i_70/O
                         net (fo=1, routed)           0.000     5.256    design_1_i/top_0/inst/ram1/diffMinQ[5]_i_70_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.657 r  design_1_i/top_0/inst/ram1/diffMinQ_reg[5]_i_47/CO[3]
                         net (fo=1, routed)           0.000     5.657    design_1_i/top_0/inst/ram1/diffMinQ_reg[5]_i_47_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.771 r  design_1_i/top_0/inst/ram1/diffMinQ_reg[5]_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.771    design_1_i/top_0/inst/ram1/diffMinQ_reg[5]_i_29_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.885 r  design_1_i/top_0/inst/ram1/diffMinQ_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.885    design_1_i/top_0/inst/ram1/diffMinQ_reg[5]_i_12_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.999 r  design_1_i/top_0/inst/ram1/diffMinQ_reg[5]_i_4/CO[3]
                         net (fo=72, routed)          0.823     6.822    design_1_i/top_0/inst/ram1_n_1
    SLICE_X51Y96         LUT5 (Prop_lut5_I3_O)        0.124     6.946 f  design_1_i/top_0/inst/virusEnQ[127]_i_4/O
                         net (fo=253, routed)         6.206    13.152    design_1_i/top_0/inst/virusEnQ[127]_i_4_n_0
    SLICE_X52Y108        LUT4 (Prop_lut4_I0_O)        0.124    13.276 r  design_1_i/top_0/inst/virusEnQ[74]_i_1/O
                         net (fo=1, routed)           0.572    13.848    design_1_i/top_0/inst/virusEnQ[74]_i_1_n_0
    SLICE_X52Y108        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.642    11.645    design_1_i/top_0/inst/clk2
    SLICE_X52Y108        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[74]/C
                         clock pessimism              0.000    11.645    
                         clock uncertainty           -0.266    11.379    
    SLICE_X52Y108        FDRE (Setup_fdre_C_D)       -0.058    11.321    design_1_i/top_0/inst/virusEnQ_reg[74]
  -------------------------------------------------------------------
                         required time                         11.321    
                         arrival time                         -13.848    
  -------------------------------------------------------------------
                         slack                                 -2.527    

Slack (VIOLATED) :        -2.485ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/AxiSupporter1/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.534ns  (logic 1.076ns (10.215%)  route 9.458ns (89.785%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 11.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        1.844     3.138    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ACLK
    SLICE_X33Y104        FDRE                                         r  design_1_i/top_0/inst/AxiSupporter1/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  design_1_i/top_0/inst/AxiSupporter1/FSM_sequential_state_reg[0]/Q
                         net (fo=82, routed)          4.076     7.670    design_1_i/top_0/inst/AxiSupporter1/state[0]
    SLICE_X35Y89         LUT5 (Prop_lut5_I4_O)        0.124     7.794 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_17/O
                         net (fo=1, routed)           1.170     8.964    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_17_n_0
    SLICE_X39Y87         LUT6 (Prop_lut6_I2_O)        0.124     9.088 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_14/O
                         net (fo=3, routed)           1.018    10.106    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_14_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.124    10.230 f  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_8/O
                         net (fo=5, routed)           1.049    11.279    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_8_n_0
    SLICE_X43Y105        LUT6 (Prop_lut6_I3_O)        0.124    11.403 f  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_6/O
                         net (fo=17, routed)          1.337    12.739    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_6_n_0
    SLICE_X48Y105        LUT6 (Prop_lut6_I1_O)        0.124    12.863 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1_comp_1/O
                         net (fo=32, routed)          0.808    13.672    design_1_i/top_0/inst/AxiSupporter1_n_385
    SLICE_X47Y105        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.655    11.658    design_1_i/top_0/inst/clk2
    SLICE_X47Y105        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[24]/C
                         clock pessimism              0.000    11.658    
                         clock uncertainty           -0.266    11.392    
    SLICE_X47Y105        FDRE (Setup_fdre_C_CE)      -0.205    11.187    design_1_i/top_0/inst/virusCounterQ_reg[24]
  -------------------------------------------------------------------
                         required time                         11.187    
                         arrival time                         -13.672    
  -------------------------------------------------------------------
                         slack                                 -2.485    

Slack (VIOLATED) :        -2.485ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/AxiSupporter1/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.534ns  (logic 1.076ns (10.215%)  route 9.458ns (89.785%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 11.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        1.844     3.138    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ACLK
    SLICE_X33Y104        FDRE                                         r  design_1_i/top_0/inst/AxiSupporter1/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  design_1_i/top_0/inst/AxiSupporter1/FSM_sequential_state_reg[0]/Q
                         net (fo=82, routed)          4.076     7.670    design_1_i/top_0/inst/AxiSupporter1/state[0]
    SLICE_X35Y89         LUT5 (Prop_lut5_I4_O)        0.124     7.794 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_17/O
                         net (fo=1, routed)           1.170     8.964    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_17_n_0
    SLICE_X39Y87         LUT6 (Prop_lut6_I2_O)        0.124     9.088 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_14/O
                         net (fo=3, routed)           1.018    10.106    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_14_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.124    10.230 f  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_8/O
                         net (fo=5, routed)           1.049    11.279    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_8_n_0
    SLICE_X43Y105        LUT6 (Prop_lut6_I3_O)        0.124    11.403 f  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_6/O
                         net (fo=17, routed)          1.337    12.739    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_6_n_0
    SLICE_X48Y105        LUT6 (Prop_lut6_I1_O)        0.124    12.863 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1_comp_1/O
                         net (fo=32, routed)          0.808    13.672    design_1_i/top_0/inst/AxiSupporter1_n_385
    SLICE_X47Y105        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.655    11.658    design_1_i/top_0/inst/clk2
    SLICE_X47Y105        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[25]/C
                         clock pessimism              0.000    11.658    
                         clock uncertainty           -0.266    11.392    
    SLICE_X47Y105        FDRE (Setup_fdre_C_CE)      -0.205    11.187    design_1_i/top_0/inst/virusCounterQ_reg[25]
  -------------------------------------------------------------------
                         required time                         11.187    
                         arrival time                         -13.672    
  -------------------------------------------------------------------
                         slack                                 -2.485    

Slack (VIOLATED) :        -2.485ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/AxiSupporter1/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.534ns  (logic 1.076ns (10.215%)  route 9.458ns (89.785%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 11.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        1.844     3.138    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ACLK
    SLICE_X33Y104        FDRE                                         r  design_1_i/top_0/inst/AxiSupporter1/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  design_1_i/top_0/inst/AxiSupporter1/FSM_sequential_state_reg[0]/Q
                         net (fo=82, routed)          4.076     7.670    design_1_i/top_0/inst/AxiSupporter1/state[0]
    SLICE_X35Y89         LUT5 (Prop_lut5_I4_O)        0.124     7.794 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_17/O
                         net (fo=1, routed)           1.170     8.964    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_17_n_0
    SLICE_X39Y87         LUT6 (Prop_lut6_I2_O)        0.124     9.088 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_14/O
                         net (fo=3, routed)           1.018    10.106    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_14_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.124    10.230 f  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_8/O
                         net (fo=5, routed)           1.049    11.279    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_8_n_0
    SLICE_X43Y105        LUT6 (Prop_lut6_I3_O)        0.124    11.403 f  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_6/O
                         net (fo=17, routed)          1.337    12.739    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_6_n_0
    SLICE_X48Y105        LUT6 (Prop_lut6_I1_O)        0.124    12.863 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1_comp_1/O
                         net (fo=32, routed)          0.808    13.672    design_1_i/top_0/inst/AxiSupporter1_n_385
    SLICE_X47Y105        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.655    11.658    design_1_i/top_0/inst/clk2
    SLICE_X47Y105        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[29]/C
                         clock pessimism              0.000    11.658    
                         clock uncertainty           -0.266    11.392    
    SLICE_X47Y105        FDRE (Setup_fdre_C_CE)      -0.205    11.187    design_1_i/top_0/inst/virusCounterQ_reg[29]
  -------------------------------------------------------------------
                         required time                         11.187    
                         arrival time                         -13.672    
  -------------------------------------------------------------------
                         slack                                 -2.485    

Slack (VIOLATED) :        -2.485ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/AxiSupporter1/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.534ns  (logic 1.076ns (10.215%)  route 9.458ns (89.785%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 11.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        1.844     3.138    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ACLK
    SLICE_X33Y104        FDRE                                         r  design_1_i/top_0/inst/AxiSupporter1/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  design_1_i/top_0/inst/AxiSupporter1/FSM_sequential_state_reg[0]/Q
                         net (fo=82, routed)          4.076     7.670    design_1_i/top_0/inst/AxiSupporter1/state[0]
    SLICE_X35Y89         LUT5 (Prop_lut5_I4_O)        0.124     7.794 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_17/O
                         net (fo=1, routed)           1.170     8.964    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_17_n_0
    SLICE_X39Y87         LUT6 (Prop_lut6_I2_O)        0.124     9.088 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_14/O
                         net (fo=3, routed)           1.018    10.106    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_14_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.124    10.230 f  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_8/O
                         net (fo=5, routed)           1.049    11.279    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_8_n_0
    SLICE_X43Y105        LUT6 (Prop_lut6_I3_O)        0.124    11.403 f  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_6/O
                         net (fo=17, routed)          1.337    12.739    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_6_n_0
    SLICE_X48Y105        LUT6 (Prop_lut6_I1_O)        0.124    12.863 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1_comp_1/O
                         net (fo=32, routed)          0.808    13.672    design_1_i/top_0/inst/AxiSupporter1_n_385
    SLICE_X47Y105        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.655    11.658    design_1_i/top_0/inst/clk2
    SLICE_X47Y105        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[3]/C
                         clock pessimism              0.000    11.658    
                         clock uncertainty           -0.266    11.392    
    SLICE_X47Y105        FDRE (Setup_fdre_C_CE)      -0.205    11.187    design_1_i/top_0/inst/virusCounterQ_reg[3]
  -------------------------------------------------------------------
                         required time                         11.187    
                         arrival time                         -13.672    
  -------------------------------------------------------------------
                         slack                                 -2.485    

Slack (VIOLATED) :        -2.427ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/AxiSupporter1/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.476ns  (logic 1.076ns (10.271%)  route 9.400ns (89.729%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 11.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        1.844     3.138    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ACLK
    SLICE_X33Y104        FDRE                                         r  design_1_i/top_0/inst/AxiSupporter1/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  design_1_i/top_0/inst/AxiSupporter1/FSM_sequential_state_reg[0]/Q
                         net (fo=82, routed)          4.076     7.670    design_1_i/top_0/inst/AxiSupporter1/state[0]
    SLICE_X35Y89         LUT5 (Prop_lut5_I4_O)        0.124     7.794 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_17/O
                         net (fo=1, routed)           1.170     8.964    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_17_n_0
    SLICE_X39Y87         LUT6 (Prop_lut6_I2_O)        0.124     9.088 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_14/O
                         net (fo=3, routed)           1.018    10.106    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_14_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.124    10.230 f  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_8/O
                         net (fo=5, routed)           1.049    11.279    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_8_n_0
    SLICE_X43Y105        LUT6 (Prop_lut6_I3_O)        0.124    11.403 f  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_6/O
                         net (fo=17, routed)          1.337    12.739    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_6_n_0
    SLICE_X48Y105        LUT6 (Prop_lut6_I1_O)        0.124    12.863 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1_comp_1/O
                         net (fo=32, routed)          0.750    13.614    design_1_i/top_0/inst/AxiSupporter1_n_385
    SLICE_X45Y105        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.655    11.658    design_1_i/top_0/inst/clk2
    SLICE_X45Y105        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[10]/C
                         clock pessimism              0.000    11.658    
                         clock uncertainty           -0.266    11.392    
    SLICE_X45Y105        FDRE (Setup_fdre_C_CE)      -0.205    11.187    design_1_i/top_0/inst/virusCounterQ_reg[10]
  -------------------------------------------------------------------
                         required time                         11.187    
                         arrival time                         -13.614    
  -------------------------------------------------------------------
                         slack                                 -2.427    

Slack (VIOLATED) :        -2.427ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/AxiSupporter1/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.476ns  (logic 1.076ns (10.271%)  route 9.400ns (89.729%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 11.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        1.844     3.138    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ACLK
    SLICE_X33Y104        FDRE                                         r  design_1_i/top_0/inst/AxiSupporter1/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  design_1_i/top_0/inst/AxiSupporter1/FSM_sequential_state_reg[0]/Q
                         net (fo=82, routed)          4.076     7.670    design_1_i/top_0/inst/AxiSupporter1/state[0]
    SLICE_X35Y89         LUT5 (Prop_lut5_I4_O)        0.124     7.794 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_17/O
                         net (fo=1, routed)           1.170     8.964    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_17_n_0
    SLICE_X39Y87         LUT6 (Prop_lut6_I2_O)        0.124     9.088 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_14/O
                         net (fo=3, routed)           1.018    10.106    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_14_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.124    10.230 f  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_8/O
                         net (fo=5, routed)           1.049    11.279    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_8_n_0
    SLICE_X43Y105        LUT6 (Prop_lut6_I3_O)        0.124    11.403 f  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_6/O
                         net (fo=17, routed)          1.337    12.739    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_6_n_0
    SLICE_X48Y105        LUT6 (Prop_lut6_I1_O)        0.124    12.863 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1_comp_1/O
                         net (fo=32, routed)          0.750    13.614    design_1_i/top_0/inst/AxiSupporter1_n_385
    SLICE_X45Y105        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.655    11.658    design_1_i/top_0/inst/clk2
    SLICE_X45Y105        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[6]/C
                         clock pessimism              0.000    11.658    
                         clock uncertainty           -0.266    11.392    
    SLICE_X45Y105        FDRE (Setup_fdre_C_CE)      -0.205    11.187    design_1_i/top_0/inst/virusCounterQ_reg[6]
  -------------------------------------------------------------------
                         required time                         11.187    
                         arrival time                         -13.614    
  -------------------------------------------------------------------
                         slack                                 -2.427    

Slack (VIOLATED) :        -2.427ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/AxiSupporter1/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.476ns  (logic 1.076ns (10.271%)  route 9.400ns (89.729%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 11.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        1.844     3.138    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ACLK
    SLICE_X33Y104        FDRE                                         r  design_1_i/top_0/inst/AxiSupporter1/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  design_1_i/top_0/inst/AxiSupporter1/FSM_sequential_state_reg[0]/Q
                         net (fo=82, routed)          4.076     7.670    design_1_i/top_0/inst/AxiSupporter1/state[0]
    SLICE_X35Y89         LUT5 (Prop_lut5_I4_O)        0.124     7.794 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_17/O
                         net (fo=1, routed)           1.170     8.964    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_17_n_0
    SLICE_X39Y87         LUT6 (Prop_lut6_I2_O)        0.124     9.088 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_14/O
                         net (fo=3, routed)           1.018    10.106    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_14_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.124    10.230 f  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_8/O
                         net (fo=5, routed)           1.049    11.279    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_8_n_0
    SLICE_X43Y105        LUT6 (Prop_lut6_I3_O)        0.124    11.403 f  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_6/O
                         net (fo=17, routed)          1.337    12.739    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_6_n_0
    SLICE_X48Y105        LUT6 (Prop_lut6_I1_O)        0.124    12.863 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1_comp_1/O
                         net (fo=32, routed)          0.750    13.614    design_1_i/top_0/inst/AxiSupporter1_n_385
    SLICE_X45Y105        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.655    11.658    design_1_i/top_0/inst/clk2
    SLICE_X45Y105        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[7]/C
                         clock pessimism              0.000    11.658    
                         clock uncertainty           -0.266    11.392    
    SLICE_X45Y105        FDRE (Setup_fdre_C_CE)      -0.205    11.187    design_1_i/top_0/inst/virusCounterQ_reg[7]
  -------------------------------------------------------------------
                         required time                         11.187    
                         arrival time                         -13.614    
  -------------------------------------------------------------------
                         slack                                 -2.427    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[68]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.695%)  route 0.160ns (46.305%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.936ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        0.658     0.994    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X57Y108        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y108        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  design_1_i/top_0/inst/virusMaskQ_reg[68]/Q
                         net (fo=5, routed)           0.160     1.295    design_1_i/top_0/inst/virusMaskQ[68]
    SLICE_X59Y107        LUT4 (Prop_lut4_I1_O)        0.045     1.340 r  design_1_i/top_0/inst/virusEnQ[68]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.340    design_1_i/top_0/inst/virusEnQ[68]_rep_i_1_n_0
    SLICE_X59Y107        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[68]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.934     0.936    design_1_i/top_0/inst/clk2
    SLICE_X59Y107        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[68]_rep/C
                         clock pessimism              0.000     0.936    
                         clock uncertainty            0.266     1.202    
    SLICE_X59Y107        FDRE (Hold_fdre_C_D)         0.092     1.294    design_1_i/top_0/inst/virusEnQ_reg[68]_rep
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.667%)  route 0.167ns (47.333%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.939ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        0.661     0.997    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X64Y103        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDRE (Prop_fdre_C_Q)         0.141     1.138 r  design_1_i/top_0/inst/virusMaskQ_reg[26]/Q
                         net (fo=5, routed)           0.167     1.305    design_1_i/top_0/inst/virusMaskQ[26]
    SLICE_X65Y101        LUT4 (Prop_lut4_I1_O)        0.045     1.350 r  design_1_i/top_0/inst/virusEnQ[26]_i_1/O
                         net (fo=1, routed)           0.000     1.350    design_1_i/top_0/inst/virusEnQ[26]_i_1_n_0
    SLICE_X65Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.937     0.939    design_1_i/top_0/inst/clk2
    SLICE_X65Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[26]/C
                         clock pessimism              0.000     0.939    
                         clock uncertainty            0.266     1.205    
    SLICE_X65Y101        FDRE (Hold_fdre_C_D)         0.091     1.296    design_1_i/top_0/inst/virusEnQ_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.779%)  route 0.166ns (47.221%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.937ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        0.661     0.997    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X64Y106        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y106        FDRE (Prop_fdre_C_Q)         0.141     1.138 r  design_1_i/top_0/inst/virusMaskQ_reg[64]/Q
                         net (fo=5, routed)           0.166     1.304    design_1_i/top_0/inst/virusMaskQ[64]
    SLICE_X65Y108        LUT4 (Prop_lut4_I1_O)        0.045     1.349 r  design_1_i/top_0/inst/virusEnQ[64]_i_1/O
                         net (fo=1, routed)           0.000     1.349    design_1_i/top_0/inst/virusEnQ[64]_i_1_n_0
    SLICE_X65Y108        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.935     0.937    design_1_i/top_0/inst/clk2
    SLICE_X65Y108        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[64]/C
                         clock pessimism              0.000     0.937    
                         clock uncertainty            0.266     1.203    
    SLICE_X65Y108        FDRE (Hold_fdre_C_D)         0.092     1.295    design_1_i/top_0/inst/virusEnQ_reg[64]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[56]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.888%)  route 0.180ns (49.112%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.938ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        0.660     0.996    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X64Y108        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y108        FDRE (Prop_fdre_C_Q)         0.141     1.137 r  design_1_i/top_0/inst/virusMaskQ_reg[56]/Q
                         net (fo=5, routed)           0.180     1.317    design_1_i/top_0/inst/virusMaskQ[56]
    SLICE_X65Y106        LUT4 (Prop_lut4_I1_O)        0.045     1.362 r  design_1_i/top_0/inst/virusEnQ[56]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.362    design_1_i/top_0/inst/virusEnQ[56]_rep_i_1_n_0
    SLICE_X65Y106        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[56]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.936     0.938    design_1_i/top_0/inst/clk2
    SLICE_X65Y106        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[56]_rep/C
                         clock pessimism              0.000     0.938    
                         clock uncertainty            0.266     1.204    
    SLICE_X65Y106        FDRE (Hold_fdre_C_D)         0.092     1.296    design_1_i/top_0/inst/virusEnQ_reg[56]_rep
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.209ns (56.885%)  route 0.158ns (43.115%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.936ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        0.658     0.994    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X58Y107        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y107        FDRE (Prop_fdre_C_Q)         0.164     1.158 r  design_1_i/top_0/inst/virusMaskQ_reg[65]/Q
                         net (fo=5, routed)           0.158     1.316    design_1_i/top_0/inst/virusMaskQ[65]
    SLICE_X59Y107        LUT4 (Prop_lut4_I1_O)        0.045     1.361 r  design_1_i/top_0/inst/virusEnQ[65]_i_1/O
                         net (fo=1, routed)           0.000     1.361    design_1_i/top_0/inst/virusEnQ[65]_i_1_n_0
    SLICE_X59Y107        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.934     0.936    design_1_i/top_0/inst/clk2
    SLICE_X59Y107        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[65]/C
                         clock pessimism              0.000     0.936    
                         clock uncertainty            0.266     1.202    
    SLICE_X59Y107        FDRE (Hold_fdre_C_D)         0.091     1.293    design_1_i/top_0/inst/virusEnQ_reg[65]
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[91]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[91]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.209ns (52.037%)  route 0.193ns (47.963%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.936ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        0.658     0.994    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X58Y109        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[91]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y109        FDRE (Prop_fdre_C_Q)         0.164     1.158 r  design_1_i/top_0/inst/virusMaskQ_reg[91]/Q
                         net (fo=5, routed)           0.193     1.351    design_1_i/top_0/inst/virusMaskQ[91]
    SLICE_X62Y110        LUT4 (Prop_lut4_I1_O)        0.045     1.396 r  design_1_i/top_0/inst/virusEnQ[91]_i_1/O
                         net (fo=1, routed)           0.000     1.396    design_1_i/top_0/inst/virusEnQ[91]_i_1_n_0
    SLICE_X62Y110        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[91]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.934     0.936    design_1_i/top_0/inst/clk2
    SLICE_X62Y110        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[91]/C
                         clock pessimism              0.000     0.936    
                         clock uncertainty            0.266     1.202    
    SLICE_X62Y110        FDRE (Hold_fdre_C_D)         0.120     1.322    design_1_i/top_0/inst/virusEnQ_reg[91]
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[58]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.308%)  route 0.191ns (50.692%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.938ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        0.660     0.996    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X64Y108        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y108        FDRE (Prop_fdre_C_Q)         0.141     1.137 r  design_1_i/top_0/inst/virusMaskQ_reg[58]/Q
                         net (fo=5, routed)           0.191     1.328    design_1_i/top_0/inst/virusMaskQ[58]
    SLICE_X63Y106        LUT4 (Prop_lut4_I1_O)        0.045     1.373 r  design_1_i/top_0/inst/virusEnQ[58]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.373    design_1_i/top_0/inst/virusEnQ[58]_rep_i_1_n_0
    SLICE_X63Y106        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[58]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.936     0.938    design_1_i/top_0/inst/clk2
    SLICE_X63Y106        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[58]_rep/C
                         clock pessimism              0.000     0.938    
                         clock uncertainty            0.266     1.204    
    SLICE_X63Y106        FDRE (Hold_fdre_C_D)         0.092     1.296    design_1_i/top_0/inst/virusEnQ_reg[58]_rep
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.209ns (54.274%)  route 0.176ns (45.726%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.938ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        0.661     0.997    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X62Y106        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y106        FDRE (Prop_fdre_C_Q)         0.164     1.161 r  design_1_i/top_0/inst/virusMaskQ_reg[37]/Q
                         net (fo=5, routed)           0.176     1.337    design_1_i/top_0/inst/virusMaskQ[37]
    SLICE_X64Y105        LUT4 (Prop_lut4_I1_O)        0.045     1.382 r  design_1_i/top_0/inst/virusEnQ[37]_i_1/O
                         net (fo=1, routed)           0.000     1.382    design_1_i/top_0/inst/virusEnQ[37]_i_1_n_0
    SLICE_X64Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.936     0.938    design_1_i/top_0/inst/clk2
    SLICE_X64Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[37]/C
                         clock pessimism              0.000     0.938    
                         clock uncertainty            0.266     1.204    
    SLICE_X64Y105        FDRE (Hold_fdre_C_D)         0.091     1.295    design_1_i/top_0/inst/virusEnQ_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.209ns (52.663%)  route 0.188ns (47.337%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.938ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        0.659     0.995    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X58Y104        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y104        FDRE (Prop_fdre_C_Q)         0.164     1.159 r  design_1_i/top_0/inst/virusMaskQ_reg[41]/Q
                         net (fo=5, routed)           0.188     1.347    design_1_i/top_0/inst/virusMaskQ[41]
    SLICE_X63Y104        LUT4 (Prop_lut4_I1_O)        0.045     1.392 r  design_1_i/top_0/inst/virusEnQ[41]_i_1/O
                         net (fo=1, routed)           0.000     1.392    design_1_i/top_0/inst/virusEnQ[41]_i_1_n_0
    SLICE_X63Y104        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.936     0.938    design_1_i/top_0/inst/clk2
    SLICE_X63Y104        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[41]/C
                         clock pessimism              0.000     0.938    
                         clock uncertainty            0.266     1.204    
    SLICE_X63Y104        FDRE (Hold_fdre_C_D)         0.092     1.296    design_1_i/top_0/inst/virusEnQ_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.081%)  route 0.218ns (53.919%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.937ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        0.658     0.994    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X56Y107        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y107        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  design_1_i/top_0/inst/virusMaskQ_reg[53]/Q
                         net (fo=5, routed)           0.218     1.353    design_1_i/top_0/inst/virusMaskQ[53]
    SLICE_X59Y106        LUT4 (Prop_lut4_I1_O)        0.045     1.398 r  design_1_i/top_0/inst/virusEnQ[53]_i_1/O
                         net (fo=1, routed)           0.000     1.398    design_1_i/top_0/inst/virusEnQ[53]_i_1_n_0
    SLICE_X59Y106        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2348, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.935     0.937    design_1_i/top_0/inst/clk2
    SLICE_X59Y106        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[53]/C
                         clock pessimism              0.000     0.937    
                         clock uncertainty            0.266     1.203    
    SLICE_X59Y106        FDRE (Hold_fdre_C_D)         0.092     1.295    design_1_i/top_0/inst/virusEnQ_reg[53]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.103    





