vhdl proc_common_v3_00_a "../../../../../../../Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd"
vhdl proc_common_v3_00_a "../../../../../../../Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd"
vhdl proc_common_v3_00_a "../../../../../../../Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd"
vhdl proc_common_v3_00_a "../../../../../../../Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd"
vhdl work "../../../../lab2/source/rtl/vhdl/vga_sync.vhd"
vhdl work "../../../../lab2/source/coregen/dcm75MHz.vhd"
vhdl work "../../../../lab2/source/coregen/dcm50MHz.vhd"
vhdl work "../../../../lab2/source/coregen/dcm25MHz.vhd"
vhdl work "../../../../lab2/source/coregen/dcm108MHz.vhd"
vhdl work "../../../../lab2/source/coregen/char_rom/char_rom_def.vhd"
vhdl proc_common_v3_00_a "../../../../../../../Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd"
vhdl axi_lite_ipif_v1_01_a "../../../../../../../Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/address_decoder.vhd"
vhdl work "../../../../lab2/source/rtl/vhdl/vga.vhd"
vhdl work "../../../../lab2/source/rtl/vhdl/text_mem.vhd"
vhdl work "../../../../lab2/source/rtl/vhdl/graphics_mem.vhd"
vhdl work "../../../../lab2/source/rtl/vhdl/char_rom.vhd"
vhdl axi_lite_ipif_v1_01_a "../../../../../../../Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd"
vhdl work "../../../../lab2/source/rtl/vhdl/vga_top.vhd"
vhdl axi_lite_ipif_v1_01_a "../../../../../../../Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/axi_lite_ipif.vhd"
vhdl my_peripheral_v1_00_a "../../hdl/vhdl/user_logic.vhd"
vhdl my_peripheral_v1_00_a "../../hdl/vhdl/my_peripheral.vhd"
