{
  "processor": "Fujitsu MB8843",
  "manufacturer": "Fujitsu",
  "year": 1977,
  "schema_version": "1.0",
  "source": "MB8841 datasheet (MB8843 variant)",
  "base": "mb8841",
  "instruction_count": 60,
  "instructions": [
    {"mnemonic": "ADD", "opcode": "0x80", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "C", "notes": "Add accumulator with register (1 machine cycle = 4 clocks)"},
    {"mnemonic": "ADDC", "opcode": "0x81", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "C", "notes": "Add with carry"},
    {"mnemonic": "SUB", "opcode": "0x82", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "C", "notes": "Subtract register from accumulator"},
    {"mnemonic": "INC", "opcode": "0x40", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "C", "notes": "Increment register"},
    {"mnemonic": "DEC", "opcode": "0x48", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "C", "notes": "Decrement register"},
    {"mnemonic": "AND", "opcode": "0x83", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "Z", "notes": "Logical AND"},
    {"mnemonic": "OR", "opcode": "0x84", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "Z", "notes": "Logical OR"},
    {"mnemonic": "XOR", "opcode": "0x85", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "Z", "notes": "Logical XOR"},
    {"mnemonic": "CMP", "opcode": "0x86", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "CZ", "notes": "Compare accumulator with register"},
    {"mnemonic": "RLC", "opcode": "0x30", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "implied", "flags_affected": "C", "notes": "Rotate left through carry"},
    {"mnemonic": "RRC", "opcode": "0x31", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "implied", "flags_affected": "C", "notes": "Rotate right through carry"},
    {"mnemonic": "CLC", "opcode": "0x32", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "implied", "flags_affected": "C", "notes": "Clear carry flag"},
    {"mnemonic": "STC", "opcode": "0x33", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "implied", "flags_affected": "C", "notes": "Set carry flag"},
    {"mnemonic": "DAA", "opcode": "0x34", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "implied", "flags_affected": "C", "notes": "Decimal adjust accumulator"},
    {"mnemonic": "DAS", "opcode": "0x35", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "implied", "flags_affected": "C", "notes": "Decimal adjust subtraction"},
    {"mnemonic": "NEG", "opcode": "0x36", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "implied", "flags_affected": "C", "notes": "Negate accumulator"},
    {"mnemonic": "NOT", "opcode": "0x37", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "implied", "flags_affected": "Z", "notes": "Complement accumulator"},
    {"mnemonic": "MOV", "opcode": "0x50", "bytes": 1, "cycles": 4, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Move register to accumulator"},
    {"mnemonic": "MOVA", "opcode": "0x58", "bytes": 1, "cycles": 4, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Move accumulator to register"},
    {"mnemonic": "XCHG", "opcode": "0x60", "bytes": 1, "cycles": 4, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Exchange accumulator with register"},
    {"mnemonic": "MOVI", "opcode": "0xC0", "bytes": 2, "cycles": 4, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Move immediate nibble to accumulator"},
    {"mnemonic": "SWAP", "opcode": "0x38", "bytes": 1, "cycles": 4, "category": "data_transfer", "addressing_mode": "implied", "flags_affected": "none", "notes": "Swap nibbles of accumulator"},
    {"mnemonic": "LD", "opcode": "0x90", "bytes": 1, "cycles": 4, "category": "memory", "addressing_mode": "indirect", "flags_affected": "none", "notes": "Load nibble from RAM"},
    {"mnemonic": "ST", "opcode": "0x98", "bytes": 1, "cycles": 4, "category": "memory", "addressing_mode": "indirect", "flags_affected": "none", "notes": "Store nibble to RAM"},
    {"mnemonic": "LDI", "opcode": "0xA0", "bytes": 2, "cycles": 4, "category": "memory", "addressing_mode": "direct", "flags_affected": "none", "notes": "Load from direct address"},
    {"mnemonic": "STI", "opcode": "0xA8", "bytes": 2, "cycles": 4, "category": "memory", "addressing_mode": "direct", "flags_affected": "none", "notes": "Store to direct address"},
    {"mnemonic": "LDTB", "opcode": "0xB0", "bytes": 2, "cycles": 4, "category": "memory", "addressing_mode": "table", "flags_affected": "none", "notes": "Load from table ROM"},
    {"mnemonic": "LDAX", "opcode": "0xB8", "bytes": 1, "cycles": 4, "category": "memory", "addressing_mode": "indexed", "flags_affected": "none", "notes": "Load indirect via index register"},
    {"mnemonic": "IN", "opcode": "0xD0", "bytes": 1, "cycles": 4, "category": "io", "addressing_mode": "port", "flags_affected": "none", "notes": "Read from I/O port"},
    {"mnemonic": "INS", "opcode": "0xD4", "bytes": 1, "cycles": 4, "category": "io", "addressing_mode": "port", "flags_affected": "none", "notes": "Read from serial I/O port"},
    {"mnemonic": "OUT", "opcode": "0xD8", "bytes": 1, "cycles": 4, "category": "io", "addressing_mode": "port", "flags_affected": "none", "notes": "Write to I/O port"},
    {"mnemonic": "OUTS", "opcode": "0xDC", "bytes": 1, "cycles": 4, "category": "io", "addressing_mode": "port", "flags_affected": "none", "notes": "Write to serial I/O port"},
    {"mnemonic": "OUTD", "opcode": "0xDE", "bytes": 1, "cycles": 4, "category": "io", "addressing_mode": "port", "flags_affected": "none", "notes": "Output discrete port bit"},
    {"mnemonic": "IND", "opcode": "0xD6", "bytes": 1, "cycles": 4, "category": "io", "addressing_mode": "port", "flags_affected": "none", "notes": "Input discrete port bit"},
    {"mnemonic": "OUTI", "opcode": "0xDF", "bytes": 2, "cycles": 4, "category": "io", "addressing_mode": "immediate_port", "flags_affected": "none", "notes": "Output immediate to port"},
    {"mnemonic": "JMP", "opcode": "0xE0", "bytes": 2, "cycles": 4, "category": "control", "addressing_mode": "direct", "flags_affected": "none", "notes": "Unconditional jump"},
    {"mnemonic": "JZ", "opcode": "0xE4", "bytes": 2, "cycles": 4, "category": "control", "addressing_mode": "direct", "flags_affected": "none", "notes": "Jump if zero"},
    {"mnemonic": "JNZ", "opcode": "0xE5", "bytes": 2, "cycles": 4, "category": "control", "addressing_mode": "direct", "flags_affected": "none", "notes": "Jump if not zero"},
    {"mnemonic": "JC", "opcode": "0xE6", "bytes": 2, "cycles": 4, "category": "control", "addressing_mode": "direct", "flags_affected": "none", "notes": "Jump if carry set"},
    {"mnemonic": "JNC", "opcode": "0xE7", "bytes": 2, "cycles": 4, "category": "control", "addressing_mode": "direct", "flags_affected": "none", "notes": "Jump if carry clear"},
    {"mnemonic": "CALL", "opcode": "0xE8", "bytes": 2, "cycles": 4, "category": "control", "addressing_mode": "direct", "flags_affected": "none", "notes": "Call subroutine"},
    {"mnemonic": "RET", "opcode": "0x20", "bytes": 1, "cycles": 4, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Return from subroutine"},
    {"mnemonic": "RETI", "opcode": "0x21", "bytes": 1, "cycles": 4, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Return from interrupt"},
    {"mnemonic": "DJNZ", "opcode": "0x70", "bytes": 2, "cycles": 4, "category": "control", "addressing_mode": "register_direct", "flags_affected": "none", "notes": "Decrement and jump if not zero"},
    {"mnemonic": "JBI", "opcode": "0xEC", "bytes": 2, "cycles": 4, "category": "control", "addressing_mode": "bit_direct", "flags_affected": "none", "notes": "Jump if bit set in I/O port"},
    {"mnemonic": "JNBI", "opcode": "0xED", "bytes": 2, "cycles": 4, "category": "control", "addressing_mode": "bit_direct", "flags_affected": "none", "notes": "Jump if bit not set in I/O port"},
    {"mnemonic": "SETB", "opcode": "0x10", "bytes": 1, "cycles": 4, "category": "bit", "addressing_mode": "bit", "flags_affected": "none", "notes": "Set bit in accumulator"},
    {"mnemonic": "CLRB", "opcode": "0x18", "bytes": 1, "cycles": 4, "category": "bit", "addressing_mode": "bit", "flags_affected": "none", "notes": "Clear bit in accumulator"},
    {"mnemonic": "TSTB", "opcode": "0x08", "bytes": 1, "cycles": 4, "category": "bit", "addressing_mode": "bit", "flags_affected": "Z", "notes": "Test bit in accumulator"},
    {"mnemonic": "NOP", "opcode": "0x00", "bytes": 1, "cycles": 4, "category": "nop", "addressing_mode": "implied", "flags_affected": "none", "notes": "No operation"},
    {"mnemonic": "EI", "opcode": "0x22", "bytes": 1, "cycles": 4, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Enable interrupts"},
    {"mnemonic": "DI", "opcode": "0x23", "bytes": 1, "cycles": 4, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Disable interrupts"},
    {"mnemonic": "SIO", "opcode": "0x24", "bytes": 1, "cycles": 4, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Start serial I/O"},
    {"mnemonic": "HALT", "opcode": "0x25", "bytes": 1, "cycles": 4, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Halt processor"},
    {"mnemonic": "SBR", "opcode": "0x26", "bytes": 1, "cycles": 4, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Set bank register"},
    {"mnemonic": "RBR", "opcode": "0x27", "bytes": 1, "cycles": 4, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Reset bank register"},
    {"mnemonic": "SPB", "opcode": "0x28", "bytes": 1, "cycles": 4, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Set page buffer"},
    {"mnemonic": "RPB", "opcode": "0x29", "bytes": 1, "cycles": 4, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Reset page buffer"},
    {"mnemonic": "TIMER", "opcode": "0x2A", "bytes": 1, "cycles": 4, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Read/control timer"},
    {"mnemonic": "WDT", "opcode": "0x2B", "bytes": 1, "cycles": 4, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Reset watchdog timer"}
  ]
}
