Project Informatione:\topsecret\5_sem\shemtechnik\labs\shem2_plm\lab2-lsm3.rpt

MAX+plus II Compiler Report File
Version 10.0 RC2 9/14/2000
Compiled: 10/01/2009 23:33:22

Copyright (C) 1988-2000 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

lab2-lsm3
      EPM9320RC208-15      43       23       0      124     69          38 %

User Pins:                 43       23       0  



Project Informatione:\topsecret\5_sem\shemtechnik\labs\shem2_plm\lab2-lsm3.rpt

** PROJECT COMPILATION MESSAGES **

Warning: No superset bus at connection -- "F[1..2]"
Warning: No superset bus at connection -- "F[1..2]"
Warning: No superset bus at connection -- "F[1..2]"
Warning: No superset bus at connection -- "F[1..2]"
Warning: No superset bus at connection -- "F[1..2]"
Warning: No superset bus at connection -- "F[1..2]"
Warning: No superset bus at connection -- "F[1..2]"
Warning: No superset bus at connection -- "F[1..2]"
Warning: No superset bus at connection -- "F[1..2]"
Warning: No superset bus at connection -- "F[1..2]"
Warning: No superset bus at connection -- "F[1..2]"
Warning: No superset bus at connection -- "F[1..2]"
Warning: No superset bus at connection -- "F[1..2]"
Warning: No superset bus at connection -- "F[1..2]"
Warning: No superset bus at connection -- "F[1..2]"
Warning: No superset bus at connection -- "F[1..2]"
Warning: No superset bus at connection -- "F[1..2]"
Warning: No superset bus at connection -- "F[1..2]"
Warning: No superset bus at connection -- "F[1..2]"
Warning: No superset bus at connection -- "F[1..2]"
Warning: No superset bus at connection -- "F[1..2]"
Warning: No superset bus at connection -- "F[1..2]"
Warning: No superset bus at connection -- "F[1..2]"
Warning: No superset bus at connection -- "F[1..2]"
Warning: No superset bus at connection -- "F[1..2]"
Warning: No superset bus at connection -- "F[1..2]"
Warning: No superset bus at connection -- "F[1..2]"
Warning: No superset bus at connection -- "F[1..2]"
Warning: No superset bus at connection -- "F[1..2]"
Warning: No superset bus at connection -- "F[1..2]"
Warning: No superset bus at connection -- "F[1..2]"
Warning: No superset bus at connection -- "F[1..2]"
Warning: No superset bus at connection -- "F[1..2]"
Warning: No superset bus at connection -- "F[1..2]"
Warning: No superset bus at connection -- "F[1..2]"
Warning: No superset bus at connection -- "F[1..2]"
Warning: No superset bus at connection -- "F[1..2]"
Warning: No superset bus at connection -- "F[1..2]"
Warning: No superset bus at connection -- "F[1..2]"
Warning: No superset bus at connection -- "F[1..2]"
Warning: No superset bus at connection -- "F[1..2]"
Warning: No superset bus at connection -- "F[1..2]"
Warning: No superset bus at connection -- "F[1..2]"
Warning: No superset bus at connection -- "F[1..2]"
Warning: No superset bus at connection -- "F[1..2]"


Project Informatione:\topsecret\5_sem\shemtechnik\labs\shem2_plm\lab2-lsm3.rpt

** FILE HIERARCHY **



|c0:1431|
|si:1410|
|rz14-19:1409|
|rz14-19:1409|and7:35|
|rz0-13:1408|
|xi:1407|
|xi:1407|carry_not:25|
|xi:1407|carry_not:29|
|xi:1407|carry_not:28|
|xi:1407|carry_not:27|
|xi:1407|carry_not:26|
|xi:1388|
|xi:1388|carry_not:25|
|xi:1388|carry_not:29|
|xi:1388|carry_not:28|
|xi:1388|carry_not:27|
|xi:1388|carry_not:26|
|xi:1389|
|xi:1389|carry_not:25|
|xi:1389|carry_not:29|
|xi:1389|carry_not:28|
|xi:1389|carry_not:27|
|xi:1389|carry_not:26|
|xi:1390|
|xi:1390|carry_not:25|
|xi:1390|carry_not:29|
|xi:1390|carry_not:28|
|xi:1390|carry_not:27|
|xi:1390|carry_not:26|
|xi:1391|
|xi:1391|carry_not:25|
|xi:1391|carry_not:29|
|xi:1391|carry_not:28|
|xi:1391|carry_not:27|
|xi:1391|carry_not:26|
|xi:1392|
|xi:1392|carry_not:25|
|xi:1392|carry_not:29|
|xi:1392|carry_not:28|
|xi:1392|carry_not:27|
|xi:1392|carry_not:26|
|xi:1393|
|xi:1393|carry_not:25|
|xi:1393|carry_not:29|
|xi:1393|carry_not:28|
|xi:1393|carry_not:27|
|xi:1393|carry_not:26|
|xi:1394|
|xi:1394|carry_not:25|
|xi:1394|carry_not:29|
|xi:1394|carry_not:28|
|xi:1394|carry_not:27|
|xi:1394|carry_not:26|
|xi:1395|
|xi:1395|carry_not:25|
|xi:1395|carry_not:29|
|xi:1395|carry_not:28|
|xi:1395|carry_not:27|
|xi:1395|carry_not:26|
|xi:1396|
|xi:1396|carry_not:25|
|xi:1396|carry_not:29|
|xi:1396|carry_not:28|
|xi:1396|carry_not:27|
|xi:1396|carry_not:26|
|xi:1397|
|xi:1397|carry_not:25|
|xi:1397|carry_not:29|
|xi:1397|carry_not:28|
|xi:1397|carry_not:27|
|xi:1397|carry_not:26|
|xi:1398|
|xi:1398|carry_not:25|
|xi:1398|carry_not:29|
|xi:1398|carry_not:28|
|xi:1398|carry_not:27|
|xi:1398|carry_not:26|
|xi:1399|
|xi:1399|carry_not:25|
|xi:1399|carry_not:29|
|xi:1399|carry_not:28|
|xi:1399|carry_not:27|
|xi:1399|carry_not:26|
|xi:1400|
|xi:1400|carry_not:25|
|xi:1400|carry_not:29|
|xi:1400|carry_not:28|
|xi:1400|carry_not:27|
|xi:1400|carry_not:26|
|xi:1401|
|xi:1401|carry_not:25|
|xi:1401|carry_not:29|
|xi:1401|carry_not:28|
|xi:1401|carry_not:27|
|xi:1401|carry_not:26|
|xi:1402|
|xi:1402|carry_not:25|
|xi:1402|carry_not:29|
|xi:1402|carry_not:28|
|xi:1402|carry_not:27|
|xi:1402|carry_not:26|
|xi:1403|
|xi:1403|carry_not:25|
|xi:1403|carry_not:29|
|xi:1403|carry_not:28|
|xi:1403|carry_not:27|
|xi:1403|carry_not:26|
|xi:1404|
|xi:1404|carry_not:25|
|xi:1404|carry_not:29|
|xi:1404|carry_not:28|
|xi:1404|carry_not:27|
|xi:1404|carry_not:26|
|xi:1405|
|xi:1405|carry_not:25|
|xi:1405|carry_not:29|
|xi:1405|carry_not:28|
|xi:1405|carry_not:27|
|xi:1405|carry_not:26|
|xi:1406|
|xi:1406|carry_not:25|
|xi:1406|carry_not:29|
|xi:1406|carry_not:28|
|xi:1406|carry_not:27|
|xi:1406|carry_not:26|
|yi:1387|
|yi:1387|carry_not:19|
|yi:1387|carry_not:23|
|yi:1387|carry_not:22|
|yi:1387|carry_not:21|
|yi:1368|
|yi:1368|carry_not:19|
|yi:1368|carry_not:23|
|yi:1368|carry_not:22|
|yi:1368|carry_not:21|
|yi:1369|
|yi:1369|carry_not:19|
|yi:1369|carry_not:23|
|yi:1369|carry_not:22|
|yi:1369|carry_not:21|
|yi:1370|
|yi:1370|carry_not:19|
|yi:1370|carry_not:23|
|yi:1370|carry_not:22|
|yi:1370|carry_not:21|
|yi:1371|
|yi:1371|carry_not:19|
|yi:1371|carry_not:23|
|yi:1371|carry_not:22|
|yi:1371|carry_not:21|
|yi:1372|
|yi:1372|carry_not:19|
|yi:1372|carry_not:23|
|yi:1372|carry_not:22|
|yi:1372|carry_not:21|
|yi:1373|
|yi:1373|carry_not:19|
|yi:1373|carry_not:23|
|yi:1373|carry_not:22|
|yi:1373|carry_not:21|
|yi:1374|
|yi:1374|carry_not:19|
|yi:1374|carry_not:23|
|yi:1374|carry_not:22|
|yi:1374|carry_not:21|
|yi:1375|
|yi:1375|carry_not:19|
|yi:1375|carry_not:23|
|yi:1375|carry_not:22|
|yi:1375|carry_not:21|
|yi:1376|
|yi:1376|carry_not:19|
|yi:1376|carry_not:23|
|yi:1376|carry_not:22|
|yi:1376|carry_not:21|
|yi:1377|
|yi:1377|carry_not:19|
|yi:1377|carry_not:23|
|yi:1377|carry_not:22|
|yi:1377|carry_not:21|
|yi:1378|
|yi:1378|carry_not:19|
|yi:1378|carry_not:23|
|yi:1378|carry_not:22|
|yi:1378|carry_not:21|
|yi:1379|
|yi:1379|carry_not:19|
|yi:1379|carry_not:23|
|yi:1379|carry_not:22|
|yi:1379|carry_not:21|
|yi:1380|
|yi:1380|carry_not:19|
|yi:1380|carry_not:23|
|yi:1380|carry_not:22|
|yi:1380|carry_not:21|
|yi:1381|
|yi:1381|carry_not:19|
|yi:1381|carry_not:23|
|yi:1381|carry_not:22|
|yi:1381|carry_not:21|
|yi:1382|
|yi:1382|carry_not:19|
|yi:1382|carry_not:23|
|yi:1382|carry_not:22|
|yi:1382|carry_not:21|
|yi:1383|
|yi:1383|carry_not:19|
|yi:1383|carry_not:23|
|yi:1383|carry_not:22|
|yi:1383|carry_not:21|
|yi:1384|
|yi:1384|carry_not:19|
|yi:1384|carry_not:23|
|yi:1384|carry_not:22|
|yi:1384|carry_not:21|
|yi:1385|
|yi:1385|carry_not:19|
|yi:1385|carry_not:23|
|yi:1385|carry_not:22|
|yi:1385|carry_not:21|
|yi:1386|
|yi:1386|carry_not:19|
|yi:1386|carry_not:23|
|yi:1386|carry_not:22|
|yi:1386|carry_not:21|
|xor2:1363|
|xor2:1363|carry_not:16|
|xor2:1363|carry_not:18|
|xor2:1363|carry_not:17|
|xor2:1356|
|xor2:1356|carry_not:16|
|xor2:1356|carry_not:18|
|xor2:1356|carry_not:17|
|xor2:1357|
|xor2:1357|carry_not:16|
|xor2:1357|carry_not:18|
|xor2:1357|carry_not:17|
|xor2:1358|
|xor2:1358|carry_not:16|
|xor2:1358|carry_not:18|
|xor2:1358|carry_not:17|
|xor2:1359|
|xor2:1359|carry_not:16|
|xor2:1359|carry_not:18|
|xor2:1359|carry_not:17|
|xor2:1360|
|xor2:1360|carry_not:16|
|xor2:1360|carry_not:18|
|xor2:1360|carry_not:17|
|xor2:1361|
|xor2:1361|carry_not:16|
|xor2:1361|carry_not:18|
|xor2:1361|carry_not:17|
|xor2:1364|
|xor2:1364|carry_not:16|
|xor2:1364|carry_not:18|
|xor2:1364|carry_not:17|
|xor2:1365|
|xor2:1365|carry_not:16|
|xor2:1365|carry_not:18|
|xor2:1365|carry_not:17|
|xor2:1366|
|xor2:1366|carry_not:16|
|xor2:1366|carry_not:18|
|xor2:1366|carry_not:17|
|xor2:1367|
|xor2:1367|carry_not:16|
|xor2:1367|carry_not:18|
|xor2:1367|carry_not:17|
|xor2:1522|
|xor2:1522|carry_not:16|
|xor2:1522|carry_not:18|
|xor2:1522|carry_not:17|
|xor2:1525|
|xor2:1525|carry_not:16|
|xor2:1525|carry_not:18|
|xor2:1525|carry_not:17|
|xor2:1526|
|xor2:1526|carry_not:16|
|xor2:1526|carry_not:18|
|xor2:1526|carry_not:17|
|xor2:1527|
|xor2:1527|carry_not:16|
|xor2:1527|carry_not:18|
|xor2:1527|carry_not:17|
|xor2:1528|
|xor2:1528|carry_not:16|
|xor2:1528|carry_not:18|
|xor2:1528|carry_not:17|
|xor2:1530|
|xor2:1530|carry_not:16|
|xor2:1530|carry_not:18|
|xor2:1530|carry_not:17|
|xor2:1533|
|xor2:1533|carry_not:16|
|xor2:1533|carry_not:18|
|xor2:1533|carry_not:17|
|xor2:1534|
|xor2:1534|carry_not:16|
|xor2:1534|carry_not:18|
|xor2:1534|carry_not:17|
|xor2:1536|
|xor2:1536|carry_not:16|
|xor2:1536|carry_not:18|
|xor2:1536|carry_not:17|
|ci1-xyc:1550|
|ci1-xyc:1550|t:5|
|ci1-xyc:1559|
|ci1-xyc:1559|t:5|
|ci1-xyc:1558|
|ci1-xyc:1558|t:5|
|ci1-xyc:1557|
|ci1-xyc:1557|t:5|
|ci1-xyc:1556|
|ci1-xyc:1556|t:5|
|ci1-xyc:1555|
|ci1-xyc:1555|t:5|
|ci1-xyc:1554|
|ci1-xyc:1554|t:5|
|ci1-xyc:1553|
|ci1-xyc:1553|t:5|
|ci1-xyc:1552|
|ci1-xyc:1552|t:5|
|ci1-xyc:1551|
|ci1-xyc:1551|t:5|
|c-2-xyc:1564|
|c-2-xyc:1564|and5:30|
|c-2-xyc:1564|and5:38|
|c-2-xyc:1564|and5:35|
|c-2-xyc:1564|and5:34|
|c-2-xyc:1564|and5:32|
|c-2-xyc:1564|and5:31|
|c-2-xyc:1565|
|c-2-xyc:1565|and5:30|
|c-2-xyc:1565|and5:38|
|c-2-xyc:1565|and5:35|
|c-2-xyc:1565|and5:34|
|c-2-xyc:1565|and5:32|
|c-2-xyc:1565|and5:31|
|c-2-xyc:1561|
|c-2-xyc:1561|and5:30|
|c-2-xyc:1561|and5:38|
|c-2-xyc:1561|and5:35|
|c-2-xyc:1561|and5:34|
|c-2-xyc:1561|and5:32|
|c-2-xyc:1561|and5:31|
|c-2-xyc:1562|
|c-2-xyc:1562|and5:30|
|c-2-xyc:1562|and5:38|
|c-2-xyc:1562|and5:35|
|c-2-xyc:1562|and5:34|
|c-2-xyc:1562|and5:32|
|c-2-xyc:1562|and5:31|
|c-2-xyc:1566|
|c-2-xyc:1566|and5:30|
|c-2-xyc:1566|and5:38|
|c-2-xyc:1566|and5:35|
|c-2-xyc:1566|and5:34|
|c-2-xyc:1566|and5:32|
|c-2-xyc:1566|and5:31|
|c-2-xyc:1567|
|c-2-xyc:1567|and5:30|
|c-2-xyc:1567|and5:38|
|c-2-xyc:1567|and5:35|
|c-2-xyc:1567|and5:34|
|c-2-xyc:1567|and5:32|
|c-2-xyc:1567|and5:31|
|c-2-xyc:1568|
|c-2-xyc:1568|and5:30|
|c-2-xyc:1568|and5:38|
|c-2-xyc:1568|and5:35|
|c-2-xyc:1568|and5:34|
|c-2-xyc:1568|and5:32|
|c-2-xyc:1568|and5:31|
|c-2-xyc:1569|
|c-2-xyc:1569|and5:30|
|c-2-xyc:1569|and5:38|
|c-2-xyc:1569|and5:35|
|c-2-xyc:1569|and5:34|
|c-2-xyc:1569|and5:32|
|c-2-xyc:1569|and5:31|
|c-2-xyc:1570|
|c-2-xyc:1570|and5:30|
|c-2-xyc:1570|and5:38|
|c-2-xyc:1570|and5:35|
|c-2-xyc:1570|and5:34|
|c-2-xyc:1570|and5:32|
|c-2-xyc:1570|and5:31|
|c-2-xyc:1572|
|c-2-xyc:1572|and5:30|
|c-2-xyc:1572|and5:38|
|c-2-xyc:1572|and5:35|
|c-2-xyc:1572|and5:34|
|c-2-xyc:1572|and5:32|
|c-2-xyc:1572|and5:31|


Device-Specific Information:e:\topsecret\5_sem\shemtechnik\labs\shem2_plm\lab2-lsm3.rpt
lab2-lsm3

***** Logic for device 'lab2-lsm3' compiled without errors.




Device: EPM9320RC208-15

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF
    User Code                                  = ffff
    MultiVolt I/O                              = OFF

              R R     R R R   R R R   R   R R R R     R R R R           R R R   R R R       R   R R R   R              
              E E     E E E   E E E   E   E E E E     E E E E           E E E   E E E       E   E E E   E              
              S S     S S S   S S S   S   S S S S     S S S S           S S S   S S S       S   S S S   S              
              E E     E E E   E E E   E V E E E E     E E E E           E E E V E E E       E   E E E   E       V      
              R R     R R R   R R R   R C R R R R     R R R R           R R R C R R R       R   R R R   R       C      
              V V G D V V V D V V V D V C V V V V D G V V V V D       D V V V C V V V D D G V D V V V D V D P P C Q P  
              E E N 1 E E E 1 E E E 1 E I E E E E 0 N E E E E 0 F F S 0 E E E I E E E 0 0 N E 1 E E E 1 E 1 1 1 I 1 0  
              D D D 5 D D D 9 D D D 0 D O D D D D 5 D D D D D 3 1 0 I 2 D D D O D D D 7 8 D D 3 D D D 7 D 6 5 8 O 1 0  
            ----------------------------------------------------------------------------------------------------------_ 
           / 208 206 204 202 200 198 196 194 192 190 188 186 184 182 180 178 176 174 172 170 168 166 164 162 160 158   |_ 
          /    207 205 203 201 199 197 195 193 191 189 187 185 183 181 179 177 175 173 171 169 167 165 163 161 159 157    | 
RESERVED |  1                                                                                                         156 | Q00 
RESERVED |  2                                                                                                         155 | P02 
RESERVED |  3                                                                                                         154 | P06 
     Q06 |  4                                                                                                         153 | F2 
   VCCIO |  5                                                                                                         152 | GND 
    N.C. |  6                                                                                                         151 | N.C. 
    N.C. |  7                                                                                                         150 | N.C. 
    N.C. |  8                                                                                                         149 | N.C. 
    N.C. |  9                                                                                                         148 | VCCINT 
  VCCINT | 10                                                                                                         147 | N.C. 
    N.C. | 11                                                                                                         146 | N.C. 
    N.C. | 12                                                                                                         145 | N.C. 
    N.C. | 13                                                                                                         144 | N.C. 
     GND | 14                                                                                                         143 | GND 
    N.C. | 15                                                                                                         142 | N.C. 
    N.C. | 16                                                                                                         141 | N.C. 
    N.C. | 17                                                                                                         140 | N.C. 
    N.C. | 18                                                                                                         139 | VCCINT 
  VCCINT | 19                                                                                                         138 | VCCIO 
     GND | 20                                                                                                         137 | P11 
     Q07 | 21                                                                                                         136 | P09 
     P10 | 22                                                                                                         135 | Q08 
     P08 | 23                                                                                                         134 | Q09 
     GND | 24                                                                                                         133 | GND 
   VCCIO | 25                                                                                                         132 | GND 
     Q13 | 26                                                                                                         131 | Q14 
     Q15 | 27                                             EPM9320RC208-15                                             130 | Q12 
     P14 | 28                                                                                                         129 | P13 
     P12 | 29                                                                                                         128 | VCCINT 
  VCCINT | 30                                                                                                         127 | VCCIO 
     GND | 31                                                                                                         126 | Q18 
     P19 | 32                                                                                                         125 | Q17 
     Q19 | 33                                                                                                         124 | P16 
     Q16 | 34                                                                                                         123 | P17 
     GND | 35                                                                                                         122 | GND 
   VCCIO | 36                                                                                                         121 | GND 
RESERVED | 37                                                                                                         120 | RESERVED 
     Q05 | 38                                                                                                         119 | P04 
     P05 | 39                                                                                                         118 | GND 
     Q03 | 40                                                                                                         117 | P03 
     GND | 41                                                                                                         116 | GND 
     GND | 42                                                                                                         115 | GND 
     GND | 43                                                                                                         114 | GND 
     GND | 44                                                                                                         113 | GND 
  VCCINT | 45                                                                                                         112 | VCCINT 
     GND | 46                                                                                                         111 | VCCIO 
     GND | 47                                                                                                         110 | GND 
    ^VPP | 48                                                                                                         109 | N.C. 
    #TMS | 49                                                                                                         108 | #TDO 
RESERVED | 50                                                                                                         107 | Q04 
overflow | 51                                                                                                         106 | Q02 
RESERVED | 52                                                                                                         105 | Q01 
         |      54  56  58  60  62  64  66  68  70  72  74  76  78  80  82  84  86  88  90  92  94  96  98 100 102 104  _| 
          \   53  55  57  59  61  63  65  67  69  71  73  75  77  79  81  83  85  87  89  91  93  95  97  99 101 103   | 
           \----------------------------------------------------------------------------------------------------------- 
              R R V D R R R D R R R R R G R R R R D V R R R R R # # D R R R D G R R R R R V D R R R D R R D D Q G P P  
              E E C 1 E E E 1 E E E E E N E E E E 1 C E E E E E T T 0 E E E 0 N E E E E E C 1 E E E 0 E Z 0 0 1 N 0 0  
              S S C 8 S S S 4 S S S S S D S S S S 1 C S S S S S C D 1 S S S 0 D S S S S S C 2 S S S 9 S   6 4 0 D 7 1  
              E E I   E E E   E E E E E   E E E E   I E E E E E K I   E E E     E E E E E I   E E E   E                
              R R O   R R R   R R R R R   R R R R   O R R R R R       R R R     R R R R R O   R R R   R                
              V V     V V V   V V V V V   V V V V     V V V V V       V V V     V V V V V     V V V   V                
              E E     E E E   E E E E E   E E E E     E E E E E       E E E     E E E E E     E E E   E                
              D D     D D D   D D D D D   D D D D     D D D D D       D D D     D D D D D     D D D   D                


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:e:\topsecret\5_sem\shemtechnik\labs\shem2_plm\lab2-lsm3.rpt
lab2-lsm3

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect         Clears/     External    Shareable
Block   Logic Cells  Driven       Driven       Clocks  Presets   Interconnect  Expanders
A1       1/16(  6%)   0/16(  0%)   1/16(  6%)    0/2    0/2       2/33(  6%)    0/16(  0%)  
A2       1/16(  6%)   0/16(  0%)   1/16(  6%)    0/2    0/2       5/33( 15%)    1/16(  6%)  
A3      16/16(100%)   1/16(  6%)   1/16(  6%)    0/2    0/2      13/33( 39%)    8/16( 50%)  
A4      15/16( 93%)   3/16( 18%)   0/16(  0%)    0/2    0/2      10/33( 30%)    8/16( 50%)  
B1      13/16( 81%)   5/16( 31%)   0/16(  0%)    0/2    0/2      29/33( 87%)    7/16( 43%)  
B3       1/16(  6%)   1/16(  6%)   0/16(  0%)    0/2    0/2       2/33(  6%)    0/16(  0%)  
B5      14/16( 87%)   3/16( 18%)   2/16( 12%)    0/2    0/2      12/33( 36%)    7/16( 43%)  
C2      11/16( 68%)   2/16( 12%)   1/16(  6%)    0/2    0/2       8/33( 24%)    7/16( 43%)  
C3      11/16( 68%)   3/16( 18%)   0/16(  0%)    0/2    0/2       9/33( 27%)    5/16( 31%)  
C5      11/16( 68%)   3/16( 18%)   0/16(  0%)    0/2    0/2       8/33( 24%)    7/16( 43%)  
D2      15/16( 93%)   3/16( 18%)   1/16(  6%)    0/2    0/2      12/33( 36%)   11/16( 68%)  
D4      15/16( 93%)   3/16( 18%)   0/16(  0%)    0/2    0/2      12/33( 36%)    8/16( 50%)  


Total dedicated input pins used:                 4/4      (100%)
Total I/O pins used:                            62/128    ( 48%)
Total logic cells used:                        124/320    ( 38%)
Total shareable expanders used:                  0/320    (  0%)
Total Turbo logic cells used:                  124/320    ( 38%)
Total shareable expanders not available (n/a):  69/320    ( 21%)
Average fan-in:                                  6.29
Total fan-in:                                   780

Total input pins required:                      43
Total input I/O cell registers required:         0
Total output pins required:                     23
Total output I/O cell registers required:        0
Total buried I/O cell registers required:        0
Total bidirectional pins required:               0
Total logic cells required:                    124
Total flipflops required:                        0
Total product terms required:                  483
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:           0
Total packed registers required:                 0

Synthesized logic cells:                        84/ 320   ( 26%)

Logic Cell Counts

Column:  01  02  03  04  05  Total
 A:      1   1  16  15   0     33
 B:     13   0   1   0  14     28
 C:      0  11  11   0  11     33
 D:      0  15   0  15   0     30

Total:  14  27  28  30  25    124



Device-Specific Information:e:\topsecret\5_sem\shemtechnik\labs\shem2_plm\lab2-lsm3.rpt
lab2-lsm3

** INPUTS **

                                               Shareable
                                               Expanders     Fan-In    Fan-Out
 Pin     LC   Row  Col  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
 182      -    -    --      INPUT               0      0   0    0    0    0  101  F0
 183      -    -    --      INPUT               0      0   0    0    0    0   87  F1
 153      -    -    --      INPUT               0      0   0    0    0    0  100  F2
 157      -    -    01      INPUT               0      0   0    0    0    0   14  P00
 104      -    -    01      INPUT               0      0   0    0    0    0   13  P01
 155      -    -    01      INPUT               0      0   0    0    0    0    7  P02
 117      -    A    --      INPUT               0      0   0    0    0    0    7  P03
 119      -    A    --      INPUT               0      0   0    0    0    0    5  P04
  39      -    A    --      INPUT               0      0   0    0    0    0    8  P05
 154      -    -    01      INPUT               0      0   0    0    0    0    9  P06
 103      -    -    01      INPUT               0      0   0    0    0    0    6  P07
  23      -    D    --      INPUT               0      0   0    0    0    0    9  P08
 136      -    D    --      INPUT               0      0   0    0    0    0    6  P09
  22      -    D    --      INPUT               0      0   0    0    0    0    9  P10
 137      -    D    --      INPUT               0      0   0    0    0    0    6  P11
  29      -    C    --      INPUT               0      0   0    0    0    0    9  P12
 129      -    C    --      INPUT               0      0   0    0    0    0    6  P13
  28      -    C    --      INPUT               0      0   0    0    0    0    9  P14
 161      -    -    01      INPUT               0      0   0    0    0    0    6  P15
 124      -    B    --      INPUT               0      0   0    0    0    0    9  P16
 123      -    B    --      INPUT               0      0   0    0    0    0    6  P17
 160      -    -    01      INPUT               0      0   0    0    0    0    8  P18
  32      -    B    --      INPUT               0      0   0    0    0    0    5  P19
 156      -    -    01      INPUT               0      0   0    0    0    0   16  Q00
 105      -    -    01      INPUT               0      0   0    0    0    0   11  Q01
 106      -    -    01      INPUT               0      0   0    0    0    0   10  Q02
  40      -    A    --      INPUT               0      0   0    0    0    0    7  Q03
 107      -    -    01      INPUT               0      0   0    0    0    0    7  Q04
  38      -    A    --      INPUT               0      0   0    0    0    0    9  Q05
   4      -    -    --      INPUT               0      0   0    0    0    0    7  Q06
  21      -    D    --      INPUT               0      0   0    0    0    0    6  Q07
 135      -    D    --      INPUT               0      0   0    0    0    0    7  Q08
 134      -    D    --      INPUT               0      0   0    0    0    0    6  Q09
 101      -    -    01      INPUT               0      0   0    0    0    0    7  Q10
 158      -    -    01      INPUT               0      0   0    0    0    0    6  Q11
 130      -    C    --      INPUT               0      0   0    0    0    0    7  Q12
  26      -    C    --      INPUT               0      0   0    0    0    0    6  Q13
 131      -    C    --      INPUT               0      0   0    0    0    0    7  Q14
  27      -    C    --      INPUT               0      0   0    0    0    0    6  Q15
  34      -    B    --      INPUT               0      0   0    0    0    0    7  Q16
 125      -    B    --      INPUT               0      0   0    0    0    0    6  Q17
 126      -    B    --      INPUT               0      0   0    0    0    0    7  Q18
  33      -    B    --      INPUT               0      0   0    0    0    0    5  Q19


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:e:\topsecret\5_sem\shemtechnik\labs\shem2_plm\lab2-lsm3.rpt
lab2-lsm3

** OUTPUTS **

                                               Shareable
                                               Expanders     Fan-In    Fan-Out
 Pin     LC   Row  Col  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  84      -    -    03     OUTPUT               0      0   0    0    1    0    0  D00
  80      -    -    03     OUTPUT               0      0   0    0    1    0    0  D01
 180      -    -    03     OUTPUT               0      0   0    0    1    0    0  D02
 184      -    -    03     OUTPUT               0      0   0    0    1    0    0  D03
 100      -    -    01     OUTPUT               0      0   0    0    1    0    0  D04
 190      -    -    04     OUTPUT               0      0   0    0    1    0    0  D05
  99      -    -    01     OUTPUT               0      0   0    0    1    0    0  D06
 172      -    -    02     OUTPUT               0      0   0    0    1    0    0  D07
 171      -    -    02     OUTPUT               0      0   0    0    1    0    0  D08
  96      -    -    02     OUTPUT               0      0   0    0    1    0    0  D09
 197      -    -    04     OUTPUT               0      0   0    0    1    0    0  D10
  71      -    -    04     OUTPUT               0      0   0    0    1    0    0  D11
  92      -    -    02     OUTPUT               0      0   0    0    1    0    0  D12
 168      -    -    02     OUTPUT               0      0   0    0    1    0    0  D13
  60      -    -    05     OUTPUT               0      0   0    0    1    0    0  D14
 205      -    -    05     OUTPUT               0      0   0    0    1    0    0  D15
 162      -    -    01     OUTPUT               0      0   0    0    1    0    0  D16
 164      -    -    01     OUTPUT               0      0   0    0    1    0    0  D17
  56      -    -    05     OUTPUT               0      0   0    0    1    0    0  D18
 201      -    -    05     OUTPUT               0      0   0    0    1    0    0  D19
  51      -    -    05     OUTPUT               0      0   0    0    1    0    0  overflow
  98      -    -    01     OUTPUT               0      0   0    0    1    0    0  RZ
 181      -    -    03     OUTPUT               0      0   0    0    1    0    0  SI


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:e:\topsecret\5_sem\shemtechnik\labs\shem2_plm\lab2-lsm3.rpt
lab2-lsm3

** BURIED LOGIC **

                                               Shareable
                                               Expanders     Fan-In    Fan-Out
 IOC     LC   Row  Col  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK Name
   -     16    A    03        OR2    s t        1      0   1    9    0    0    1  |ci1-xyc:1551|Ci1~1 (|ci1-xyc:1551|~10~1)
   -      5    A    03        OR2    s t        1      0   1    8    0    0    1  |ci1-xyc:1551|Ci1~2 (|ci1-xyc:1551|~10~2)
   -      6    A    03        OR2    s t        1      0   1    8    0    0    1  |ci1-xyc:1551|Ci1~3 (|ci1-xyc:1551|~10~3)
   -      7    A    03        OR2      t        1      0   1    7    3    0    3  |ci1-xyc:1551|Ci1 (|ci1-xyc:1551|:10)
   -     13    A    04       SOFT    s t        0      0   0    3    0    0    1  |ci1-xyc:1552|Ci1~1 (|ci1-xyc:1552|~10~1)
   -     14    A    04        XOR      t        1      0   1    5    3    0    5  |ci1-xyc:1552|Ci1 (|ci1-xyc:1552|:10)
   -     10    C    03       SOFT    s t        0      0   0    2    0    0    2  |c-2-xyc:1561|C2~1 (|c-2-xyc:1561|~21~1)
   -     11    C    03       SOFT    s t        0      0   0    3    0    0    1  |c-2-xyc:1561|C2~2 (|c-2-xyc:1561|~21~2)
   -      8    A    03        OR2    s t        1      0   1    7    1    0    1  |c-2-xyc:1562|C2~1 (|c-2-xyc:1562|~21~1)
   -      9    A    03        OR2    s t        1      0   1    7    2    0    1  |c-2-xyc:1562|C2~2 (|c-2-xyc:1562|~21~2)
   -      1    A    03        XOR    s t !      0      0   0    7    4    0    6  |c-2-xyc:1562|C2~3 (|c-2-xyc:1562|~21~3)
   -     10    A    03       SOFT    s t        0      0   0    3    0    0    2  |c-2-xyc:1562|C2~4 (|c-2-xyc:1562|~21~4)
   -      5    A    01       SOFT    s t        0      0   0    2    0    0    1  |c-2-xyc:1562|C2~5 (|c-2-xyc:1562|~21~5)
   -     11    A    03       SOFT    s t        0      0   0    2    2    0    1  |c-2-xyc:1562|C2~6 (|c-2-xyc:1562|~21~6)
   -     13    A    03       SOFT    s t        0      0   0    2    0    0    1  |c-2-xyc:1562|C2~7 (|c-2-xyc:1562|~21~7)
   -     14    A    03       SOFT    s t        0      0   0    2    0    0    1  |c-2-xyc:1562|C2~8 (|c-2-xyc:1562|~21~8)
   -     15    A    03       SOFT    s t        0      0   0    2    0    0    1  |c-2-xyc:1562|C2~9 (|c-2-xyc:1562|~21~9)
   -     12    A    04        OR2    s t        0      0   0    5    0    0    6  |c-2-xyc:1562|~36~1
   -     11    A    04        OR2    s t        1      0   1    5    2    0    1  |c-2-xyc:1564|C2~1 (|c-2-xyc:1564|~21~1)
   -     10    A    04        OR2    s t        1      0   1    5    2    0    1  |c-2-xyc:1564|C2~2 (|c-2-xyc:1564|~21~2)
   -      9    A    04       SOFT    s t        0      0   0    2    2    0    1  |c-2-xyc:1564|C2~3 (|c-2-xyc:1564|~21~3)
   -      4    A    04        OR2      t !      0      0   0    4    3    0    7  |c-2-xyc:1564|C2 (|c-2-xyc:1564|:21)
   -     14    D    02       SOFT    s t        0      0   0    6    1    0    1  |c-2-xyc:1565|C2~1 (|c-2-xyc:1565|~21~1)
   -     15    D    02       SOFT    s t        0      0   0    1    1    0    1  |c-2-xyc:1565|C2~2 (|c-2-xyc:1565|~21~2)
   -      3    D    02        XOR      t !      1      0   1    5    3    0    7  |c-2-xyc:1565|C2 (|c-2-xyc:1565|:21)
   -      9    D    04       SOFT    s t        0      0   0    6    1    0    1  |c-2-xyc:1566|C2~1 (|c-2-xyc:1566|~21~1)
   -     10    D    04       SOFT    s t        0      0   0    1    1    0    1  |c-2-xyc:1566|C2~2 (|c-2-xyc:1566|~21~2)
   -     11    D    04        XOR      t !      1      0   1    5    3    0    7  |c-2-xyc:1566|C2 (|c-2-xyc:1566|:21)
   -     12    D    04       SOFT    s t        0      0   0    6    1    0    1  |c-2-xyc:1567|C2~1 (|c-2-xyc:1567|~21~1)
   -     13    D    04       SOFT    s t        0      0   0    1    1    0    1  |c-2-xyc:1567|C2~2 (|c-2-xyc:1567|~21~2)
   -      3    D    04        XOR      t !      1      0   1    5    3    0    7  |c-2-xyc:1567|C2 (|c-2-xyc:1567|:21)
   -      9    C    02       SOFT    s t        0      0   0    6    1    0    1  |c-2-xyc:1568|C2~1 (|c-2-xyc:1568|~21~1)
   -     10    C    02       SOFT    s t        0      0   0    1    1    0    1  |c-2-xyc:1568|C2~2 (|c-2-xyc:1568|~21~2)
   -      1    C    02        XOR      t !      1      0   1    5    3    0    7  |c-2-xyc:1568|C2 (|c-2-xyc:1568|:21)
   -     10    C    05       SOFT    s t        0      0   0    6    1    0    1  |c-2-xyc:1569|C2~1 (|c-2-xyc:1569|~21~1)
   -     11    C    05       SOFT    s t        0      0   0    1    1    0    1  |c-2-xyc:1569|C2~2 (|c-2-xyc:1569|~21~2)
   -      5    C    05        XOR      t !      1      0   1    5    3    0    7  |c-2-xyc:1569|C2 (|c-2-xyc:1569|:21)
   -      7    B    05       SOFT    s t        0      0   0    6    1    0    1  |c-2-xyc:1570|C2~1 (|c-2-xyc:1570|~21~1)
   -      8    B    05       SOFT    s t        0      0   0    1    1    0    1  |c-2-xyc:1570|C2~2 (|c-2-xyc:1570|~21~2)
   -      9    B    05        XOR      t !      1      0   1    5    3    0    5  |c-2-xyc:1570|C2 (|c-2-xyc:1570|:21)
   -     10    B    05        OR2    s t        0      0   0    5    0    0    1  |c-2-xyc:1572|C2~1 (|c-2-xyc:1572|~21~1)
   -     11    B    05        OR2    s t        1      0   1    5    2    0    1  |c-2-xyc:1572|C2~2 (|c-2-xyc:1572|~21~2)
   -      1    B    05        OR2      t        1      0   1    7    1    1    0  |c-2-xyc:1572|C2 (|c-2-xyc:1572|:21)
   -     11    B    01        XOR      t        0      0   0    0   20    1    0  |rz14-19:1409|AND7:35|OUT (|rz14-19:1409|AND7:35|:8)
   -      1    B    03       AND2      t        0      0   0    1    1    1    0  |si:1410|Si (|si:1410|:8)
   -     15    A    04        OR2      t        1      0   1    5    0    0    4  |xi:1390|Xi (|xi:1390|:32)
   -      1    A    02        OR2      t        1      0   1    5    0    0    3  |xi:1403|Xi (|xi:1403|:32)
   -     12    B    05        OR2    s t        1      0   1    6    1    0    1  |xor2:1356|Di~1 (|xor2:1356|~12~1)
   -     13    B    05        OR2    s t        1      0   1    7    1    0    1  |xor2:1356|Di~2 (|xor2:1356|~12~2)
   -     14    B    05       SOFT    s t        0      0   0    6    1    0    1  |xor2:1356|Di~3 (|xor2:1356|~12~3)
   -      2    B    05        XOR      t        0      0   0    1    3    1    2  |xor2:1356|Di (|xor2:1356|:12)
   -     12    B    01        OR2    s t        1      0   1    5    0    0    1  |xor2:1357|Di~1 (|xor2:1357|~12~1)
   -     13    B    01       SOFT    s t        0      0   0    4    1    0    1  |xor2:1357|Di~2 (|xor2:1357|~12~2)
   -     10    B    01        XOR      t        1      0   1    5    2    1    1  |xor2:1357|Di (|xor2:1357|:12)
   -     11    C    02        OR2    s t        1      0   1    5    0    0    1  |xor2:1358|Di~1 (|xor2:1358|~12~1)
   -      8    C    02       SOFT    s t        0      0   0    4    1    0    1  |xor2:1358|Di~2 (|xor2:1358|~12~2)
   -      5    C    02        XOR      t        1      0   1    5    2    1    1  |xor2:1358|Di (|xor2:1358|:12)
   -     10    D    02        OR2    s t        1      0   1    5    0    0    1  |xor2:1359|Di~1 (|xor2:1359|~12~1)
   -      9    D    02       SOFT    s t        0      0   0    4    1    0    1  |xor2:1359|Di~2 (|xor2:1359|~12~2)
   -      7    D    02        XOR      t        1      0   1    5    2    1    1  |xor2:1359|Di (|xor2:1359|:12)
   -      3    A    04        OR2    s t !      1      0   1    5    3    0    1  |xor2:1360|Di~1 (|xor2:1360|~12~1)
   -      6    A    04       SOFT    s t        0      0   0    1    2    0    1  |xor2:1360|Di~2 (|xor2:1360|~12~2)
   -      7    B    01        XOR      t        0      0   0    4    1    1    1  |xor2:1360|Di (|xor2:1360|:12)
   -      7    C    03       SOFT    s t        0      0   0    4    0    0    1  |xor2:1361|Di~1 (|xor2:1361|~12~1)
   -      6    C    03       SOFT    s t        0      0   0    2    0    0    1  |xor2:1361|Di~2 (|xor2:1361|~12~2)
   -      1    C    03        XOR      t        1      0   1    5    3    1    1  |xor2:1361|Di (|xor2:1361|:12)
   -      2    B    01        OR2    s t        1      0   1    6    1    0    1  |xor2:1363|Di~1 (|xor2:1363|~12~1)
   -      5    B    01        OR2    s t        1      0   1    7    1    0    1  |xor2:1363|Di~2 (|xor2:1363|~12~2)
   -      8    B    01        OR2    s t        1      0   1    7    1    0    1  |xor2:1363|Di~3 (|xor2:1363|~12~3)
   -      1    B    01       SOFT    s t        0      0   0    0    3    0    1  |xor2:1363|Di~4 (|xor2:1363|~12~4)
   -      6    B    01        XOR      t        0      0   0    7    2    1    1  |xor2:1363|Di (|xor2:1363|:12)
   -      3    C    02        OR2    s t        1      0   1    7    1    0    1  |xor2:1364|Di~1 (|xor2:1364|~12~1)
   -      4    C    02        OR2    s t        1      0   1    7    1    0    1  |xor2:1364|Di~2 (|xor2:1364|~12~2)
   -      6    C    02        OR2    s t        1      0   1    7    1    0    1  |xor2:1364|Di~3 (|xor2:1364|~12~3)
   -      2    C    02        XOR      t        1      0   1    5    4    1    1  |xor2:1364|Di (|xor2:1364|:12)
   -      2    D    02        OR2    s t        1      0   1    7    1    0    1  |xor2:1365|Di~1 (|xor2:1365|~12~1)
   -      4    D    02        OR2    s t        1      0   1    7    1    0    1  |xor2:1365|Di~2 (|xor2:1365|~12~2)
   -     13    D    02        OR2    s t        1      0   1    7    1    0    1  |xor2:1365|Di~3 (|xor2:1365|~12~3)
   -      1    D    02        XOR      t        1      0   1    5    4    1    1  |xor2:1365|Di (|xor2:1365|:12)
   -      8    A    04        OR2    s t        1      0   1    5    2    0    1  |xor2:1366|Di~1 (|xor2:1366|~12~1)
   -      7    A    04        OR2    s t        1      0   1    5    2    0    1  |xor2:1366|Di~2 (|xor2:1366|~12~2)
   -      5    A    04        OR2    s t        1      0   1    5    2    0    1  |xor2:1366|Di~3 (|xor2:1366|~12~3)
   -      1    A    04       SOFT    s t        0      0   0    4    2    0    1  |xor2:1366|Di~4 (|xor2:1366|~12~4)
   -      2    A    04        XOR      t        0      0   0    5    5    1    1  |xor2:1366|Di (|xor2:1366|:12)
   -      5    C    03        OR2    s t        1      0   1    7    0    0    1  |xor2:1367|Di~1 (|xor2:1367|~12~1)
   -      4    C    03        OR2    s t        1      0   1    7    0    0    1  |xor2:1367|Di~2 (|xor2:1367|~12~2)
   -      3    C    03        XOR      t        0      0   0    6    2    1    1  |xor2:1367|Di (|xor2:1367|:12)
   -      9    C    03        XOR    s t        1      0   1    7    3    0    1  |xor2:1522|Di~1 (|xor2:1522|~12~1)
   -      8    C    03       SOFT    s t        1      0   1    5    0    0    1  |xor2:1522|Di~2 (|xor2:1522|~12~2)
   -      2    C    03        XOR      t        0      0   0    4    1    1    1  |xor2:1522|Di (|xor2:1522|:12)
   -      4    A    03        OR2    s t !      1      0   1    5    2    0    1  |xor2:1525|Di~1 (|xor2:1525|~12~1)
   -      3    A    03        XOR    s t !      1      0   1    5    3    0    1  |xor2:1525|Di~2 (|xor2:1525|~12~2)
   -      2    A    03       SOFT    s t        0      0   0    5    2    0    1  |xor2:1525|Di~3 (|xor2:1525|~12~3)
   -     12    A    03        OR2      t        0      0   0    0    2    1    1  |xor2:1525|Di (|xor2:1525|:12)
   -      4    B    01        OR2    s t        1      0   1    5    0    0    1  |xor2:1526|Di~1 (|xor2:1526|~12~1)
   -      3    B    01       SOFT    s t        0      0   0    4    1    0    1  |xor2:1526|Di~2 (|xor2:1526|~12~2)
   -      9    B    01        XOR      t        1      0   1    5    2    1    1  |xor2:1526|Di (|xor2:1526|:12)
   -     12    D    02        OR2    s t        1      0   1    7    1    0    1  |xor2:1527|Di~1 (|xor2:1527|~12~1)
   -     11    D    02        OR2    s t        1      0   1    7    1    0    1  |xor2:1527|Di~2 (|xor2:1527|~12~2)
   -      5    D    02        OR2    s t        1      0   1    7    1    0    1  |xor2:1527|Di~3 (|xor2:1527|~12~3)
   -      8    D    02        XOR      t        1      0   1    5    4    1    1  |xor2:1527|Di (|xor2:1527|:12)
   -      5    D    04        OR2    s t        1      0   1    5    0    0    1  |xor2:1528|Di~1 (|xor2:1528|~12~1)
   -      2    D    04       SOFT    s t        0      0   0    4    1    0    1  |xor2:1528|Di~2 (|xor2:1528|~12~2)
   -     14    D    04        XOR      t        1      0   1    5    2    1    1  |xor2:1528|Di (|xor2:1528|:12)
   -      4    D    04        OR2    s t        1      0   1    7    1    0    1  |xor2:1530|Di~1 (|xor2:1530|~12~1)
   -      7    D    04        OR2    s t        1      0   1    7    1    0    1  |xor2:1530|Di~2 (|xor2:1530|~12~2)
   -      8    D    04        OR2    s t        1      0   1    7    1    0    1  |xor2:1530|Di~3 (|xor2:1530|~12~3)
   -      1    D    04        XOR      t        1      0   1    5    4    1    1  |xor2:1530|Di (|xor2:1530|:12)
   -      4    C    05        OR2    s t        1      0   1    5    0    0    1  |xor2:1533|Di~1 (|xor2:1533|~12~1)
   -      6    C    05       SOFT    s t        0      0   0    4    1    0    1  |xor2:1533|Di~2 (|xor2:1533|~12~2)
   -      1    C    05        XOR      t        1      0   1    5    2    1    1  |xor2:1533|Di (|xor2:1533|:12)
   -      7    C    05        OR2    s t        1      0   1    7    1    0    1  |xor2:1534|Di~1 (|xor2:1534|~12~1)
   -      8    C    05        OR2    s t        1      0   1    7    1    0    1  |xor2:1534|Di~2 (|xor2:1534|~12~2)
   -      9    C    05        OR2    s t        1      0   1    7    1    0    1  |xor2:1534|Di~3 (|xor2:1534|~12~3)
   -      3    C    05        XOR      t        1      0   1    5    4    1    1  |xor2:1534|Di (|xor2:1534|:12)
   -      6    B    05        OR2    s t        1      0   1    5    0    0    1  |xor2:1536|Di~1 (|xor2:1536|~12~1)
   -      5    B    05       SOFT    s t        0      0   0    4    1    0    1  |xor2:1536|Di~2 (|xor2:1536|~12~2)
   -      3    B    05        XOR      t        1      0   1    5    2    1    1  |xor2:1536|Di (|xor2:1536|:12)
   -      7    C    02        OR2      t        0      0   0    4    0    0    1  |yi:1369|Yi (|yi:1369|:18)
   -      6    D    02        OR2      t        0      0   0    4    0    0    1  |yi:1370|Yi (|yi:1370|:18)
   -      2    C    05        OR2      t        0      0   0    4    0    0    1  |yi:1376|Yi (|yi:1376|:18)
   -      6    D    04        OR2      t        0      0   0    4    0    0    1  |yi:1377|Yi (|yi:1377|:18)
   -      4    B    05        OR2      t        0      0   0    4    0    0    1  |yi:1382|Yi (|yi:1382|:18)
   -     15    D    04        OR2      t        0      0   0    4    0    0    1  |yi:1383|Yi (|yi:1383|:18)


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
p = Packed register


Device-Specific Information:e:\topsecret\5_sem\shemtechnik\labs\shem2_plm\lab2-lsm3.rpt
lab2-lsm3

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

         FastTrack                                 
Row     Interconnect    Input Pins     Output Pins     Bidir Pins
A:      18/ 96( 18%)    5/16( 31%)      0/16(  0%)     0/16(  0%)
B:      33/ 96( 34%)    7/16( 43%)      0/16(  0%)     0/16(  0%)
C:      19/ 96( 19%)    7/16( 43%)      0/16(  0%)     0/16(  0%)
D:      17/ 96( 17%)    7/16( 43%)      0/16(  0%)     0/16(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:     18/48( 37%)     13/20( 65%)      5/20( 25%)       0/20(  0%)
02:      5/48( 10%)     0/20(  0%)      5/20( 25%)       0/20(  0%)
03:      5/48( 10%)     0/20(  0%)      5/20( 25%)       0/20(  0%)
04:      6/48( 12%)     0/20(  0%)      3/20( 15%)       0/20(  0%)
05:      6/48( 12%)     0/20(  0%)      5/20( 25%)       0/20(  0%)


Device-Specific Information:e:\topsecret\5_sem\shemtechnik\labs\shem2_plm\lab2-lsm3.rpt
lab2-lsm3

** EQUATIONS **

F0       : INPUT;
F1       : INPUT;
F2       : INPUT;
P00      : INPUT;
P01      : INPUT;
P02      : INPUT;
P03      : INPUT;
P04      : INPUT;
P05      : INPUT;
P06      : INPUT;
P07      : INPUT;
P08      : INPUT;
P09      : INPUT;
P10      : INPUT;
P11      : INPUT;
P12      : INPUT;
P13      : INPUT;
P14      : INPUT;
P15      : INPUT;
P16      : INPUT;
P17      : INPUT;
P18      : INPUT;
P19      : INPUT;
Q00      : INPUT;
Q01      : INPUT;
Q02      : INPUT;
Q03      : INPUT;
Q04      : INPUT;
Q05      : INPUT;
Q06      : INPUT;
Q07      : INPUT;
Q08      : INPUT;
Q09      : INPUT;
Q10      : INPUT;
Q11      : INPUT;
Q12      : INPUT;
Q13      : INPUT;
Q14      : INPUT;
Q15      : INPUT;
Q16      : INPUT;
Q17      : INPUT;
Q18      : INPUT;
Q19      : INPUT;

-- Node name is 'D00' 
-- Equation name is 'D00', type is output 
D00      =  _LC1_C3;

-- Node name is 'D01' 
-- Equation name is 'D01', type is output 
D01      =  _LC3_C3;

-- Node name is 'D02' 
-- Equation name is 'D02', type is output 
D02      =  _LC2_C3;

-- Node name is 'D03' 
-- Equation name is 'D03', type is output 
D03      =  _LC12_A3;

-- Node name is 'D04' 
-- Equation name is 'D04', type is output 
D04      =  _LC7_B1;

-- Node name is 'D05' 
-- Equation name is 'D05', type is output 
D05      =  _LC2_A4;

-- Node name is 'D06' 
-- Equation name is 'D06', type is output 
D06      =  _LC9_B1;

-- Node name is 'D07' 
-- Equation name is 'D07', type is output 
D07      =  _LC8_D2;

-- Node name is 'D08' 
-- Equation name is 'D08', type is output 
D08      =  _LC7_D2;

-- Node name is 'D09' 
-- Equation name is 'D09', type is output 
D09      =  _LC1_D2;

-- Node name is 'D10' 
-- Equation name is 'D10', type is output 
D10      =  _LC14_D4;

-- Node name is 'D11' 
-- Equation name is 'D11', type is output 
D11      =  _LC1_D4;

-- Node name is 'D12' 
-- Equation name is 'D12', type is output 
D12      =  _LC5_C2;

-- Node name is 'D13' 
-- Equation name is 'D13', type is output 
D13      =  _LC2_C2;

-- Node name is 'D14' 
-- Equation name is 'D14', type is output 
D14      =  _LC1_C5;

-- Node name is 'D15' 
-- Equation name is 'D15', type is output 
D15      =  _LC3_C5;

-- Node name is 'D16' 
-- Equation name is 'D16', type is output 
D16      =  _LC10_B1;

-- Node name is 'D17' 
-- Equation name is 'D17', type is output 
D17      =  _LC6_B1;

-- Node name is 'D18' 
-- Equation name is 'D18', type is output 
D18      =  _LC3_B5;

-- Node name is 'D19' 
-- Equation name is 'D19', type is output 
D19      =  _LC2_B5;

-- Node name is 'overflow' 
-- Equation name is 'overflow', type is output 
overflow =  _LC1_B5;

-- Node name is 'RZ' 
-- Equation name is 'RZ', type is output 
RZ       =  _LC11_B1;

-- Node name is 'SI' 
-- Equation name is 'SI', type is output 
SI       =  _LC1_B3;

-- Node name is '|ci1-xyc:1551|~10~1' = '|ci1-xyc:1551|Ci1~1' 
-- Equation name is '_LC16_A3', type is buried 
-- synthesized logic cell 
_LC16_A3 = LCELL( _EQ001 $  GND);
  _EQ001 =  F0 &  F1 &  F2 &  P02 & !Q02
         #  F0 &  F1 &  F2 &  P01 & !Q00 & !Q02
         # !F0 &  F1 &  F2 &  P02 &  Q02
         # !F0 &  F1 &  F2 &  P01 &  Q01 &  Q02
         # !F0 &  F1 &  F2 &  P00 &  P01 &  Q00 &  Q02;

-- Node name is '|ci1-xyc:1551|~10~2' = '|ci1-xyc:1551|Ci1~2' 
-- Equation name is '_LC5_A3', type is buried 
-- synthesized logic cell 
_LC5_A3  = LCELL( _EQ002 $  GND);
  _EQ002 =  F0 &  F1 &  F2 &  P01 & !Q01 & !Q02
         #  F0 &  F1 &  F2 &  P00 & !Q01 & !Q02
         #  F0 &  F1 &  F2 & !Q00 & !Q01 & !Q02
         #  F0 &  F1 &  F2 &  P00 &  P01 & !Q02
         # !F0 &  F1 &  F2 &  P00 &  Q00 &  Q01 &  Q02;

-- Node name is '|ci1-xyc:1551|~10~3' = '|ci1-xyc:1551|Ci1~3' 
-- Equation name is '_LC6_A3', type is buried 
-- synthesized logic cell 
_LC6_A3  = LCELL( _EQ003 $  GND);
  _EQ003 =  F1 &  F2 &  P01 &  P02 & !Q00 &  Q02
         #  F1 &  F2 &  P00 &  P02 & !Q01 &  Q02
         #  F1 &  F2 &  P01 &  P02 & !Q01 &  Q02
         #  F1 &  F2 &  P00 &  P02 &  Q00 &  Q01 & !Q02
         #  F1 &  F2 &  P00 &  P01 &  P02 &  Q00;

-- Node name is '|ci1-xyc:1551|:10' = '|ci1-xyc:1551|Ci1' 
-- Equation name is '_LC7_A3', type is buried 
_LC7_A3  = LCELL( _EQ004 $  GND);
  _EQ004 =  F1 &  F2 &  P02 & !Q00 & !Q01 &  Q02
         #  F1 &  F2 &  P01 &  P02 &  Q01 & !Q02
         #  _LC16_A3
         #  _LC5_A3
         #  _LC6_A3;

-- Node name is '|ci1-xyc:1552|~10~1' = '|ci1-xyc:1552|Ci1~1' 
-- Equation name is '_LC13_A4', type is buried 
-- synthesized logic cell 
_LC13_A4 = LCELL( _EQ005 $  GND);
  _EQ005 = !F0 & !P04 & !Q04;

-- Node name is '|ci1-xyc:1552|:10' = '|ci1-xyc:1552|Ci1' 
-- Equation name is '_LC14_A4', type is buried 
_LC14_A4 = LCELL( _EQ006 $  _EQ007);
  _EQ006 =  F0 &  F1 &  F2 & !_LC13_A4 & !P04 &  Q04
         # !F0 &  F1 &  F2 & !_LC1_A3 & !_LC12_A4 & !_LC13_A4 & !Q04
         #  F0 &  F1 &  F2 & !_LC1_A3 & !_LC12_A4 & !_LC13_A4 &  Q04
         #  F1 &  F2 & !_LC1_A3 & !_LC12_A4 & !_LC13_A4 & !P04;
  _EQ007 =  F1 &  F2 & !_LC13_A4;

-- Node name is '|c-2-xyc:1561|~21~1' = '|c-2-xyc:1561|C2~1' 
-- Equation name is '_LC10_C3', type is buried 
-- synthesized logic cell 
_LC10_C3 = LCELL( _EQ008 $  GND);
  _EQ008 =  F0 &  Q00;

-- Node name is '|c-2-xyc:1561|~21~2' = '|c-2-xyc:1561|C2~2' 
-- Equation name is '_LC11_C3', type is buried 
-- synthesized logic cell 
_LC11_C3 = LCELL( _EQ009 $  GND);
  _EQ009 = !P00 & !P01 &  Q00;

-- Node name is '|c-2-xyc:1562|~21~1' = '|c-2-xyc:1562|C2~1' 
-- Equation name is '_LC8_A3', type is buried 
-- synthesized logic cell 
_LC8_A3  = LCELL( _EQ010 $  GND);
  _EQ010 = !F0 & !P03 & !Q03
         #  F0 & !P03 &  Q03
         #  F0 & !P02 &  Q02
         # !F0 & !P02 & !Q02
         #  F0 & !_LC15_A3 & !P00 &  Q00 &  Q02;

-- Node name is '|c-2-xyc:1562|~21~2' = '|c-2-xyc:1562|C2~2' 
-- Equation name is '_LC9_A3', type is buried 
-- synthesized logic cell 
_LC9_A3  = LCELL( _EQ011 $  GND);
  _EQ011 =  F0 & !P01 &  Q01 &  Q02
         # !P00 & !P01 & !P02 &  Q00
         # !P00 & !P02 &  Q00 &  Q01 & !Q02
         # !_LC10_A3 & !P02 & !Q01 &  Q02
         # !_LC14_A3 & !P01 & !P02 &  Q01;

-- Node name is '|c-2-xyc:1562|~21~3' = '|c-2-xyc:1562|C2~3' 
-- Equation name is '_LC1_A3', type is buried 
-- synthesized logic cell 
!_LC1_A3 = _LC1_A3~NOT;
_LC1_A3~NOT = LCELL( _EQ012 $  _EQ013);
  _EQ012 = !F0 & !_LC10_A3 & !Q01 & !Q02
         # !F0 & !_LC13_A3 & !P01 & !Q02
         # !_LC11_A3;
  _EQ013 =  F0 & !F1 & !F2 & !_LC5_A1 &  P02 &  Q02;

-- Node name is '|c-2-xyc:1562|~21~4' = '|c-2-xyc:1562|C2~4' 
-- Equation name is '_LC10_A3', type is buried 
-- synthesized logic cell 
_LC10_A3 = LCELL( _EQ014 $  GND);
  _EQ014 =  P00 &  P01 &  Q00;

-- Node name is '|c-2-xyc:1562|~21~5' = '|c-2-xyc:1562|C2~5' 
-- Equation name is '_LC5_A1', type is buried 
-- synthesized logic cell 
_LC5_A1  = LCELL( _EQ015 $  GND);
  _EQ015 = !P03 & !Q03;

-- Node name is '|c-2-xyc:1562|~21~6' = '|c-2-xyc:1562|C2~6' 
-- Equation name is '_LC11_A3', type is buried 
-- synthesized logic cell 
_LC11_A3 = LCELL( _EQ016 $  GND);
  _EQ016 =  F1 &  F2 & !_LC8_A3 & !_LC9_A3;

-- Node name is '|c-2-xyc:1562|~21~7' = '|c-2-xyc:1562|C2~7' 
-- Equation name is '_LC13_A3', type is buried 
-- synthesized logic cell 
_LC13_A3 = LCELL( _EQ017 $  GND);
  _EQ017 =  P00 &  Q00;

-- Node name is '|c-2-xyc:1562|~21~8' = '|c-2-xyc:1562|C2~8' 
-- Equation name is '_LC14_A3', type is buried 
-- synthesized logic cell 
_LC14_A3 = LCELL( _EQ018 $  GND);
  _EQ018 =  Q00 &  Q02;

-- Node name is '|c-2-xyc:1562|~21~9' = '|c-2-xyc:1562|C2~9' 
-- Equation name is '_LC15_A3', type is buried 
-- synthesized logic cell 
_LC15_A3 = LCELL( _EQ019 $  GND);
  _EQ019 =  P01 & !Q01;

-- Node name is '|c-2-xyc:1562|~36~1' 
-- Equation name is '_LC12_A4', type is buried 
-- synthesized logic cell 
_LC12_A4 = LCELL( _EQ020 $  GND);
  _EQ020 =  F0 & !F1 & !F2 &  P03 &  Q03
         #  F0 &  F1 &  F2 &  P03 & !Q03
         # !F0 &  F1 &  F2 &  P03 &  Q03;

-- Node name is '|c-2-xyc:1564|~21~1' = '|c-2-xyc:1564|C2~1' 
-- Equation name is '_LC11_A4', type is buried 
-- synthesized logic cell 
_LC11_A4 = LCELL( _EQ021 $  GND);
  _EQ021 =  F0 & !P05 &  Q05
         # !F0 & !P05 & !Q05
         #  F0 & !P04 &  Q04 &  Q05
         # !F0 & !P04 & !Q04 & !Q05
         # !F0 & !_LC1_A3 & !_LC12_A4 & !P04 & !Q05;

-- Node name is '|c-2-xyc:1564|~21~2' = '|c-2-xyc:1564|C2~2' 
-- Equation name is '_LC10_A4', type is buried 
-- synthesized logic cell 
_LC10_A4 = LCELL( _EQ022 $  GND);
  _EQ022 = !P04 & !P05 & !Q04 &  Q05
         # !P04 & !P05 &  Q04 & !Q05
         # !_LC1_A3 & !_LC12_A4 & !P04 & !P05
         # !F0 & !_LC1_A3 & !_LC12_A4 & !Q04 & !Q05
         #  F0 & !_LC1_A3 & !_LC12_A4 & !P04 &  Q05;

-- Node name is '|c-2-xyc:1564|~21~3' = '|c-2-xyc:1564|C2~3' 
-- Equation name is '_LC9_A4', type is buried 
-- synthesized logic cell 
_LC9_A4  = LCELL( _EQ023 $  GND);
  _EQ023 =  F1 &  F2 & !_LC10_A4 & !_LC11_A4;

-- Node name is '|c-2-xyc:1564|:21' = '|c-2-xyc:1564|C2' 
-- Equation name is '_LC4_A4', type is buried 
!_LC4_A4 = _LC4_A4~NOT;
_LC4_A4~NOT = LCELL( _EQ024 $  GND);
  _EQ024 = !_LC1_A3 & !_LC12_A4 & !P05 & !Q04 &  Q05
         # !_LC1_A3 & !_LC12_A4 & !P05 &  Q04 & !Q05
         #  F0 & !_LC1_A3 & !_LC12_A4 &  Q04 &  Q05
         # !_LC9_A4;

-- Node name is '|c-2-xyc:1565|~21~1' = '|c-2-xyc:1565|C2~1' 
-- Equation name is '_LC14_D2', type is buried 
-- synthesized logic cell 
_LC14_D2 = LCELL( _EQ025 $  GND);
  _EQ025 =  F1 &  F2 &  _LC4_A4 &  P06 &  P07
         # !F0 &  F1 &  F2 &  _LC4_A4 &  P06 &  Q07
         #  F0 &  F1 &  F2 &  _LC4_A4 &  P06 & !Q07
         # !F0 &  F1 &  F2 &  P07 &  Q07;

-- Node name is '|c-2-xyc:1565|~21~2' = '|c-2-xyc:1565|C2~2' 
-- Equation name is '_LC15_D2', type is buried 
-- synthesized logic cell 
_LC15_D2 = LCELL( _EQ026 $  GND);
  _EQ026 = !_LC4_A4 & !P06;

-- Node name is '|c-2-xyc:1565|:21' = '|c-2-xyc:1565|C2' 
-- Equation name is '_LC3_D2', type is buried 
!_LC3_D2 = _LC3_D2~NOT;
_LC3_D2~NOT = LCELL( _EQ027 $ !_LC14_D2);
  _EQ027 =  F0 &  F1 &  F2 & !_LC14_D2 &  P07 & !Q07
         #  F0 &  F1 &  F2 &  _LC6_D2 & !_LC14_D2 & !_LC15_D2 & !Q07
         # !F0 &  F1 &  F2 &  _LC6_D2 & !_LC14_D2 & !_LC15_D2 &  Q07
         #  F1 &  F2 &  _LC6_D2 & !_LC14_D2 & !_LC15_D2 &  P07;

-- Node name is '|c-2-xyc:1566|~21~1' = '|c-2-xyc:1566|C2~1' 
-- Equation name is '_LC9_D4', type is buried 
-- synthesized logic cell 
_LC9_D4  = LCELL( _EQ028 $  GND);
  _EQ028 =  F1 &  F2 &  _LC3_D2 &  P08 &  P09
         # !F0 &  F1 &  F2 &  _LC3_D2 &  P08 &  Q09
         #  F0 &  F1 &  F2 &  _LC3_D2 &  P08 & !Q09
         # !F0 &  F1 &  F2 &  P09 &  Q09;

-- Node name is '|c-2-xyc:1566|~21~2' = '|c-2-xyc:1566|C2~2' 
-- Equation name is '_LC10_D4', type is buried 
-- synthesized logic cell 
_LC10_D4 = LCELL( _EQ029 $  GND);
  _EQ029 = !_LC3_D2 & !P08;

-- Node name is '|c-2-xyc:1566|:21' = '|c-2-xyc:1566|C2' 
-- Equation name is '_LC11_D4', type is buried 
!_LC11_D4 = _LC11_D4~NOT;
_LC11_D4~NOT = LCELL( _EQ030 $ !_LC9_D4);
  _EQ030 =  F0 &  F1 &  F2 & !_LC9_D4 &  P09 & !Q09
         #  F0 &  F1 &  F2 &  _LC6_D4 & !_LC9_D4 & !_LC10_D4 & !Q09
         # !F0 &  F1 &  F2 &  _LC6_D4 & !_LC9_D4 & !_LC10_D4 &  Q09
         #  F1 &  F2 &  _LC6_D4 & !_LC9_D4 & !_LC10_D4 &  P09;

-- Node name is '|c-2-xyc:1567|~21~1' = '|c-2-xyc:1567|C2~1' 
-- Equation name is '_LC12_D4', type is buried 
-- synthesized logic cell 
_LC12_D4 = LCELL( _EQ031 $  GND);
  _EQ031 =  F1 &  F2 &  _LC11_D4 &  P10 &  P11
         # !F0 &  F1 &  F2 &  _LC11_D4 &  P10 &  Q11
         #  F0 &  F1 &  F2 &  _LC11_D4 &  P10 & !Q11
         # !F0 &  F1 &  F2 &  P11 &  Q11;

-- Node name is '|c-2-xyc:1567|~21~2' = '|c-2-xyc:1567|C2~2' 
-- Equation name is '_LC13_D4', type is buried 
-- synthesized logic cell 
_LC13_D4 = LCELL( _EQ032 $  GND);
  _EQ032 = !_LC11_D4 & !P10;

-- Node name is '|c-2-xyc:1567|:21' = '|c-2-xyc:1567|C2' 
-- Equation name is '_LC3_D4', type is buried 
!_LC3_D4 = _LC3_D4~NOT;
_LC3_D4~NOT = LCELL( _EQ033 $ !_LC12_D4);
  _EQ033 =  F0 &  F1 &  F2 & !_LC12_D4 &  P11 & !Q11
         #  F0 &  F1 &  F2 & !_LC12_D4 & !_LC13_D4 &  _LC15_D4 & !Q11
         # !F0 &  F1 &  F2 & !_LC12_D4 & !_LC13_D4 &  _LC15_D4 &  Q11
         #  F1 &  F2 & !_LC12_D4 & !_LC13_D4 &  _LC15_D4 &  P11;

-- Node name is '|c-2-xyc:1568|~21~1' = '|c-2-xyc:1568|C2~1' 
-- Equation name is '_LC9_C2', type is buried 
-- synthesized logic cell 
_LC9_C2  = LCELL( _EQ034 $  GND);
  _EQ034 =  F1 &  F2 &  _LC3_D4 &  P12 &  P13
         #  F0 &  F1 &  F2 &  _LC3_D4 &  P12 & !Q13
         # !F0 &  F1 &  F2 &  _LC3_D4 &  P12 &  Q13
         #  F0 &  F1 &  F2 &  P13 & !Q13;

-- Node name is '|c-2-xyc:1568|~21~2' = '|c-2-xyc:1568|C2~2' 
-- Equation name is '_LC10_C2', type is buried 
-- synthesized logic cell 
_LC10_C2 = LCELL( _EQ035 $  GND);
  _EQ035 = !_LC3_D4 & !P12;

-- Node name is '|c-2-xyc:1568|:21' = '|c-2-xyc:1568|C2' 
-- Equation name is '_LC1_C2', type is buried 
!_LC1_C2 = _LC1_C2~NOT;
_LC1_C2~NOT = LCELL( _EQ036 $ !_LC9_C2);
  _EQ036 = !F0 &  F1 &  F2 & !_LC9_C2 &  P13 &  Q13
         # !F0 &  F1 &  F2 &  _LC7_C2 & !_LC9_C2 & !_LC10_C2 &  Q13
         #  F0 &  F1 &  F2 &  _LC7_C2 & !_LC9_C2 & !_LC10_C2 & !Q13
         #  F1 &  F2 &  _LC7_C2 & !_LC9_C2 & !_LC10_C2 &  P13;

-- Node name is '|c-2-xyc:1569|~21~1' = '|c-2-xyc:1569|C2~1' 
-- Equation name is '_LC10_C5', type is buried 
-- synthesized logic cell 
_LC10_C5 = LCELL( _EQ037 $  GND);
  _EQ037 =  F1 &  F2 &  _LC1_C2 &  P14 &  P15
         # !F0 &  F1 &  F2 &  _LC1_C2 &  P14 &  Q15
         #  F0 &  F1 &  F2 &  _LC1_C2 &  P14 & !Q15
         # !F0 &  F1 &  F2 &  P15 &  Q15;

-- Node name is '|c-2-xyc:1569|~21~2' = '|c-2-xyc:1569|C2~2' 
-- Equation name is '_LC11_C5', type is buried 
-- synthesized logic cell 
_LC11_C5 = LCELL( _EQ038 $  GND);
  _EQ038 = !_LC1_C2 & !P14;

-- Node name is '|c-2-xyc:1569|:21' = '|c-2-xyc:1569|C2' 
-- Equation name is '_LC5_C5', type is buried 
!_LC5_C5 = _LC5_C5~NOT;
_LC5_C5~NOT = LCELL( _EQ039 $ !_LC10_C5);
  _EQ039 =  F0 &  F1 &  F2 & !_LC10_C5 &  P15 & !Q15
         #  F0 &  F1 &  F2 &  _LC2_C5 & !_LC10_C5 & !_LC11_C5 & !Q15
         # !F0 &  F1 &  F2 &  _LC2_C5 & !_LC10_C5 & !_LC11_C5 &  Q15
         #  F1 &  F2 &  _LC2_C5 & !_LC10_C5 & !_LC11_C5 &  P15;

-- Node name is '|c-2-xyc:1570|~21~1' = '|c-2-xyc:1570|C2~1' 
-- Equation name is '_LC7_B5', type is buried 
-- synthesized logic cell 
_LC7_B5  = LCELL( _EQ040 $  GND);
  _EQ040 =  F1 &  F2 &  _LC5_C5 &  P16 &  P17
         #  F0 &  F1 &  F2 &  _LC5_C5 &  P16 & !Q17
         # !F0 &  F1 &  F2 &  _LC5_C5 &  P16 &  Q17
         #  F0 &  F1 &  F2 &  P17 & !Q17;

-- Node name is '|c-2-xyc:1570|~21~2' = '|c-2-xyc:1570|C2~2' 
-- Equation name is '_LC8_B5', type is buried 
-- synthesized logic cell 
_LC8_B5  = LCELL( _EQ041 $  GND);
  _EQ041 = !_LC5_C5 & !P16;

-- Node name is '|c-2-xyc:1570|:21' = '|c-2-xyc:1570|C2' 
-- Equation name is '_LC9_B5', type is buried 
!_LC9_B5 = _LC9_B5~NOT;
_LC9_B5~NOT = LCELL( _EQ042 $ !_LC7_B5);
  _EQ042 = !F0 &  F1 &  F2 & !_LC7_B5 &  P17 &  Q17
         # !F0 &  F1 &  F2 &  _LC4_B5 & !_LC7_B5 & !_LC8_B5 &  Q17
         #  F0 &  F1 &  F2 &  _LC4_B5 & !_LC7_B5 & !_LC8_B5 & !Q17
         #  F1 &  F2 &  _LC4_B5 & !_LC7_B5 & !_LC8_B5 &  P17;

-- Node name is '|c-2-xyc:1572|~21~1' = '|c-2-xyc:1572|C2~1' 
-- Equation name is '_LC10_B5', type is buried 
-- synthesized logic cell 
_LC10_B5 = LCELL( _EQ043 $  GND);
  _EQ043 =  F0 &  F1 &  F2 & !Q18
         # !F0 &  F1 &  F2 &  Q18
         #  F0 & !F1 & !F2 &  Q18
         #  P18;

-- Node name is '|c-2-xyc:1572|~21~2' = '|c-2-xyc:1572|C2~2' 
-- Equation name is '_LC11_B5', type is buried 
-- synthesized logic cell 
_LC11_B5 = LCELL( _EQ044 $  GND);
  _EQ044 =  F0 &  F1 &  F2 &  P19 & !Q19
         # !F0 &  F1 &  F2 &  P19 &  Q19
         #  F0 &  F1 &  F2 &  _LC9_B5 &  _LC10_B5 & !Q19
         # !F0 &  F1 &  F2 &  _LC9_B5 &  _LC10_B5 &  Q19
         #  F1 &  F2 &  _LC9_B5 &  _LC10_B5 &  P19;

-- Node name is '|c-2-xyc:1572|:21' = '|c-2-xyc:1572|C2' 
-- Equation name is '_LC1_B5', type is buried 
_LC1_B5  = LCELL( _EQ045 $  GND);
  _EQ045 =  F0 &  F1 &  F2 &  P18 & !Q18 & !Q19
         #  F0 &  F1 &  F2 &  P18 &  P19 & !Q18
         # !F0 &  F1 &  F2 &  P18 &  Q18 &  Q19
         # !F0 &  F1 &  F2 &  P18 &  P19 &  Q18
         #  _LC11_B5;

-- Node name is '|rz14-19:1409|AND7:35|:8' = '|rz14-19:1409|AND7:35|OUT' 
-- Equation name is '_LC11_B1', type is buried 
_LC11_B1 = LCELL( _EQ046 $  _EQ047);
  _EQ046 = !_LC1_C3 & !_LC1_C5 & !_LC1_D2 & !_LC1_D4 & !_LC2_A4 & !_LC2_B5 & 
             !_LC2_C2 & !_LC2_C3 & !_LC3_B5 & !_LC3_C3 & !_LC3_C5 & !_LC5_C2 & 
             !_LC6_B1 & !_LC7_B1 & !_LC7_D2 & !_LC8_D2 & !_LC9_B1 & !_LC10_B1 & 
             !_LC12_A3 & !_LC14_D4;
  _EQ047 = !_LC1_C5 & !_LC2_B5 & !_LC3_B5 & !_LC3_C5 & !_LC6_B1 & !_LC10_B1;

-- Node name is '|si:1410|:8' = '|si:1410|Si' 
-- Equation name is '_LC1_B3', type is buried 
_LC1_B3  = LCELL( _EQ048 $  GND);
  _EQ048 =  F2 &  _LC2_B5;

-- Node name is '|xi:1390|:32' = '|xi:1390|Xi' 
-- Equation name is '_LC15_A4', type is buried 
_LC15_A4 = LCELL( _EQ049 $  GND);
  _EQ049 = !F0 & !F1 &  F2
         # !F0 &  P05 &  Q05
         #  F0 & !F1 & !F2 &  P05
         #  F1 &  F2 &  P05
         #  F1 & !F2 & !P05;

-- Node name is '|xi:1403|:32' = '|xi:1403|Xi' 
-- Equation name is '_LC1_A2', type is buried 
_LC1_A2  = LCELL( _EQ050 $  GND);
  _EQ050 = !F0 & !F1 &  F2
         # !F0 &  P03 &  Q03
         #  F0 & !F1 & !F2 &  P03
         #  F1 &  F2 &  P03
         #  F1 & !F2 & !P03;

-- Node name is '|xor2:1356|:12' = '|xor2:1356|Di' 
-- Equation name is '_LC2_B5', type is buried 
_LC2_B5  = LCELL(!P19 $  _EQ051);
  _EQ051 = !_LC12_B5 & !_LC13_B5 & !_LC14_B5;

-- Node name is '|xor2:1356|~12~1' = '|xor2:1356|Di~1' 
-- Equation name is '_LC12_B5', type is buried 
-- synthesized logic cell 
_LC12_B5 = LCELL( _EQ052 $  GND);
  _EQ052 =  F1 & !F2 & !Q19
         #  F1 & !F2 & !P19
         # !F0 &  F1 &  F2 & !_LC9_B5 & !P18 &  Q19
         #  F0 & !F2 &  Q19
         # !F0 & !F2 &  P19 & !Q19;

-- Node name is '|xor2:1356|~12~2' = '|xor2:1356|Di~2' 
-- Equation name is '_LC13_B5', type is buried 
-- synthesized logic cell 
_LC13_B5 = LCELL( _EQ053 $  GND);
  _EQ053 = !F0 & !F1 &  F2 & !P19
         #  F1 &  _LC9_B5 & !P18 &  Q18 & !Q19
         #  F0 &  F1 & !_LC9_B5 & !P18 & !Q19
         #  F1 &  F2 &  _LC9_B5 & !P18 & !Q18 &  Q19
         #  F0 & !F1 &  F2 &  P19;

-- Node name is '|xor2:1356|~12~3' = '|xor2:1356|Di~3' 
-- Equation name is '_LC14_B5', type is buried 
-- synthesized logic cell 
_LC14_B5 = LCELL( _EQ054 $  GND);
  _EQ054 =  F0 &  F1 &  _LC9_B5 &  P18 &  Q19
         # !F0 &  F1 &  _LC9_B5 &  P18 & !Q19
         #  F1 & !_LC9_B5 &  P18 &  Q18 & !Q19
         #  F1 &  F2 & !_LC9_B5 &  P18 & !Q18 &  Q19;

-- Node name is '|xor2:1357|:12' = '|xor2:1357|Di' 
-- Equation name is '_LC10_B1', type is buried 
_LC10_B1 = LCELL( _EQ055 $ !_LC5_C5);
  _EQ055 = !F1 & !F2 & !P16 & !Q16
         # !F0 & !F1 & !F2 & !P16
         # !F0 &  F1 &  F2 & !P16 & !Q16
         # !_LC13_B1;

-- Node name is '|xor2:1357|~12~1' = '|xor2:1357|Di~1' 
-- Equation name is '_LC12_B1', type is buried 
-- synthesized logic cell 
_LC12_B1 = LCELL( _EQ056 $  GND);
  _EQ056 =  F0 & !F1 &  F2
         #  F0 &  F1 &  P16 & !Q16
         #  F0 & !F2 &  P16 &  Q16
         #  F0 &  F2 & !P16 &  Q16
         # !F0 &  F1 &  F2 &  P16 &  Q16;

-- Node name is '|xor2:1357|~12~2' = '|xor2:1357|Di~2' 
-- Equation name is '_LC13_B1', type is buried 
-- synthesized logic cell 
_LC13_B1 = LCELL( _EQ057 $  GND);
  _EQ057 =  F0 & !_LC12_B1
         #  F2 & !_LC12_B1
         # !_LC12_B1 &  Q16
         # !_LC12_B1 & !P16;

-- Node name is '|xor2:1358|:12' = '|xor2:1358|Di' 
-- Equation name is '_LC5_C2', type is buried 
_LC5_C2  = LCELL( _EQ058 $ !_LC3_D4);
  _EQ058 = !F1 & !F2 & !P12 & !Q12
         # !F0 & !F1 & !F2 & !P12
         # !F0 &  F1 &  F2 & !P12 & !Q12
         # !_LC8_C2;

-- Node name is '|xor2:1358|~12~1' = '|xor2:1358|Di~1' 
-- Equation name is '_LC11_C2', type is buried 
-- synthesized logic cell 
_LC11_C2 = LCELL( _EQ059 $  GND);
  _EQ059 =  F0 & !F1 &  F2
         #  F0 &  F1 &  P12 & !Q12
         #  F0 & !F2 &  P12 &  Q12
         #  F0 &  F2 & !P12 &  Q12
         # !F0 &  F1 &  F2 &  P12 &  Q12;

-- Node name is '|xor2:1358|~12~2' = '|xor2:1358|Di~2' 
-- Equation name is '_LC8_C2', type is buried 
-- synthesized logic cell 
_LC8_C2  = LCELL( _EQ060 $  GND);
  _EQ060 =  F0 & !_LC11_C2
         #  F2 & !_LC11_C2
         # !_LC11_C2 &  Q12
         # !_LC11_C2 & !P12;

-- Node name is '|xor2:1359|:12' = '|xor2:1359|Di' 
-- Equation name is '_LC7_D2', type is buried 
_LC7_D2  = LCELL( _EQ061 $ !_LC3_D2);
  _EQ061 = !F1 & !F2 & !P08 & !Q08
         # !F0 & !F1 & !F2 & !P08
         # !F0 &  F1 &  F2 & !P08 & !Q08
         # !_LC9_D2;

-- Node name is '|xor2:1359|~12~1' = '|xor2:1359|Di~1' 
-- Equation name is '_LC10_D2', type is buried 
-- synthesized logic cell 
_LC10_D2 = LCELL( _EQ062 $  GND);
  _EQ062 =  F0 & !F1 &  F2
         #  F0 &  F1 &  P08 & !Q08
         #  F0 & !F2 &  P08 &  Q08
         #  F0 &  F2 & !P08 &  Q08
         # !F0 &  F1 &  F2 &  P08 &  Q08;

-- Node name is '|xor2:1359|~12~2' = '|xor2:1359|Di~2' 
-- Equation name is '_LC9_D2', type is buried 
-- synthesized logic cell 
_LC9_D2  = LCELL( _EQ063 $  GND);
  _EQ063 =  F0 & !_LC10_D2
         #  F2 & !_LC10_D2
         # !_LC10_D2 &  Q08
         # !_LC10_D2 & !P08;

-- Node name is '|xor2:1360|:12' = '|xor2:1360|Di' 
-- Equation name is '_LC7_B1', type is buried 
_LC7_B1  = LCELL( _EQ064 $ !_LC3_A4);
  _EQ064 =  F0 &  F1 &  F2 & !Q04
         # !F0 &  F1 &  F2 &  Q04
         #  F0 & !F1 & !F2 &  Q04;

-- Node name is '|xor2:1360|~12~1' = '|xor2:1360|Di~1' 
-- Equation name is '_LC3_A4', type is buried 
-- synthesized logic cell 
!_LC3_A4 = _LC3_A4~NOT;
_LC3_A4~NOT = LCELL( _EQ065 $  GND);
  _EQ065 = !F0 & !F2 &  P04 &  Q04
         #  F1 &  F2 & !_LC1_A3 & !_LC12_A4 &  P04
         # !F0 & !F1 &  F2
         #  F0 & !F1 & !F2 &  P04
         #  F1 & !_LC6_A4 & !P04;

-- Node name is '|xor2:1360|~12~2' = '|xor2:1360|Di~2' 
-- Equation name is '_LC6_A4', type is buried 
-- synthesized logic cell 
_LC6_A4  = LCELL( _EQ066 $  GND);
  _EQ066 =  F2 & !_LC1_A3 & !_LC12_A4;

-- Node name is '|xor2:1361|:12' = '|xor2:1361|Di' 
-- Equation name is '_LC1_C3', type is buried 
_LC1_C3  = LCELL( _EQ067 $ !_LC7_C3);
  _EQ067 =  F0 & !F1 &  F2 & !_LC7_C3
         #  F0 & !_LC7_C3 &  P00 &  Q00
         # !F2 & !_LC6_C3 & !_LC7_C3 &  P00 & !Q00
         # !F1 & !F2 & !_LC7_C3 & !_LC10_C3 & !P00;

-- Node name is '|xor2:1361|~12~1' = '|xor2:1361|Di~1' 
-- Equation name is '_LC7_C3', type is buried 
-- synthesized logic cell 
_LC7_C3  = LCELL( _EQ068 $  GND);
  _EQ068 =  F1 &  F2 & !P00 & !Q00
         #  F1 &  F2 &  P00 &  Q00;

-- Node name is '|xor2:1361|~12~2' = '|xor2:1361|Di~2' 
-- Equation name is '_LC6_C3', type is buried 
-- synthesized logic cell 
_LC6_C3  = LCELL( _EQ069 $  GND);
  _EQ069 =  F0 & !F1;

-- Node name is '|xor2:1363|:12' = '|xor2:1363|Di' 
-- Equation name is '_LC6_B1', type is buried 
_LC6_B1  = LCELL( _EQ070 $  Q17);
  _EQ070 = !F0 &  F2 & !_LC5_C5 &  P17 & !Q16 & !Q17
         #  F0 &  F1 &  F2 & !_LC5_C5 & !P16 & !P17
         # !_LC1_B1;

-- Node name is '|xor2:1363|~12~1' = '|xor2:1363|Di~1' 
-- Equation name is '_LC2_B1', type is buried 
-- synthesized logic cell 
_LC2_B1  = LCELL( _EQ071 $  GND);
  _EQ071 =  F0 &  F1 &  F2 &  _LC5_C5 &  P16 &  P17
         #  F1 & !F2 & !P17 & !Q17
         # !F0 & !F1 &  F2 & !Q17
         #  F0 & !F2 &  P17 &  Q17
         #  F0 & !F1 &  F2 &  Q17;

-- Node name is '|xor2:1363|~12~2' = '|xor2:1363|Di~2' 
-- Equation name is '_LC5_B1', type is buried 
-- synthesized logic cell 
_LC5_B1  = LCELL( _EQ072 $  GND);
  _EQ072 =  F0 & !F1 & !F2 &  P17
         # !F0 &  F1 &  F2 &  _LC5_C5 &  P16 & !P17
         #  F1 &  F2 & !_LC5_C5 &  P16 &  P17 & !Q16
         #  F1 &  F2 &  _LC5_C5 & !P16 &  P17 & !Q16
         # !F0 & !F1 & !F2 & !P17 &  Q17;

-- Node name is '|xor2:1363|~12~3' = '|xor2:1363|Di~3' 
-- Equation name is '_LC8_B1', type is buried 
-- synthesized logic cell 
_LC8_B1  = LCELL( _EQ073 $  GND);
  _EQ073 = !F0 &  F1 &  F2 & !_LC5_C5 & !P16 &  P17
         #  F0 &  F1 & !_LC5_C5 & !P17 &  Q16 & !Q17
         #  F0 &  F1 &  F2 & !P16 & !P17 &  Q16
         #  F1 &  F2 & !_LC5_C5 &  P16 & !P17 &  Q16
         # !F0 &  F1 &  F2 &  _LC5_C5 & !P17 &  Q16;

-- Node name is '|xor2:1363|~12~4' = '|xor2:1363|Di~4' 
-- Equation name is '_LC1_B1', type is buried 
-- synthesized logic cell 
_LC1_B1  = LCELL( _EQ074 $  GND);
  _EQ074 = !_LC2_B1 & !_LC5_B1 & !_LC8_B1;

-- Node name is '|xor2:1364|:12' = '|xor2:1364|Di' 
-- Equation name is '_LC2_C2', type is buried 
_LC2_C2  = LCELL( _EQ075 $ !Q13);
  _EQ075 =  F0 &  F2 &  _LC3_D4 &  P12 & !P13 & !Q13
         #  _LC3_C2
         #  _LC4_C2
         #  _LC6_C2;

-- Node name is '|xor2:1364|~12~1' = '|xor2:1364|Di~1' 
-- Equation name is '_LC3_C2', type is buried 
-- synthesized logic cell 
_LC3_C2  = LCELL( _EQ076 $  GND);
  _EQ076 = !F0 & !F2 &  P13
         #  F1 &  F2 & !_LC3_D4 &  P12 & !P13 & !Q12
         #  F1 & !F2 &  P13 & !Q13
         # !F1 & !F2 & !P13 & !Q13
         #  F0 & !F1 &  F2 & !Q13;

-- Node name is '|xor2:1364|~12~2' = '|xor2:1364|Di~2' 
-- Equation name is '_LC4_C2', type is buried 
-- synthesized logic cell 
_LC4_C2  = LCELL( _EQ077 $  GND);
  _EQ077 =  F0 & !F2 & !P13 &  Q13
         # !F0 & !F1 &  F2 &  Q13
         # !F0 &  F1 & !F2 &  Q13
         # !F0 &  F1 &  _LC3_D4 &  P12 &  P13
         #  F1 &  F2 &  _LC3_D4 & !P12 & !P13 & !Q12;

-- Node name is '|xor2:1364|~12~3' = '|xor2:1364|Di~3' 
-- Equation name is '_LC6_C2', type is buried 
-- synthesized logic cell 
_LC6_C2  = LCELL( _EQ078 $  GND);
  _EQ078 =  F0 &  F1 &  _LC3_D4 &  P12 & !P13 &  Q13
         #  F1 &  F2 &  _LC3_D4 & !P12 &  P13 &  Q12
         #  F1 &  F2 & !_LC3_D4 &  P12 &  P13 &  Q12
         #  F0 &  F1 &  F2 & !_LC3_D4 & !P12 &  P13
         # !F0 &  F1 &  F2 & !_LC3_D4 & !P12 & !P13;

-- Node name is '|xor2:1365|:12' = '|xor2:1365|Di' 
-- Equation name is '_LC1_D2', type is buried 
_LC1_D2  = LCELL( _EQ079 $ !Q09);
  _EQ079 =  F0 &  F2 &  _LC3_D2 &  P08 & !P09 & !Q09
         #  _LC2_D2
         #  _LC4_D2
         #  _LC13_D2;

-- Node name is '|xor2:1365|~12~1' = '|xor2:1365|Di~1' 
-- Equation name is '_LC2_D2', type is buried 
-- synthesized logic cell 
_LC2_D2  = LCELL( _EQ080 $  GND);
  _EQ080 = !F0 & !F2 &  P09
         #  F1 &  F2 & !_LC3_D2 &  P08 & !P09 & !Q08
         #  F1 & !F2 &  P09 & !Q09
         # !F1 & !F2 & !P09 & !Q09
         #  F0 & !F1 &  F2 & !Q09;

-- Node name is '|xor2:1365|~12~2' = '|xor2:1365|Di~2' 
-- Equation name is '_LC4_D2', type is buried 
-- synthesized logic cell 
_LC4_D2  = LCELL( _EQ081 $  GND);
  _EQ081 =  F0 & !F2 & !P09 &  Q09
         # !F0 & !F1 &  F2 &  Q09
         # !F0 &  F1 & !F2 &  Q09
         # !F0 &  F1 &  _LC3_D2 &  P08 &  P09
         #  F1 &  F2 &  _LC3_D2 & !P08 & !P09 & !Q08;

-- Node name is '|xor2:1365|~12~3' = '|xor2:1365|Di~3' 
-- Equation name is '_LC13_D2', type is buried 
-- synthesized logic cell 
_LC13_D2 = LCELL( _EQ082 $  GND);
  _EQ082 =  F0 &  F1 &  _LC3_D2 &  P08 & !P09 &  Q09
         #  F1 &  F2 &  _LC3_D2 & !P08 &  P09 &  Q08
         #  F1 &  F2 & !_LC3_D2 &  P08 &  P09 &  Q08
         #  F0 &  F1 &  F2 & !_LC3_D2 & !P08 &  P09
         # !F0 &  F1 &  F2 & !_LC3_D2 & !P08 & !P09;

-- Node name is '|xor2:1366|:12' = '|xor2:1366|Di' 
-- Equation name is '_LC2_A4', type is buried 
_LC2_A4  = LCELL( _EQ083 $  _EQ084);
  _EQ083 =  F0 & !F1 & !F2 &  _LC14_A4 &  P05 &  Q05;
  _EQ084 = !_LC1_A4 & !_LC5_A4 & !_LC7_A4 & !_LC8_A4;

-- Node name is '|xor2:1366|~12~1' = '|xor2:1366|Di~1' 
-- Equation name is '_LC8_A4', type is buried 
-- synthesized logic cell 
_LC8_A4  = LCELL( _EQ085 $  GND);
  _EQ085 = !F1 &  _LC14_A4 &  P05
         # !F2 &  _LC14_A4 &  P05
         # !F0 & !_LC14_A4 & !_LC15_A4 & !Q05
         # !F0 & !F1 & !_LC14_A4 & !_LC15_A4
         # !F0 &  F1 &  F2 &  _LC14_A4 & !P05 &  Q05;

-- Node name is '|xor2:1366|~12~2' = '|xor2:1366|Di~2' 
-- Equation name is '_LC7_A4', type is buried 
-- synthesized logic cell 
_LC7_A4  = LCELL( _EQ086 $  GND);
  _EQ086 = !F1 &  F2 & !_LC14_A4 & !_LC15_A4
         # !F0 &  _LC14_A4 &  P05 & !Q05
         # !F1 & !_LC14_A4 & !_LC15_A4 & !Q05
         #  F1 & !F2 & !_LC14_A4 & !_LC15_A4
         #  F0 &  F1 &  F2 &  _LC14_A4 & !P05 & !Q05;

-- Node name is '|xor2:1366|~12~3' = '|xor2:1366|Di~3' 
-- Equation name is '_LC5_A4', type is buried 
-- synthesized logic cell 
_LC5_A4  = LCELL( _EQ087 $  GND);
  _EQ087 =  F0 &  _LC14_A4 &  P05 &  Q05
         #  F0 &  F1 & !_LC14_A4 & !_LC15_A4 &  Q05
         # !F0 &  F1 &  F2 & !_LC14_A4 &  _LC15_A4 &  Q05
         #  F0 & !F1 & !F2 &  _LC15_A4 &  Q05
         #  F0 & !F1 & !F2 &  _LC14_A4 &  Q05;

-- Node name is '|xor2:1366|~12~4' = '|xor2:1366|Di~4' 
-- Equation name is '_LC1_A4', type is buried 
-- synthesized logic cell 
_LC1_A4  = LCELL( _EQ088 $  GND);
  _EQ088 =  F0 &  F1 &  F2 & !_LC14_A4 &  _LC15_A4 & !Q05;

-- Node name is '|xor2:1367|:12' = '|xor2:1367|Di' 
-- Equation name is '_LC3_C3', type is buried 
_LC3_C3  = LCELL( _EQ089 $  Q01);
  _EQ089 = !F0 &  F1 &  F2 & !P00 &  P01
         #  _LC5_C3
         #  _LC4_C3;

-- Node name is '|xor2:1367|~12~1' = '|xor2:1367|Di~1' 
-- Equation name is '_LC5_C3', type is buried 
-- synthesized logic cell 
_LC5_C3  = LCELL( _EQ090 $  GND);
  _EQ090 =  F1 & !F2 & !P01 & !Q01
         # !F0 & !F1 &  F2 & !Q01
         # !F0 &  F1 &  F2 &  P00 & !P01 &  Q00
         #  F0 & !F2 &  P01 &  Q01
         #  F0 & !F1 &  F2 &  Q01;

-- Node name is '|xor2:1367|~12~2' = '|xor2:1367|Di~2' 
-- Equation name is '_LC4_C3', type is buried 
-- synthesized logic cell 
_LC4_C3  = LCELL( _EQ091 $  GND);
  _EQ091 =  F0 & !F1 & !F2 &  P01
         #  F1 &  F2 &  P01 & !Q00
         #  F0 &  F1 &  F2 &  P00 &  P01
         #  F0 &  F1 &  F2 & !P00 & !P01 &  Q00
         # !F0 & !F1 & !F2 & !P01 &  Q01;

-- Node name is '|xor2:1522|:12' = '|xor2:1522|Di' 
-- Equation name is '_LC2_C3', type is buried 
_LC2_C3  = LCELL( _EQ092 $ !_LC9_C3);
  _EQ092 =  F0 &  F1 &  F2 & !Q02
         # !F0 &  F1 &  F2 &  Q02
         #  F0 & !F1 & !F2 &  Q02;

-- Node name is '|xor2:1522|~12~1' = '|xor2:1522|Di~1' 
-- Equation name is '_LC9_C3', type is buried 
-- synthesized logic cell 
_LC9_C3  = LCELL( _EQ093 $ !_LC8_C3);
  _EQ093 = !F0 &  F1 &  F2 &  P00 &  Q00 &  Q01
         #  F1 &  F2 &  P00 &  P01 &  Q00
         #  F0 &  F1 &  F2 & !_LC11_C3 & !Q01
         #  F1 &  F2 & !_LC10_C3 &  P01 &  Q01;

-- Node name is '|xor2:1522|~12~2' = '|xor2:1522|Di~2' 
-- Equation name is '_LC8_C3', type is buried 
-- synthesized logic cell 
_LC8_C3  = LCELL( _EQ094 $  GND);
  _EQ094 =  F1 & !F2 & !P02
         # !F0 &  P02 &  Q02
         # !F0 & !F1 &  F2
         #  F1 &  F2 &  P02
         #  F0 & !F1 & !F2 &  P02;

-- Node name is '|xor2:1525|:12' = '|xor2:1525|Di' 
-- Equation name is '_LC12_A3', type is buried 
_LC12_A3 = LCELL( _EQ095 $  GND);
  _EQ095 =  _LC4_A3
         #  _LC3_A3;

-- Node name is '|xor2:1525|~12~1' = '|xor2:1525|Di~1' 
-- Equation name is '_LC4_A3', type is buried 
-- synthesized logic cell 
!_LC4_A3 = _LC4_A3~NOT;
_LC4_A3~NOT = LCELL( _EQ096 $  GND);
  _EQ096 = !_LC1_A2 & !_LC7_A3
         #  _LC7_A3 &  P03
         #  F0 & !F1 & !F2 &  Q03
         #  F0 &  F1 &  F2 & !Q03
         # !F0 &  F1 &  F2 &  Q03;

-- Node name is '|xor2:1525|~12~2' = '|xor2:1525|Di~2' 
-- Equation name is '_LC3_A3', type is buried 
-- synthesized logic cell 
!_LC3_A3 = _LC3_A3~NOT;
_LC3_A3~NOT = LCELL( _EQ097 $ !_LC2_A3);
  _EQ097 =  F0 &  F1 &  F2 & !_LC2_A3 &  _LC7_A3 &  P03 & !Q03
         #  F0 &  F1 &  F2 & !_LC1_A2 & !_LC2_A3 & !_LC7_A3 & !Q03
         # !F0 &  F1 &  F2 & !_LC2_A3 &  _LC7_A3 &  P03 &  Q03
         # !F0 &  F1 &  F2 & !_LC1_A2 & !_LC2_A3 & !_LC7_A3 &  Q03;

-- Node name is '|xor2:1525|~12~3' = '|xor2:1525|Di~3' 
-- Equation name is '_LC2_A3', type is buried 
-- synthesized logic cell 
_LC2_A3  = LCELL( _EQ098 $  GND);
  _EQ098 =  F0 & !F1 & !F2 &  _LC7_A3 &  P03 &  Q03
         #  F0 & !F1 & !F2 & !_LC1_A2 & !_LC7_A3 &  Q03;

-- Node name is '|xor2:1526|:12' = '|xor2:1526|Di' 
-- Equation name is '_LC9_B1', type is buried 
_LC9_B1  = LCELL( _EQ099 $ !_LC4_A4);
  _EQ099 = !F1 & !F2 & !P06 & !Q06
         # !F0 & !F1 & !F2 & !P06
         # !F0 &  F1 &  F2 & !P06 & !Q06
         # !_LC3_B1;

-- Node name is '|xor2:1526|~12~1' = '|xor2:1526|Di~1' 
-- Equation name is '_LC4_B1', type is buried 
-- synthesized logic cell 
_LC4_B1  = LCELL( _EQ100 $  GND);
  _EQ100 =  F0 & !F1 &  F2
         #  F0 &  F1 &  P06 & !Q06
         #  F0 & !F2 &  P06 &  Q06
         #  F0 &  F2 & !P06 &  Q06
         # !F0 &  F1 &  F2 &  P06 &  Q06;

-- Node name is '|xor2:1526|~12~2' = '|xor2:1526|Di~2' 
-- Equation name is '_LC3_B1', type is buried 
-- synthesized logic cell 
_LC3_B1  = LCELL( _EQ101 $  GND);
  _EQ101 =  F0 & !_LC4_B1
         #  F2 & !_LC4_B1
         # !_LC4_B1 &  Q06
         # !_LC4_B1 & !P06;

-- Node name is '|xor2:1527|:12' = '|xor2:1527|Di' 
-- Equation name is '_LC8_D2', type is buried 
_LC8_D2  = LCELL( _EQ102 $ !Q07);
  _EQ102 =  F0 &  F2 &  _LC4_A4 &  P06 & !P07 & !Q07
         #  _LC12_D2
         #  _LC11_D2
         #  _LC5_D2;

-- Node name is '|xor2:1527|~12~1' = '|xor2:1527|Di~1' 
-- Equation name is '_LC12_D2', type is buried 
-- synthesized logic cell 
_LC12_D2 = LCELL( _EQ103 $  GND);
  _EQ103 = !F0 & !F2 &  P07
         #  F1 &  F2 & !_LC4_A4 &  P06 & !P07 & !Q06
         #  F1 & !F2 &  P07 & !Q07
         # !F1 & !F2 & !P07 & !Q07
         #  F0 & !F1 &  F2 & !Q07;

-- Node name is '|xor2:1527|~12~2' = '|xor2:1527|Di~2' 
-- Equation name is '_LC11_D2', type is buried 
-- synthesized logic cell 
_LC11_D2 = LCELL( _EQ104 $  GND);
  _EQ104 =  F0 & !F2 & !P07 &  Q07
         # !F0 & !F1 &  F2 &  Q07
         # !F0 &  F1 & !F2 &  Q07
         # !F0 &  F1 &  _LC4_A4 &  P06 &  P07
         #  F1 &  F2 &  _LC4_A4 & !P06 & !P07 & !Q06;

-- Node name is '|xor2:1527|~12~3' = '|xor2:1527|Di~3' 
-- Equation name is '_LC5_D2', type is buried 
-- synthesized logic cell 
_LC5_D2  = LCELL( _EQ105 $  GND);
  _EQ105 =  F0 &  F1 &  _LC4_A4 &  P06 & !P07 &  Q07
         #  F1 &  F2 &  _LC4_A4 & !P06 &  P07 &  Q06
         #  F1 &  F2 & !_LC4_A4 &  P06 &  P07 &  Q06
         #  F0 &  F1 &  F2 & !_LC4_A4 & !P06 &  P07
         # !F0 &  F1 &  F2 & !_LC4_A4 & !P06 & !P07;

-- Node name is '|xor2:1528|:12' = '|xor2:1528|Di' 
-- Equation name is '_LC14_D4', type is buried 
_LC14_D4 = LCELL( _EQ106 $ !_LC11_D4);
  _EQ106 = !F1 & !F2 & !P10 & !Q10
         # !F0 & !F1 & !F2 & !P10
         # !F0 &  F1 &  F2 & !P10 & !Q10
         # !_LC2_D4;

-- Node name is '|xor2:1528|~12~1' = '|xor2:1528|Di~1' 
-- Equation name is '_LC5_D4', type is buried 
-- synthesized logic cell 
_LC5_D4  = LCELL( _EQ107 $  GND);
  _EQ107 =  F0 & !F1 &  F2
         #  F0 &  F1 &  P10 & !Q10
         #  F0 & !F2 &  P10 &  Q10
         #  F0 &  F2 & !P10 &  Q10
         # !F0 &  F1 &  F2 &  P10 &  Q10;

-- Node name is '|xor2:1528|~12~2' = '|xor2:1528|Di~2' 
-- Equation name is '_LC2_D4', type is buried 
-- synthesized logic cell 
_LC2_D4  = LCELL( _EQ108 $  GND);
  _EQ108 =  F0 & !_LC5_D4
         #  F2 & !_LC5_D4
         # !_LC5_D4 &  Q10
         # !_LC5_D4 & !P10;

-- Node name is '|xor2:1530|:12' = '|xor2:1530|Di' 
-- Equation name is '_LC1_D4', type is buried 
_LC1_D4  = LCELL( _EQ109 $ !Q11);
  _EQ109 =  F0 &  F2 &  _LC11_D4 &  P10 & !P11 & !Q11
         #  _LC4_D4
         #  _LC7_D4
         #  _LC8_D4;

-- Node name is '|xor2:1530|~12~1' = '|xor2:1530|Di~1' 
-- Equation name is '_LC4_D4', type is buried 
-- synthesized logic cell 
_LC4_D4  = LCELL( _EQ110 $  GND);
  _EQ110 = !F0 & !F2 &  P11
         #  F1 &  F2 & !_LC11_D4 &  P10 & !P11 & !Q10
         #  F1 & !F2 &  P11 & !Q11
         # !F1 & !F2 & !P11 & !Q11
         #  F0 & !F1 &  F2 & !Q11;

-- Node name is '|xor2:1530|~12~2' = '|xor2:1530|Di~2' 
-- Equation name is '_LC7_D4', type is buried 
-- synthesized logic cell 
_LC7_D4  = LCELL( _EQ111 $  GND);
  _EQ111 =  F0 & !F2 & !P11 &  Q11
         # !F0 & !F1 &  F2 &  Q11
         # !F0 &  F1 & !F2 &  Q11
         # !F0 &  F1 &  _LC11_D4 &  P10 &  P11
         #  F1 &  F2 &  _LC11_D4 & !P10 & !P11 & !Q10;

-- Node name is '|xor2:1530|~12~3' = '|xor2:1530|Di~3' 
-- Equation name is '_LC8_D4', type is buried 
-- synthesized logic cell 
_LC8_D4  = LCELL( _EQ112 $  GND);
  _EQ112 =  F0 &  F1 &  _LC11_D4 &  P10 & !P11 &  Q11
         #  F1 &  F2 &  _LC11_D4 & !P10 &  P11 &  Q10
         #  F1 &  F2 & !_LC11_D4 &  P10 &  P11 &  Q10
         #  F0 &  F1 &  F2 & !_LC11_D4 & !P10 &  P11
         # !F0 &  F1 &  F2 & !_LC11_D4 & !P10 & !P11;

-- Node name is '|xor2:1533|:12' = '|xor2:1533|Di' 
-- Equation name is '_LC1_C5', type is buried 
_LC1_C5  = LCELL( _EQ113 $ !_LC1_C2);
  _EQ113 = !F1 & !F2 & !P14 & !Q14
         # !F0 & !F1 & !F2 & !P14
         # !F0 &  F1 &  F2 & !P14 & !Q14
         # !_LC6_C5;

-- Node name is '|xor2:1533|~12~1' = '|xor2:1533|Di~1' 
-- Equation name is '_LC4_C5', type is buried 
-- synthesized logic cell 
_LC4_C5  = LCELL( _EQ114 $  GND);
  _EQ114 =  F0 & !F1 &  F2
         #  F0 &  F1 &  P14 & !Q14
         #  F0 & !F2 &  P14 &  Q14
         #  F0 &  F2 & !P14 &  Q14
         # !F0 &  F1 &  F2 &  P14 &  Q14;

-- Node name is '|xor2:1533|~12~2' = '|xor2:1533|Di~2' 
-- Equation name is '_LC6_C5', type is buried 
-- synthesized logic cell 
_LC6_C5  = LCELL( _EQ115 $  GND);
  _EQ115 =  F0 & !_LC4_C5
         #  F2 & !_LC4_C5
         # !_LC4_C5 &  Q14
         # !_LC4_C5 & !P14;

-- Node name is '|xor2:1534|:12' = '|xor2:1534|Di' 
-- Equation name is '_LC3_C5', type is buried 
_LC3_C5  = LCELL( _EQ116 $ !Q15);
  _EQ116 =  F0 &  F2 &  _LC1_C2 &  P14 & !P15 & !Q15
         #  _LC7_C5
         #  _LC8_C5
         #  _LC9_C5;

-- Node name is '|xor2:1534|~12~1' = '|xor2:1534|Di~1' 
-- Equation name is '_LC7_C5', type is buried 
-- synthesized logic cell 
_LC7_C5  = LCELL( _EQ117 $  GND);
  _EQ117 = !F0 & !F2 &  P15
         #  F1 &  F2 & !_LC1_C2 &  P14 & !P15 & !Q14
         #  F1 & !F2 &  P15 & !Q15
         # !F1 & !F2 & !P15 & !Q15
         #  F0 & !F1 &  F2 & !Q15;

-- Node name is '|xor2:1534|~12~2' = '|xor2:1534|Di~2' 
-- Equation name is '_LC8_C5', type is buried 
-- synthesized logic cell 
_LC8_C5  = LCELL( _EQ118 $  GND);
  _EQ118 =  F0 & !F2 & !P15 &  Q15
         # !F0 & !F1 &  F2 &  Q15
         # !F0 &  F1 & !F2 &  Q15
         # !F0 &  F1 &  _LC1_C2 &  P14 &  P15
         #  F1 &  F2 &  _LC1_C2 & !P14 & !P15 & !Q14;

-- Node name is '|xor2:1534|~12~3' = '|xor2:1534|Di~3' 
-- Equation name is '_LC9_C5', type is buried 
-- synthesized logic cell 
_LC9_C5  = LCELL( _EQ119 $  GND);
  _EQ119 =  F0 &  F1 &  _LC1_C2 &  P14 & !P15 &  Q15
         #  F1 &  F2 &  _LC1_C2 & !P14 &  P15 &  Q14
         #  F1 &  F2 & !_LC1_C2 &  P14 &  P15 &  Q14
         #  F0 &  F1 &  F2 & !_LC1_C2 & !P14 &  P15
         # !F0 &  F1 &  F2 & !_LC1_C2 & !P14 & !P15;

-- Node name is '|xor2:1536|:12' = '|xor2:1536|Di' 
-- Equation name is '_LC3_B5', type is buried 
_LC3_B5  = LCELL( _EQ120 $ !_LC9_B5);
  _EQ120 = !F1 & !F2 & !P18 & !Q18
         # !F0 & !F1 & !F2 & !P18
         # !F0 &  F1 &  F2 & !P18 & !Q18
         # !_LC5_B5;

-- Node name is '|xor2:1536|~12~1' = '|xor2:1536|Di~1' 
-- Equation name is '_LC6_B5', type is buried 
-- synthesized logic cell 
_LC6_B5  = LCELL( _EQ121 $  GND);
  _EQ121 =  F0 & !F1 &  F2
         #  F0 &  F1 &  P18 & !Q18
         #  F0 & !F2 &  P18 &  Q18
         #  F0 &  F2 & !P18 &  Q18
         # !F0 &  F1 &  F2 &  P18 &  Q18;

-- Node name is '|xor2:1536|~12~2' = '|xor2:1536|Di~2' 
-- Equation name is '_LC5_B5', type is buried 
-- synthesized logic cell 
_LC5_B5  = LCELL( _EQ122 $  GND);
  _EQ122 =  F0 & !_LC6_B5
         #  F2 & !_LC6_B5
         # !_LC6_B5 & !P18
         # !_LC6_B5 &  Q18;

-- Node name is '|yi:1369|:18' = '|yi:1369|Yi' 
-- Equation name is '_LC7_C2', type is buried 
_LC7_C2  = LCELL( _EQ123 $  GND);
  _EQ123 =  F0 &  F1 &  F2 & !Q12
         # !F0 &  F1 &  F2 &  Q12
         #  F0 & !F1 & !F2 &  Q12;

-- Node name is '|yi:1370|:18' = '|yi:1370|Yi' 
-- Equation name is '_LC6_D2', type is buried 
_LC6_D2  = LCELL( _EQ124 $  GND);
  _EQ124 =  F0 &  F1 &  F2 & !Q06
         # !F0 &  F1 &  F2 &  Q06
         #  F0 & !F1 & !F2 &  Q06;

-- Node name is '|yi:1376|:18' = '|yi:1376|Yi' 
-- Equation name is '_LC2_C5', type is buried 
_LC2_C5  = LCELL( _EQ125 $  GND);
  _EQ125 =  F0 &  F1 &  F2 & !Q14
         # !F0 &  F1 &  F2 &  Q14
         #  F0 & !F1 & !F2 &  Q14;

-- Node name is '|yi:1377|:18' = '|yi:1377|Yi' 
-- Equation name is '_LC6_D4', type is buried 
_LC6_D4  = LCELL( _EQ126 $  GND);
  _EQ126 =  F0 &  F1 &  F2 & !Q08
         # !F0 &  F1 &  F2 &  Q08
         #  F0 & !F1 & !F2 &  Q08;

-- Node name is '|yi:1382|:18' = '|yi:1382|Yi' 
-- Equation name is '_LC4_B5', type is buried 
_LC4_B5  = LCELL( _EQ127 $  GND);
  _EQ127 =  F0 &  F1 &  F2 & !Q16
         # !F0 &  F1 &  F2 &  Q16
         #  F0 & !F1 & !F2 &  Q16;

-- Node name is '|yi:1383|:18' = '|yi:1383|Yi' 
-- Equation name is '_LC15_D4', type is buried 
_LC15_D4 = LCELL( _EQ128 $  GND);
  _EQ128 =  F0 &  F1 &  F2 & !Q10
         # !F0 &  F1 &  F2 &  Q10
         #  F0 & !F1 & !F2 &  Q10;



Project Informatione:\topsecret\5_sem\shemtechnik\labs\shem2_plm\lab2-lsm3.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX9000' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:14
   Partitioner                            00:00:00
   Fitter                                 00:00:01
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:03
   --------------------------             --------
   Total Time                             00:00:18


Memory Allocated
-----------------

Peak memory allocated during compilation  = 12,555K
