// Seed: 527346465
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  tri0 id_4;
  wire id_5;
  always_ff if (id_4) $display;
  wire id_6;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    input wand id_2,
    input supply1 id_3,
    input supply0 id_4,
    input supply1 id_5,
    input wor id_6
    , id_19,
    input wire id_7,
    input wand id_8,
    output tri id_9,
    output uwire id_10,
    input uwire id_11,
    input wor id_12,
    input wor id_13,
    input uwire id_14,
    input uwire id_15,
    output tri id_16,
    output logic id_17
);
  assign id_16 = 1;
  wire id_20;
  assign id_19 = 1;
  assign id_16 = id_1;
  wire   id_21;
  wire   id_22;
  string id_23 = "";
  module_0 modCall_1 (
      id_21,
      id_22,
      id_21
  );
  wire id_24;
  always id_17 <= 1;
endmodule
