_svd: ../svd/stm32l0x2.svd

_modify:
  # Use LPUART1 cannonical name
  LPUSART1:
    name: LPUART1
  DBGMCU:
    name: DBG
  Flash:
    name: FLASH
  SYSCFG_COMP:
    name: SYSCFG

_delete:
  - USB_SRAM

ADC:
  CFGR1:
    _modify:
      AUTDLY:
        name: WAIT
  SMPR:
    _modify:
      SMPR:
        name: SMP

FLASH:
  _modify:
    OBR:
      name: OPTR
  ACR:
    _modify:
      DESAB_BUF:
        name: DISAB_BUF
  PECR:
    _modify:
      FTDW:
        name: FIX
  OPTR:
    _modify:
      SPRMOD:
        name: WPRMOD
      RDPRT:
        name: RDPROT

"SPI*,I2S*":
  SR:
    _modify:
      TIFRFE:
        name: FRE

RCC:
  _modify:
    CICR:
      access: write-only
  CR:
    _modify:
      CSSLSEON:
        name: CSSHSEON
  CCIPR:
    _merge:
      - "LPTIM1SEL*"
      - "I2C1SEL*"
      - "LPUART1SEL*"
      - "USART2SEL*"
      - "USART1SEL*"
  CSR:
    _modify:
      LPWRSTF:
        name: LPWRRSTF
      RMVF:
        bitOffset: 23
    _add:
      FWRSTF:
        description: Firewall reset flag
        bitOffset: 24
        bitWidth: 1

  APB2RSTR:
    _modify:
      TM12RST:
        name: TIM22RST

SYSCFG:
  CFGR3:
    _add:
      ENREF_HSI48:
        description: VREFINT reference for HSI48 oscillator enable bit
        bitOffset: 13
        bitWidth: 1

PWR:
  CR:
    _add:
      LPSDSR:
        description: Low-power deepsleep/Sleep/Low-power run
        bitOffset: 0
        bitWidth: 1

MPU:
  _strip:
    - "MPU_"

_include:
 - ./common_patches/cryp/l0_aes.yaml
 - ./common_patches/flash/l0.yaml
 - ./common_patches/firewall/l0.yaml
 - ./common_patches/pwr/l0_wakeup.yaml
 - ./common_patches/rtc/l0.yaml
 - ./common_patches/tim/l0.yaml
 - ./common_patches/syscfg/l0_cfgr.yaml
 - ./common_patches/nvic/l0_prio_bits.yaml
 - ./common_patches/tsc/tsc.yaml
 - ./common_patches/usart/merge_CR1_DEATx_fields.yaml
 - ./common_patches/usart/merge_CR1_DEDTx_fields.yaml
 - ./common_patches/usart/merge_CR2_ADDx_fields.yaml
 - ./common_patches/usart/merge_CR2_ABRMODx_fields.yaml
 - ./common_patches/usart/merge_LPUART_CR1_DEATx_fields.yaml
 - ./common_patches/usart/merge_LPUART_CR1_DEDTx_fields.yaml
 - ./common_patches/usart/rename_LPUART_CR2_DATAINV_field.yaml
 - ./common_patches/usart/merge_LPUART_CR2_ADDx_fields.yaml
 - ./common_patches/usart/rename_CR2_DATAINV_field.yaml
 - ./common_patches/usart/merge_BRR_fields.yaml
 - ./common_patches/usb/rename_USB_FS_peripheral_to_USB.yaml
 - ./common_patches/usb/unprefix_registers.yaml
 - ./common_patches/usb/rename_EPxR_EPTYPE_field.yaml
 - ../peripherals/adc/adc_l0.yaml
 - ../peripherals/aes/aes_l0.yaml
 - common_patches/crc/crc_rename_init.yaml
 - common_patches/crc/crc_rename_pol.yaml
 - ../peripherals/crc/crc_advanced.yaml
 - ../peripherals/crc/crc_idr_8bit.yaml
 - ../peripherals/crc/crc_pol.yaml
 - ../peripherals/dbg/dbg_l0.yaml
 - ../peripherals/dac/dac_common_1ch.yaml
 - ../peripherals/dac/dac_dmaudr.yaml
 - common_patches/dma/dma_v1.yaml
 - ../peripherals/dma/dma_v1_with_remapping.yaml
 - ../peripherals/exti/exti.yaml
 - ../peripherals/flash/flash_l0.yaml
 - ../peripherals/fw/fw_l0_l4.yaml
 - ../peripherals/gpio/gpio_g0_l0.yaml
 - ../peripherals/i2c/i2c_v2.yaml
 - ../peripherals/iwdg/iwdg_with_WINR.yaml
 - ../peripherals/lptim/lptim_v1.yaml
 - ../peripherals/pwr/pwr_l0.yaml
 - ../peripherals/rcc/rcc_l0_l1_common.yaml
 - ../peripherals/rcc/rcc_l0.yaml
 - ../peripherals/rtc/rtc_common.yaml
 - ../peripherals/rtc/rtc_l0.yaml
 - ../peripherals/spi/spi_l0.yaml
 - ../peripherals/syscfg/syscfg_l0.yaml
 - common_patches/tim/common.yaml
 - ../peripherals/tim/tim_basic.yaml
 - ../peripherals/tim/tim_l0.yaml
 - ../peripherals/tim/tim2345_16bit.yaml
 - ../peripherals/tim/tim6.yaml
 - common_patches/tim/tim_ccr_l0.yaml
 - common_patches/tim/tim2345_16bit_l.yaml
 - ../peripherals/tim/v1/ccm.yaml
 - ../peripherals/usart/lpuart_v2A.yaml
 - ../peripherals/usart/usart_v2B1.yaml
 - ../peripherals/usb/usb_with_LPM.yaml
 - ../peripherals/wwdg/wwdg.yaml
 - common_patches/rtc/alarm.yaml
 - common_patches/rtc/rtc_bkpr.yaml
 - common_patches/dma/dma_v1.yaml
