# RISC-V Talent Development Program Powered by SAMSUNG and VSD
This is a RISC-V Internship using VSDSquadron Mini based  on RISC-V architecture and uses open-source tools to teach students about VLSI SoC design and RISC-V. The instructor and guide for this internship program is Mr. Kunal Ghosh, Co-Founder of VSD.

# ABOUT MEðŸš€
Name: Yukti Ashok Bangera
-
College: Sahyadri College of Engineering and Management, Adyar, Mangaluru.
-
Email ID: yukti.ec22@sahyadri.edu.in or yuktiashokbangera@gmail.com
-
-
<details>
<summary>TASK1:Development of C Based LAB</summary>
 https://github.com/Yukti-Sahyadri-ECE/samsung-riscv/tree/main/Task1
</details>
 <details>
<summary>TASK2:Simulation with Spike</summary>
https://github.com/Yukti-Sahyadri-ECE/samsung-riscv/tree/main/Task2
 </details>
 <details>
<summary>TASK3:32 bit segment of objdump</summary>
https://github.com/Yukti-Sahyadri-ECE/samsung-riscv/tree/main/Task3
 </details>
<details>
<summary>TASK4:Functional simulation of given RISC-V core verilog netlist and testbench
</summary>
https://github.com/Yukti-Sahyadri-ECE/samsung-riscv/tree/main/Task4
</details>
<details>
<summary>TASK5:Motion-Activated Alarm System Circuit Diagram and Pin configuration and Blink LED test
</summary>[
https://github.com/Yukti-Sahyadri-ECE/samsung-riscv/tree/main/Task5
</details>
<details>
<summary>TASK6:Motion-Activated Alarm System Code and Application Video
</summary>
https://github.com/Yukti-Sahyadri-ECE/samsung-riscv/tree/main/Task6
</details>
