/******************************************************************* 
* Name:
*	TwoComplement.sv
* Description:
* 	This module realize the A2 complement of inputs that are of 15 bits
* Inputs:
*	signed_input
* Outputs:
* 	unsigned_output,sign
* Versi√≥n:  
*	1.0
* Author: 
*	Felipe Garcia & Diego Reyna
* Fecha: 
*	10/02/2018 
*********************************************************************/
module TwoComplement
(
	// Input Ports
	input [15:0] signed_input,
		
	output [15:0] unsigned_output,
	output sign
);

logic sign_log;
logic [15:0] input_log;


always_comb
begin
if(signed_input[15] == 1'b1)
begin
	sign_log = 1'b1 ;
	input_log = ~signed_input + 1;
end
else begin
	sign_log = 1'b0;
	input_log = signed_input;
end
end

assign sign = sign_log;
assign unsigned_output = input_log;



endmodule

