Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Jun 13 19:00:00 2025
| Host         : SOUMYAJIT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uart_rx_timing_summary_routed.rpt -pb uart_rx_timing_summary_routed.pb -rpx uart_rx_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_rx
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  32          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (71)
5. checking no_input_delay (1)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: i_Clock (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (71)
-------------------------------------------------
 There are 71 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   80          inf        0.000                      0                   80           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            80 Endpoints
Min Delay            80 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 r_Rx_DV_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_Rx_DV
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.333ns  (logic 3.976ns (62.788%)  route 2.357ns (37.212%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y79         FDRE                         0.000     0.000 r  r_Rx_DV_reg/C
    SLICE_X63Y79         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  r_Rx_DV_reg/Q
                         net (fo=1, routed)           2.357     2.813    o_Rx_DV_OBUF
    G1                   OBUF (Prop_obuf_I_O)         3.520     6.333 r  o_Rx_DV_OBUF_inst/O
                         net (fo=0)                   0.000     6.333    o_Rx_DV
    G1                                                                r  o_Rx_DV (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_Rx_Byte_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_Rx_Byte[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.910ns  (logic 4.028ns (68.151%)  route 1.882ns (31.849%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE                         0.000     0.000 r  r_Rx_Byte_reg[0]/C
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  r_Rx_Byte_reg[0]/Q
                         net (fo=1, routed)           1.882     2.400    o_Rx_Byte_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         3.510     5.910 r  o_Rx_Byte_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.910    o_Rx_Byte[0]
    E6                                                                r  o_Rx_Byte[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_Rx_Byte_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_Rx_Byte[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.790ns  (logic 3.982ns (68.783%)  route 1.807ns (31.217%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE                         0.000     0.000 r  r_Rx_Byte_reg[4]/C
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  r_Rx_Byte_reg[4]/Q
                         net (fo=1, routed)           1.807     2.263    o_Rx_Byte_OBUF[4]
    B3                   OBUF (Prop_obuf_I_O)         3.526     5.790 r  o_Rx_Byte_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.790    o_Rx_Byte[4]
    B3                                                                r  o_Rx_Byte[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_Rx_Byte_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_Rx_Byte[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.720ns  (logic 4.055ns (70.888%)  route 1.665ns (29.112%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE                         0.000     0.000 r  r_Rx_Byte_reg[3]/C
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  r_Rx_Byte_reg[3]/Q
                         net (fo=1, routed)           1.665     2.183    o_Rx_Byte_OBUF[3]
    A2                   OBUF (Prop_obuf_I_O)         3.537     5.720 r  o_Rx_Byte_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.720    o_Rx_Byte[3]
    A2                                                                r  o_Rx_Byte[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_Rx_Byte_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_Rx_Byte[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.716ns  (logic 4.051ns (70.868%)  route 1.665ns (29.132%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDRE                         0.000     0.000 r  r_Rx_Byte_reg[2]/C
    SLICE_X64Y77         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  r_Rx_Byte_reg[2]/Q
                         net (fo=1, routed)           1.665     2.183    o_Rx_Byte_OBUF[2]
    B2                   OBUF (Prop_obuf_I_O)         3.533     5.716 r  o_Rx_Byte_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.716    o_Rx_Byte[2]
    B2                                                                r  o_Rx_Byte[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_Rx_Byte_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_Rx_Byte[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.710ns  (logic 3.983ns (69.762%)  route 1.727ns (30.238%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE                         0.000     0.000 r  r_Rx_Byte_reg[6]/C
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  r_Rx_Byte_reg[6]/Q
                         net (fo=1, routed)           1.727     2.183    o_Rx_Byte_OBUF[6]
    B4                   OBUF (Prop_obuf_I_O)         3.527     5.710 r  o_Rx_Byte_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.710    o_Rx_Byte[6]
    B4                                                                r  o_Rx_Byte[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_Rx_Byte_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_Rx_Byte[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.675ns  (logic 3.998ns (70.451%)  route 1.677ns (29.549%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDRE                         0.000     0.000 r  r_Rx_Byte_reg[7]/C
    SLICE_X65Y82         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  r_Rx_Byte_reg[7]/Q
                         net (fo=1, routed)           1.677     2.133    o_Rx_Byte_OBUF[7]
    A4                   OBUF (Prop_obuf_I_O)         3.542     5.675 r  o_Rx_Byte_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.675    o_Rx_Byte[7]
    A4                                                                r  o_Rx_Byte[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_Rx_Byte_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_Rx_Byte[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.666ns  (logic 3.993ns (70.472%)  route 1.673ns (29.528%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDRE                         0.000     0.000 r  r_Rx_Byte_reg[5]/C
    SLICE_X65Y79         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  r_Rx_Byte_reg[5]/Q
                         net (fo=1, routed)           1.673     2.129    o_Rx_Byte_OBUF[5]
    A3                   OBUF (Prop_obuf_I_O)         3.537     5.666 r  o_Rx_Byte_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.666    o_Rx_Byte[5]
    A3                                                                r  o_Rx_Byte[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_Rx_Byte_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_Rx_Byte[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.650ns  (logic 3.977ns (70.391%)  route 1.673ns (29.609%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE                         0.000     0.000 r  r_Rx_Byte_reg[1]/C
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  r_Rx_Byte_reg[1]/Q
                         net (fo=1, routed)           1.673     2.129    o_Rx_Byte_OBUF[1]
    C3                   OBUF (Prop_obuf_I_O)         3.521     5.650 r  o_Rx_Byte_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.650    o_Rx_Byte[1]
    C3                                                                r  o_Rx_Byte[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_Clock_Count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_Clock_Count_reg[13]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 0.952ns (17.861%)  route 4.378ns (82.139%))
  Logic Levels:           5  (FDRE=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDRE                         0.000     0.000 r  r_Clock_Count_reg[0]/C
    SLICE_X61Y79         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  r_Clock_Count_reg[0]/Q
                         net (fo=3, routed)           0.838     1.294    r_Clock_Count[0]
    SLICE_X62Y79         LUT6 (Prop_lut6_I3_O)        0.124     1.418 f  r_SM_Main[1]_i_4/O
                         net (fo=1, routed)           0.807     2.224    r_SM_Main[1]_i_4_n_0
    SLICE_X62Y81         LUT6 (Prop_lut6_I2_O)        0.124     2.348 f  r_SM_Main[1]_i_3/O
                         net (fo=1, routed)           0.433     2.781    r_SM_Main[1]_i_3_n_0
    SLICE_X62Y81         LUT5 (Prop_lut5_I2_O)        0.124     2.905 f  r_SM_Main[1]_i_2/O
                         net (fo=18, routed)          1.388     4.293    r_SM_Main[1]_i_2_n_0
    SLICE_X61Y80         LUT5 (Prop_lut5_I3_O)        0.124     4.417 r  r_Clock_Count[14]_i_2/O
                         net (fo=15, routed)          0.913     5.330    r_Clock_Count[14]_i_2_n_0
    SLICE_X62Y82         FDRE                                         r  r_Clock_Count_reg[13]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 r_Bit_Index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_Bit_Index_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE                         0.000     0.000 r  r_Bit_Index_reg[0]/C
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  r_Bit_Index_reg[0]/Q
                         net (fo=13, routed)          0.110     0.251    r_Bit_Index_reg_n_0_[0]
    SLICE_X64Y80         LUT4 (Prop_lut4_I2_O)        0.045     0.296 r  r_Bit_Index[1]_i_1/O
                         net (fo=1, routed)           0.000     0.296    r_Bit_Index[1]_i_1_n_0
    SLICE_X64Y80         FDRE                                         r  r_Bit_Index_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_Bit_Index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_Bit_Index_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE                         0.000     0.000 r  r_Bit_Index_reg[0]/C
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  r_Bit_Index_reg[0]/Q
                         net (fo=13, routed)          0.110     0.251    r_Bit_Index_reg_n_0_[0]
    SLICE_X64Y80         LUT5 (Prop_lut5_I3_O)        0.048     0.299 r  r_Bit_Index[2]_i_1/O
                         net (fo=1, routed)           0.000     0.299    r_Bit_Index[2]_i_1_n_0
    SLICE_X64Y80         FDRE                                         r  r_Bit_Index_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_SM_Main_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_Bit_Index_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.227ns (63.759%)  route 0.129ns (36.241%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE                         0.000     0.000 r  r_SM_Main_reg[2]/C
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  r_SM_Main_reg[2]/Q
                         net (fo=9, routed)           0.129     0.257    r_SM_Main_reg_n_0_[2]
    SLICE_X65Y80         LUT6 (Prop_lut6_I4_O)        0.099     0.356 r  r_Bit_Index[0]_i_1/O
                         net (fo=1, routed)           0.000     0.356    r_Bit_Index[0]_i_1_n_0
    SLICE_X65Y80         FDRE                                         r  r_Bit_Index_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_Clock_Count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_Clock_Count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.186ns (44.579%)  route 0.231ns (55.421%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDRE                         0.000     0.000 r  r_Clock_Count_reg[0]/C
    SLICE_X61Y79         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  r_Clock_Count_reg[0]/Q
                         net (fo=3, routed)           0.231     0.372    r_Clock_Count[0]
    SLICE_X61Y79         LUT5 (Prop_lut5_I4_O)        0.045     0.417 r  r_Clock_Count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.417    r_Clock_Count[0]_i_1_n_0
    SLICE_X61Y79         FDRE                                         r  r_Clock_Count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_SM_Main_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_SM_Main_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.430ns  (logic 0.209ns (48.633%)  route 0.221ns (51.367%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y82         FDRE                         0.000     0.000 r  r_SM_Main_reg[1]/C
    SLICE_X64Y82         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  r_SM_Main_reg[1]/Q
                         net (fo=32, routed)          0.221     0.385    r_SM_Main_reg_n_0_[1]
    SLICE_X64Y82         LUT6 (Prop_lut6_I3_O)        0.045     0.430 r  r_SM_Main[1]_i_1/O
                         net (fo=1, routed)           0.000     0.430    r_SM_Main[1]_i_1_n_0
    SLICE_X64Y82         FDRE                                         r  r_SM_Main_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_SM_Main_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_SM_Main_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.449ns  (logic 0.227ns (50.612%)  route 0.222ns (49.388%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE                         0.000     0.000 r  r_SM_Main_reg[2]/C
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  r_SM_Main_reg[2]/Q
                         net (fo=9, routed)           0.222     0.350    r_SM_Main_reg_n_0_[2]
    SLICE_X65Y80         LUT6 (Prop_lut6_I5_O)        0.099     0.449 r  r_SM_Main[0]_i_1/O
                         net (fo=1, routed)           0.000     0.449    r_SM_Main[0]_i_1_n_0
    SLICE_X65Y80         FDRE                                         r  r_SM_Main_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_SM_Main_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_Clock_Count_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.454ns  (logic 0.209ns (46.071%)  route 0.245ns (53.929%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y82         FDRE                         0.000     0.000 r  r_SM_Main_reg[1]/C
    SLICE_X64Y82         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  r_SM_Main_reg[1]/Q
                         net (fo=32, routed)          0.245     0.409    r_SM_Main_reg_n_0_[1]
    SLICE_X64Y81         LUT5 (Prop_lut5_I1_O)        0.045     0.454 r  r_Clock_Count[11]_i_1/O
                         net (fo=1, routed)           0.000     0.454    r_Clock_Count[11]_i_1_n_0
    SLICE_X64Y81         FDRE                                         r  r_Clock_Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_Bit_Index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_Rx_Byte_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.470ns  (logic 0.186ns (39.551%)  route 0.284ns (60.449%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE                         0.000     0.000 r  r_Bit_Index_reg[0]/C
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  r_Bit_Index_reg[0]/Q
                         net (fo=13, routed)          0.114     0.255    r_Bit_Index_reg_n_0_[0]
    SLICE_X64Y80         LUT6 (Prop_lut6_I1_O)        0.045     0.300 r  r_Rx_Byte[2]_i_1/O
                         net (fo=1, routed)           0.170     0.470    r_Rx_Byte[2]_i_1_n_0
    SLICE_X64Y77         FDRE                                         r  r_Rx_Byte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_SM_Main_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_Clock_Count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.508ns  (logic 0.209ns (41.118%)  route 0.299ns (58.882%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y82         FDRE                         0.000     0.000 r  r_SM_Main_reg[1]/C
    SLICE_X64Y82         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  r_SM_Main_reg[1]/Q
                         net (fo=32, routed)          0.299     0.463    r_SM_Main_reg_n_0_[1]
    SLICE_X62Y80         LUT5 (Prop_lut5_I1_O)        0.045     0.508 r  r_Clock_Count[7]_i_1/O
                         net (fo=1, routed)           0.000     0.508    r_Clock_Count[7]_i_1_n_0
    SLICE_X62Y80         FDRE                                         r  r_Clock_Count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_SM_Main_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_Rx_Byte_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.512ns  (logic 0.209ns (40.839%)  route 0.303ns (59.161%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y82         FDRE                         0.000     0.000 r  r_SM_Main_reg[1]/C
    SLICE_X64Y82         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  r_SM_Main_reg[1]/Q
                         net (fo=32, routed)          0.140     0.304    r_SM_Main_reg_n_0_[1]
    SLICE_X65Y82         LUT6 (Prop_lut6_I0_O)        0.045     0.349 r  r_Rx_Byte[1]_i_1/O
                         net (fo=1, routed)           0.163     0.512    r_Rx_Byte[1]_i_1_n_0
    SLICE_X65Y83         FDRE                                         r  r_Rx_Byte_reg[1]/CE
  -------------------------------------------------------------------    -------------------





