

================================================================
== Vitis HLS Report for 'circular_shift_reg_Pipeline_WRITE'
================================================================
* Date:           Mon Jun  3 14:48:29 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        m1
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.106 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- WRITE   |       16|       16|         2|          1|          1|    16|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       36|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|      520|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      520|       81|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |i_2_fu_107_p2         |         +|   0|  0|  12|           5|           1|
    |sub_ln1072_fu_117_p2  |         -|   0|  0|  12|           4|           4|
    |icmp_ln13_fu_101_p2   |      icmp|   0|  0|  10|           5|           6|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  36|          15|          13|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    5|         10|
    |i_fu_58                  |   9|          2|    5|         10|
    |shiftreg_fu_54           |   9|          2|  512|       1024|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|  524|       1048|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                |    1|   0|    1|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |i_fu_58                  |    5|   0|    5|          0|
    |shiftreg_fu_54           |  512|   0|  512|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  520|   0|  520|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+---------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  circular_shift_reg_Pipeline_WRITE|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  circular_shift_reg_Pipeline_WRITE|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  circular_shift_reg_Pipeline_WRITE|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  circular_shift_reg_Pipeline_WRITE|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  circular_shift_reg_Pipeline_WRITE|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  circular_shift_reg_Pipeline_WRITE|  return value|
|add_ln70             |   in|    4|     ap_none|                           add_ln70|        scalar|
|shiftreg_out         |  out|  512|      ap_vld|                       shiftreg_out|       pointer|
|shiftreg_out_ap_vld  |  out|    1|      ap_vld|                       shiftreg_out|       pointer|
|regs_mem_address0    |  out|    4|   ap_memory|                           regs_mem|         array|
|regs_mem_ce0         |  out|    1|   ap_memory|                           regs_mem|         array|
|regs_mem_q0          |   in|   32|   ap_memory|                           regs_mem|         array|
+---------------------+-----+-----+------------+-----------------------------------+--------------+

