<stg><name>secure_enclave_key_store</name>


<trans_list>

<trans id="226" from="1" to="2">
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="2" to="3">
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="3" to="4">
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="4" to="5">
<condition id="92">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="4" to="6">
<condition id="91">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="5" to="4">
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="6" to="7">
<condition id="97">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="6" to="8">
<condition id="96">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="7" to="6">
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="8" to="9">
<condition id="102">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="8" to="10">
<condition id="103">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="9" to="10">
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="10" to="11">
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="11" to="12">
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="12" to="13">
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="13" to="14">
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="14" to="15">
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="15" to="16">
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="16" to="17">
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="17" to="18">
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="18" to="19">
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="19" to="20">
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="20" to="21">
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="21" to="22">
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="22" to="23">
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="23" to="24">
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="24" to="25">
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="25" to="26">
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="26" to="27">
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="27" to="28">
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="28" to="29">
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="29" to="30">
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="30" to="31">
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="31" to="32">
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="32" to="33">
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="33" to="34">
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="34" to="35">
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="35" to="36">
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="36" to="37">
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="37" to="38">
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="38" to="39">
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="39" to="40">
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="40" to="41">
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="41" to="42">
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="42" to="43">
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="43" to="44">
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="44" to="45">
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="45" to="46">
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="46" to="47">
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="47" to="48">
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="48" to="49">
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="49" to="50">
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="50" to="51">
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="51" to="52">
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="52" to="53">
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="53" to="54">
<condition id="150">
<or_exp><and_exp><literal name="user_key_valid_read" val="0"/>
</and_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="54" to="53">
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayctor.loop1.preheader:20  %tag_header_new_V_read = call i128 @_ssdm_op_Read.ap_vld.i128(i128 %tag_header_new_V)

]]></node>
<StgValue><ssdm name="tag_header_new_V_read"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayctor.loop1.preheader:21  %tag_header_old_V_read = call i128 @_ssdm_op_Read.ap_vld.i128(i128 %tag_header_old_V)

]]></node>
<StgValue><ssdm name="tag_header_old_V_read"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayctor.loop1.preheader:22  %iv_V_read = call i128 @_ssdm_op_Read.ap_vld.i128(i128 %iv_V)

]]></node>
<StgValue><ssdm name="iv_V_read"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:23  %device_key_ocm_addr_read = call i32 @_ssdm_op_Read.ap_vld.i32(i32 %device_key_ocm_addr)

]]></node>
<StgValue><ssdm name="device_key_ocm_addr_read"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="128" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:24  %encrypted_header_old_storage_V = alloca [256 x i128], align 8

]]></node>
<StgValue><ssdm name="encrypted_header_old_storage_V"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="128" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:25  %encrypted_header_new_storage_V = alloca [256 x i128], align 8

]]></node>
<StgValue><ssdm name="encrypted_header_new_storage_V"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="128" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:26  %decrypted_header_storage_V = alloca [256 x i128], align 8

]]></node>
<StgValue><ssdm name="decrypted_header_storage_V"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="128" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:27  %ct_V_assign = alloca [256 x i128], align 8

]]></node>
<StgValue><ssdm name="ct_V_assign"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:47  %tmp_1 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %device_key_ocm_addr_read, i32 4, i32 31)

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="64" op_0_bw="28">
<![CDATA[
arrayctor.loop1.preheader:48  %tmp_2 = zext i28 %tmp_1 to i64

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="128" op_0_bw="128" op_1_bw="64">
<![CDATA[
arrayctor.loop1.preheader:49  %ocm_V_addr = getelementptr i128* %ocm_V, i64 %tmp_2

]]></node>
<StgValue><ssdm name="ocm_V_addr"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="2" lat="2">
<core>PLB46M</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader:50  %master_key_old_storage_V_req = call i1 @_ssdm_op_ReadReq.ap_bus.i128P(i128* %ocm_V_addr, i32 1)

]]></node>
<StgValue><ssdm name="master_key_old_storage_V_req"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="67" st_id="2" stage="1" lat="2">
<core>PLB46M</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader:50  %master_key_old_storage_V_req = call i1 @_ssdm_op_ReadReq.ap_bus.i128P(i128* %ocm_V_addr, i32 1)

]]></node>
<StgValue><ssdm name="master_key_old_storage_V_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %device_key_ocm_addr), !map !196

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
arrayctor.loop1.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(i128* %ocm_V), !map !202

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
arrayctor.loop1.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap(i128 %iv_V), !map !208

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
arrayctor.loop1.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap([256 x i128]* %encrypted_header_old_V), !map !212

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
arrayctor.loop1.preheader:4  call void (...)* @_ssdm_op_SpecBitsMap(i128 %tag_header_old_V), !map !218

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
arrayctor.loop1.preheader:5  call void (...)* @_ssdm_op_SpecBitsMap([256 x i128]* %encrypted_header_new_V), !map !222

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
arrayctor.loop1.preheader:6  call void (...)* @_ssdm_op_SpecBitsMap(i128 %tag_header_new_V), !map !226

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
arrayctor.loop1.preheader:7  call void (...)* @_ssdm_op_SpecBitsMap(i128* %user_key_V), !map !230

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader:8  call void (...)* @_ssdm_op_SpecBitsMap(i1* %user_key_valid), !map !234

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader:9  call void (...)* @_ssdm_op_SpecBitsMap(i1 %writing_done_in), !map !238

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
arrayctor.loop1.preheader:10  call void (...)* @_ssdm_op_SpecBitsMap(i128* %derived_key_out_V), !map !242

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %derived_key_valid), !map !246

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
arrayctor.loop1.preheader:12  call void (...)* @_ssdm_op_SpecBitsMap(i128* %master_key_out_V), !map !250

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader:13  call void (...)* @_ssdm_op_SpecBitsMap(i1* %master_key_out_valid), !map !254

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
arrayctor.loop1.preheader:14  call void (...)* @_ssdm_op_SpecBitsMap(i128 %iv_out_V), !map !258

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader:15  call void (...)* @_ssdm_op_SpecBitsMap(i1* %iv_out_valid), !map !262

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader:16  call void (...)* @_ssdm_op_SpecBitsMap(i1* %decrypted_new_header_out), !map !266

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader:17  call void (...)* @_ssdm_op_SpecBitsMap(i1* %decrypted_new_header_out_valid), !map !270

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader:18  call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset_key_out), !map !274

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
arrayctor.loop1.preheader:19  call void (...)* @_ssdm_op_SpecTopModule([25 x i8]* @secure_enclave_key_store_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
arrayctor.loop1.preheader:28  call void (...)* @_ssdm_op_SpecInterface(i1* %reset_key_out, [8 x i8]* @p_str28, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39, [1 x i8]* @p_str39, [1 x i8]* @p_str39, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
arrayctor.loop1.preheader:29  call void (...)* @_ssdm_op_SpecInterface(i1* %decrypted_new_header_out_valid, [8 x i8]* @p_str28, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39, [1 x i8]* @p_str39, [1 x i8]* @p_str39, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
arrayctor.loop1.preheader:30  call void (...)* @_ssdm_op_SpecInterface(i1* %decrypted_new_header_out, [8 x i8]* @p_str28, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39, [1 x i8]* @p_str39, [1 x i8]* @p_str39, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
arrayctor.loop1.preheader:31  call void (...)* @_ssdm_op_SpecInterface(i1* %iv_out_valid, [8 x i8]* @p_str28, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39, [1 x i8]* @p_str39, [1 x i8]* @p_str39, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
arrayctor.loop1.preheader:32  call void (...)* @_ssdm_op_SpecInterface(i128 %iv_out_V, [8 x i8]* @p_str28, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39, [1 x i8]* @p_str39, [1 x i8]* @p_str39, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
arrayctor.loop1.preheader:33  call void (...)* @_ssdm_op_SpecInterface(i1* %master_key_out_valid, [8 x i8]* @p_str28, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39, [1 x i8]* @p_str39, [1 x i8]* @p_str39, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
arrayctor.loop1.preheader:34  call void (...)* @_ssdm_op_SpecInterface(i128* %master_key_out_V, [8 x i8]* @p_str28, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39, [1 x i8]* @p_str39, [1 x i8]* @p_str39, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
arrayctor.loop1.preheader:35  call void (...)* @_ssdm_op_SpecInterface(i1* %derived_key_valid, [8 x i8]* @p_str28, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39, [1 x i8]* @p_str39, [1 x i8]* @p_str39, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
arrayctor.loop1.preheader:36  call void (...)* @_ssdm_op_SpecInterface(i128* %derived_key_out_V, [8 x i8]* @p_str28, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39, [1 x i8]* @p_str39, [1 x i8]* @p_str39, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
arrayctor.loop1.preheader:37  call void (...)* @_ssdm_op_SpecInterface(i1 %writing_done_in, [8 x i8]* @p_str28, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39, [1 x i8]* @p_str39, [1 x i8]* @p_str39, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
arrayctor.loop1.preheader:38  call void (...)* @_ssdm_op_SpecInterface(i1* %user_key_valid, [8 x i8]* @p_str28, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39, [1 x i8]* @p_str39, [1 x i8]* @p_str39, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
arrayctor.loop1.preheader:39  call void (...)* @_ssdm_op_SpecInterface(i128* %user_key_V, [8 x i8]* @p_str28, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39, [1 x i8]* @p_str39, [1 x i8]* @p_str39, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
arrayctor.loop1.preheader:40  call void (...)* @_ssdm_op_SpecInterface(i128 %tag_header_new_V, [7 x i8]* @p_str410, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39, [1 x i8]* @p_str39, [1 x i8]* @p_str39, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
arrayctor.loop1.preheader:41  call void (...)* @_ssdm_op_SpecInterface([256 x i128]* %encrypted_header_new_V, [7 x i8]* @p_str410, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39, [1 x i8]* @p_str39, [1 x i8]* @p_str39, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
arrayctor.loop1.preheader:42  call void (...)* @_ssdm_op_SpecInterface(i128 %tag_header_old_V, [7 x i8]* @p_str410, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39, [1 x i8]* @p_str39, [1 x i8]* @p_str39, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
arrayctor.loop1.preheader:43  call void (...)* @_ssdm_op_SpecInterface([256 x i128]* %encrypted_header_old_V, [7 x i8]* @p_str410, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39, [1 x i8]* @p_str39, [1 x i8]* @p_str39, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
arrayctor.loop1.preheader:44  call void (...)* @_ssdm_op_SpecInterface(i128 %iv_V, [7 x i8]* @p_str410, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39, [1 x i8]* @p_str39, [1 x i8]* @p_str39, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
arrayctor.loop1.preheader:45  call void (...)* @_ssdm_op_SpecInterface(i128* %ocm_V, [7 x i8]* @p_str511, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39, [1 x i8]* @p_str39, [1 x i8]* @p_str39, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
arrayctor.loop1.preheader:46  call void (...)* @_ssdm_op_SpecInterface(i32 %device_key_ocm_addr, [7 x i8]* @p_str410, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39, [1 x i8]* @p_str39, [1 x i8]* @p_str39, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>PLB46M</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayctor.loop1.preheader:51  %master_key_old_storage_V = call i128 @_ssdm_op_Read.ap_bus.volatile.i128P(i128* %ocm_V_addr)

]]></node>
<StgValue><ssdm name="master_key_old_storage_V"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop1.preheader:52  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:0  %i = phi i9 [ 0, %arrayctor.loop1.preheader ], [ %i_2, %1 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %exitcond1 = icmp eq i9 %i, -256

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %i_2 = add i9 %i, 1

]]></node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond1, label %.preheader, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="64" op_0_bw="9">
<![CDATA[
:0  %tmp_3 = zext i9 %i to i64

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %encrypted_header_old_V_addr = getelementptr [256 x i128]* %encrypted_header_old_V, i64 0, i64 %tmp_3

]]></node>
<StgValue><ssdm name="encrypted_header_old_V_addr"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="128" op_0_bw="8">
<![CDATA[
:2  %encrypted_header_old_V_load = load i128* %encrypted_header_old_V_addr, align 16

]]></node>
<StgValue><ssdm name="encrypted_header_old_V_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="117" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="128" op_0_bw="8">
<![CDATA[
:2  %encrypted_header_old_V_load = load i128* %encrypted_header_old_V_addr, align 16

]]></node>
<StgValue><ssdm name="encrypted_header_old_V_load"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %encrypted_header_old_storage_V_1 = getelementptr [256 x i128]* %encrypted_header_old_storage_V, i64 0, i64 %tmp_3

]]></node>
<StgValue><ssdm name="encrypted_header_old_storage_V_1"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="0" op_0_bw="128" op_1_bw="8">
<![CDATA[
:4  store i128 %encrypted_header_old_V_load, i128* %encrypted_header_old_storage_V_1, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader:0  %i_1 = phi i9 [ %i_3, %2 ], [ 0, %0 ]

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:1  %exitcond = icmp eq i9 %i_1, -256

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:3  %i_3 = add i9 %i_1, 1

]]></node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond, label %3, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="64" op_0_bw="9">
<![CDATA[
:0  %tmp_6 = zext i9 %i_1 to i64

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %encrypted_header_new_V_addr = getelementptr [256 x i128]* %encrypted_header_new_V, i64 0, i64 %tmp_6

]]></node>
<StgValue><ssdm name="encrypted_header_new_V_addr"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="128" op_0_bw="8">
<![CDATA[
:2  %encrypted_header_new_V_load = load i128* %encrypted_header_new_V_addr, align 16

]]></node>
<StgValue><ssdm name="encrypted_header_new_V_load"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="128" op_5_bw="128">
<![CDATA[
:0  %tmp = call fastcc i1 @secure_enclave_key_store_aes_gcm_d(i128 %master_key_old_storage_V, i128 %iv_V_read, [256 x i128]* %encrypted_header_old_storage_V, [256 x i128]* %decrypted_header_storage_V, i128 %tag_header_old_V_read)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="130" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="128" op_0_bw="8">
<![CDATA[
:2  %encrypted_header_new_V_load = load i128* %encrypted_header_new_V_addr, align 16

]]></node>
<StgValue><ssdm name="encrypted_header_new_V_load"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %encrypted_header_new_storage_V_1 = getelementptr [256 x i128]* %encrypted_header_new_storage_V, i64 0, i64 %tmp_6

]]></node>
<StgValue><ssdm name="encrypted_header_new_storage_V_1"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="0" op_0_bw="128" op_1_bw="8">
<![CDATA[
:4  store i128 %encrypted_header_new_V_load, i128* %encrypted_header_new_storage_V_1, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="134" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="128" op_5_bw="128">
<![CDATA[
:0  %tmp = call fastcc i1 @secure_enclave_key_store_aes_gcm_d(i128 %master_key_old_storage_V, i128 %iv_V_read, [256 x i128]* %encrypted_header_old_storage_V, [256 x i128]* %decrypted_header_storage_V, i128 %tag_header_old_V_read)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp, label %4, label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="136" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="128" op_5_bw="128">
<![CDATA[
:0  %empty_8 = call fastcc i1 @secure_enclave_key_store_aes_gcm_d(i128 %master_key_old_storage_V, i128 %iv_V_read, [256 x i128]* %encrypted_header_new_storage_V, [256 x i128]* %decrypted_header_storage_V, i128 %tag_header_new_V_read)

]]></node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="137" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="128" op_5_bw="128">
<![CDATA[
:0  %empty_8 = call fastcc i1 @secure_enclave_key_store_aes_gcm_d(i128 %master_key_old_storage_V, i128 %iv_V_read, [256 x i128]* %encrypted_header_new_storage_V, [256 x i128]* %decrypted_header_storage_V, i128 %tag_header_new_V_read)

]]></node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:1  %key_attempts = alloca i32

]]></node>
<StgValue><ssdm name="key_attempts"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="20" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
._crit_edge:2  %hash_key_V = call fastcc i128 @secure_enclave_key_store_aes(i128 0, i128 %master_key_old_storage_V)

]]></node>
<StgValue><ssdm name="hash_key_V"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:17  store i32 0, i32* %key_attempts

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="142" st_id="11" stage="19" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
._crit_edge:2  %hash_key_V = call fastcc i128 @secure_enclave_key_store_aes(i128 0, i128 %master_key_old_storage_V)

]]></node>
<StgValue><ssdm name="hash_key_V"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="143" st_id="12" stage="18" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
._crit_edge:2  %hash_key_V = call fastcc i128 @secure_enclave_key_store_aes(i128 0, i128 %master_key_old_storage_V)

]]></node>
<StgValue><ssdm name="hash_key_V"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="144" st_id="13" stage="17" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
._crit_edge:2  %hash_key_V = call fastcc i128 @secure_enclave_key_store_aes(i128 0, i128 %master_key_old_storage_V)

]]></node>
<StgValue><ssdm name="hash_key_V"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="145" st_id="14" stage="16" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
._crit_edge:2  %hash_key_V = call fastcc i128 @secure_enclave_key_store_aes(i128 0, i128 %master_key_old_storage_V)

]]></node>
<StgValue><ssdm name="hash_key_V"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="146" st_id="15" stage="15" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
._crit_edge:2  %hash_key_V = call fastcc i128 @secure_enclave_key_store_aes(i128 0, i128 %master_key_old_storage_V)

]]></node>
<StgValue><ssdm name="hash_key_V"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="147" st_id="16" stage="14" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
._crit_edge:2  %hash_key_V = call fastcc i128 @secure_enclave_key_store_aes(i128 0, i128 %master_key_old_storage_V)

]]></node>
<StgValue><ssdm name="hash_key_V"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="148" st_id="17" stage="13" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
._crit_edge:2  %hash_key_V = call fastcc i128 @secure_enclave_key_store_aes(i128 0, i128 %master_key_old_storage_V)

]]></node>
<StgValue><ssdm name="hash_key_V"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="149" st_id="18" stage="12" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
._crit_edge:2  %hash_key_V = call fastcc i128 @secure_enclave_key_store_aes(i128 0, i128 %master_key_old_storage_V)

]]></node>
<StgValue><ssdm name="hash_key_V"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="150" st_id="19" stage="11" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
._crit_edge:2  %hash_key_V = call fastcc i128 @secure_enclave_key_store_aes(i128 0, i128 %master_key_old_storage_V)

]]></node>
<StgValue><ssdm name="hash_key_V"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="151" st_id="20" stage="10" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
._crit_edge:2  %hash_key_V = call fastcc i128 @secure_enclave_key_store_aes(i128 0, i128 %master_key_old_storage_V)

]]></node>
<StgValue><ssdm name="hash_key_V"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="152" st_id="21" stage="9" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
._crit_edge:2  %hash_key_V = call fastcc i128 @secure_enclave_key_store_aes(i128 0, i128 %master_key_old_storage_V)

]]></node>
<StgValue><ssdm name="hash_key_V"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="153" st_id="22" stage="8" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
._crit_edge:2  %hash_key_V = call fastcc i128 @secure_enclave_key_store_aes(i128 0, i128 %master_key_old_storage_V)

]]></node>
<StgValue><ssdm name="hash_key_V"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="154" st_id="23" stage="7" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
._crit_edge:2  %hash_key_V = call fastcc i128 @secure_enclave_key_store_aes(i128 0, i128 %master_key_old_storage_V)

]]></node>
<StgValue><ssdm name="hash_key_V"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="155" st_id="24" stage="6" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
._crit_edge:2  %hash_key_V = call fastcc i128 @secure_enclave_key_store_aes(i128 0, i128 %master_key_old_storage_V)

]]></node>
<StgValue><ssdm name="hash_key_V"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="156" st_id="25" stage="5" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
._crit_edge:2  %hash_key_V = call fastcc i128 @secure_enclave_key_store_aes(i128 0, i128 %master_key_old_storage_V)

]]></node>
<StgValue><ssdm name="hash_key_V"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="157" st_id="26" stage="4" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
._crit_edge:2  %hash_key_V = call fastcc i128 @secure_enclave_key_store_aes(i128 0, i128 %master_key_old_storage_V)

]]></node>
<StgValue><ssdm name="hash_key_V"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="158" st_id="27" stage="3" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
._crit_edge:2  %hash_key_V = call fastcc i128 @secure_enclave_key_store_aes(i128 0, i128 %master_key_old_storage_V)

]]></node>
<StgValue><ssdm name="hash_key_V"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="159" st_id="28" stage="2" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
._crit_edge:2  %hash_key_V = call fastcc i128 @secure_enclave_key_store_aes(i128 0, i128 %master_key_old_storage_V)

]]></node>
<StgValue><ssdm name="hash_key_V"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="160" st_id="29" stage="1" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
._crit_edge:2  %hash_key_V = call fastcc i128 @secure_enclave_key_store_aes(i128 0, i128 %master_key_old_storage_V)

]]></node>
<StgValue><ssdm name="hash_key_V"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="161" st_id="30" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128" op_3_bw="128">
<![CDATA[
._crit_edge:3  %ghash_2_V = call fastcc i128 @secure_enclave_key_store_ghash_iteration(i128 %hash_key_V, i128 0, i128 0)

]]></node>
<StgValue><ssdm name="ghash_2_V"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="162" st_id="31" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128" op_3_bw="128">
<![CDATA[
._crit_edge:3  %ghash_2_V = call fastcc i128 @secure_enclave_key_store_ghash_iteration(i128 %hash_key_V, i128 0, i128 0)

]]></node>
<StgValue><ssdm name="ghash_2_V"/></StgValue>
</operation>

<operation id="163" st_id="31" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128" op_3_bw="128">
<![CDATA[
._crit_edge:4  %ghash_3_V = call fastcc i128 @secure_enclave_key_store_ghash_iteration(i128 %hash_key_V, i128 undef, i128 %ghash_2_V)

]]></node>
<StgValue><ssdm name="ghash_3_V"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="164" st_id="32" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128" op_3_bw="128">
<![CDATA[
._crit_edge:4  %ghash_3_V = call fastcc i128 @secure_enclave_key_store_ghash_iteration(i128 %hash_key_V, i128 undef, i128 %ghash_2_V)

]]></node>
<StgValue><ssdm name="ghash_3_V"/></StgValue>
</operation>

<operation id="165" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128" op_3_bw="128">
<![CDATA[
._crit_edge:5  %ghash_out_V = call fastcc i128 @secure_enclave_key_store_ghash_iteration(i128 %hash_key_V, i128 2361183241434822606976, i128 %ghash_3_V)

]]></node>
<StgValue><ssdm name="ghash_out_V"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="166" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128" op_3_bw="128">
<![CDATA[
._crit_edge:5  %ghash_out_V = call fastcc i128 @secure_enclave_key_store_ghash_iteration(i128 %hash_key_V, i128 2361183241434822606976, i128 %ghash_3_V)

]]></node>
<StgValue><ssdm name="ghash_out_V"/></StgValue>
</operation>

<operation id="167" st_id="33" stage="20" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
._crit_edge:6  %encrypted_counter_zero_V_i = call fastcc i128 @secure_enclave_key_store_aes(i128 %ghash_out_V, i128 %master_key_old_storage_V)

]]></node>
<StgValue><ssdm name="encrypted_counter_zero_V_i"/></StgValue>
</operation>

<operation id="168" st_id="33" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="128" op_5_bw="128" op_6_bw="1">
<![CDATA[
._crit_edge:7  %ghash_prev_V_i = call fastcc i128 @secure_enclave_key_store_aes_gcm_cipher(i128 %master_key_old_storage_V, [256 x i128]* %decrypted_header_storage_V, [256 x i128]* %ct_V_assign, i128 %ghash_out_V, i128 %hash_key_V, i1 true)

]]></node>
<StgValue><ssdm name="ghash_prev_V_i"/></StgValue>
</operation>

<operation id="169" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
._crit_edge:8  call void @_ssdm_op_Write.ap_none.i128P(i128* %master_key_out_V, i128 %master_key_old_storage_V)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="170" st_id="34" stage="19" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
._crit_edge:6  %encrypted_counter_zero_V_i = call fastcc i128 @secure_enclave_key_store_aes(i128 %ghash_out_V, i128 %master_key_old_storage_V)

]]></node>
<StgValue><ssdm name="encrypted_counter_zero_V_i"/></StgValue>
</operation>

<operation id="171" st_id="34" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="128" op_5_bw="128" op_6_bw="1">
<![CDATA[
._crit_edge:7  %ghash_prev_V_i = call fastcc i128 @secure_enclave_key_store_aes_gcm_cipher(i128 %master_key_old_storage_V, [256 x i128]* %decrypted_header_storage_V, [256 x i128]* %ct_V_assign, i128 %ghash_out_V, i128 %hash_key_V, i1 true)

]]></node>
<StgValue><ssdm name="ghash_prev_V_i"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="172" st_id="35" stage="18" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
._crit_edge:6  %encrypted_counter_zero_V_i = call fastcc i128 @secure_enclave_key_store_aes(i128 %ghash_out_V, i128 %master_key_old_storage_V)

]]></node>
<StgValue><ssdm name="encrypted_counter_zero_V_i"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="173" st_id="36" stage="17" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
._crit_edge:6  %encrypted_counter_zero_V_i = call fastcc i128 @secure_enclave_key_store_aes(i128 %ghash_out_V, i128 %master_key_old_storage_V)

]]></node>
<StgValue><ssdm name="encrypted_counter_zero_V_i"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="174" st_id="37" stage="16" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
._crit_edge:6  %encrypted_counter_zero_V_i = call fastcc i128 @secure_enclave_key_store_aes(i128 %ghash_out_V, i128 %master_key_old_storage_V)

]]></node>
<StgValue><ssdm name="encrypted_counter_zero_V_i"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="175" st_id="38" stage="15" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
._crit_edge:6  %encrypted_counter_zero_V_i = call fastcc i128 @secure_enclave_key_store_aes(i128 %ghash_out_V, i128 %master_key_old_storage_V)

]]></node>
<StgValue><ssdm name="encrypted_counter_zero_V_i"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="176" st_id="39" stage="14" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
._crit_edge:6  %encrypted_counter_zero_V_i = call fastcc i128 @secure_enclave_key_store_aes(i128 %ghash_out_V, i128 %master_key_old_storage_V)

]]></node>
<StgValue><ssdm name="encrypted_counter_zero_V_i"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="177" st_id="40" stage="13" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
._crit_edge:6  %encrypted_counter_zero_V_i = call fastcc i128 @secure_enclave_key_store_aes(i128 %ghash_out_V, i128 %master_key_old_storage_V)

]]></node>
<StgValue><ssdm name="encrypted_counter_zero_V_i"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="178" st_id="41" stage="12" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
._crit_edge:6  %encrypted_counter_zero_V_i = call fastcc i128 @secure_enclave_key_store_aes(i128 %ghash_out_V, i128 %master_key_old_storage_V)

]]></node>
<StgValue><ssdm name="encrypted_counter_zero_V_i"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="179" st_id="42" stage="11" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
._crit_edge:6  %encrypted_counter_zero_V_i = call fastcc i128 @secure_enclave_key_store_aes(i128 %ghash_out_V, i128 %master_key_old_storage_V)

]]></node>
<StgValue><ssdm name="encrypted_counter_zero_V_i"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="180" st_id="43" stage="10" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
._crit_edge:6  %encrypted_counter_zero_V_i = call fastcc i128 @secure_enclave_key_store_aes(i128 %ghash_out_V, i128 %master_key_old_storage_V)

]]></node>
<StgValue><ssdm name="encrypted_counter_zero_V_i"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="181" st_id="44" stage="9" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
._crit_edge:6  %encrypted_counter_zero_V_i = call fastcc i128 @secure_enclave_key_store_aes(i128 %ghash_out_V, i128 %master_key_old_storage_V)

]]></node>
<StgValue><ssdm name="encrypted_counter_zero_V_i"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="182" st_id="45" stage="8" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
._crit_edge:6  %encrypted_counter_zero_V_i = call fastcc i128 @secure_enclave_key_store_aes(i128 %ghash_out_V, i128 %master_key_old_storage_V)

]]></node>
<StgValue><ssdm name="encrypted_counter_zero_V_i"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="183" st_id="46" stage="7" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
._crit_edge:6  %encrypted_counter_zero_V_i = call fastcc i128 @secure_enclave_key_store_aes(i128 %ghash_out_V, i128 %master_key_old_storage_V)

]]></node>
<StgValue><ssdm name="encrypted_counter_zero_V_i"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="184" st_id="47" stage="6" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
._crit_edge:6  %encrypted_counter_zero_V_i = call fastcc i128 @secure_enclave_key_store_aes(i128 %ghash_out_V, i128 %master_key_old_storage_V)

]]></node>
<StgValue><ssdm name="encrypted_counter_zero_V_i"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="185" st_id="48" stage="5" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
._crit_edge:6  %encrypted_counter_zero_V_i = call fastcc i128 @secure_enclave_key_store_aes(i128 %ghash_out_V, i128 %master_key_old_storage_V)

]]></node>
<StgValue><ssdm name="encrypted_counter_zero_V_i"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="186" st_id="49" stage="4" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
._crit_edge:6  %encrypted_counter_zero_V_i = call fastcc i128 @secure_enclave_key_store_aes(i128 %ghash_out_V, i128 %master_key_old_storage_V)

]]></node>
<StgValue><ssdm name="encrypted_counter_zero_V_i"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="187" st_id="50" stage="3" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
._crit_edge:6  %encrypted_counter_zero_V_i = call fastcc i128 @secure_enclave_key_store_aes(i128 %ghash_out_V, i128 %master_key_old_storage_V)

]]></node>
<StgValue><ssdm name="encrypted_counter_zero_V_i"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="188" st_id="51" stage="2" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
._crit_edge:6  %encrypted_counter_zero_V_i = call fastcc i128 @secure_enclave_key_store_aes(i128 %ghash_out_V, i128 %master_key_old_storage_V)

]]></node>
<StgValue><ssdm name="encrypted_counter_zero_V_i"/></StgValue>
</operation>

<operation id="189" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:13  %decrypted_header_storage_V_add = getelementptr [256 x i128]* %decrypted_header_storage_V, i64 0, i64 0

]]></node>
<StgValue><ssdm name="decrypted_header_storage_V_add"/></StgValue>
</operation>

<operation id="190" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:14  %decrypted_header_storage_V_add_1 = getelementptr [256 x i128]* %decrypted_header_storage_V, i64 0, i64 1

]]></node>
<StgValue><ssdm name="decrypted_header_storage_V_add_1"/></StgValue>
</operation>

<operation id="191" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="128" op_0_bw="8">
<![CDATA[
._crit_edge:15  %p_Val2_s = load i128* %decrypted_header_storage_V_add, align 16

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="192" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="142" bw="128" op_0_bw="8">
<![CDATA[
._crit_edge:16  %lhs_V = load i128* %decrypted_header_storage_V_add_1, align 16

]]></node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="193" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
._crit_edge:0  %decrypted_new_header = phi i1 [ true, %4 ], [ false, %3 ]

]]></node>
<StgValue><ssdm name="decrypted_new_header"/></StgValue>
</operation>

<operation id="194" st_id="52" stage="1" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
._crit_edge:6  %encrypted_counter_zero_V_i = call fastcc i128 @secure_enclave_key_store_aes(i128 %ghash_out_V, i128 %master_key_old_storage_V)

]]></node>
<StgValue><ssdm name="encrypted_counter_zero_V_i"/></StgValue>
</operation>

<operation id="195" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge:9  call void @_ssdm_op_Write.ap_none.i1P(i1* %master_key_out_valid, i1 true)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge:10  call void @_ssdm_op_Write.ap_none.i1P(i1* %iv_out_valid, i1 true)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge:11  call void @_ssdm_op_Write.ap_none.i1P(i1* %decrypted_new_header_out, i1 %decrypted_new_header)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge:12  call void @_ssdm_op_Write.ap_none.i1P(i1* %decrypted_new_header_out_valid, i1 true)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="128" op_0_bw="8">
<![CDATA[
._crit_edge:15  %p_Val2_s = load i128* %decrypted_header_storage_V_add, align 16

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="200" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="142" bw="128" op_0_bw="8">
<![CDATA[
._crit_edge:16  %lhs_V = load i128* %decrypted_header_storage_V_add_1, align 16

]]></node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="201" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:18  br label %.backedge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="202" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.backedge:0  %user_key_valid_read = call i1 @_ssdm_op_Read.ap_none.i1P(i1* %user_key_valid)

]]></node>
<StgValue><ssdm name="user_key_valid_read"/></StgValue>
</operation>

<operation id="203" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.backedge:1  br i1 %user_key_valid_read, label %5, label %.backedge.backedge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="user_key_valid_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="32">
<![CDATA[
:0  %key_attempts_load_1 = load i32* %key_attempts

]]></node>
<StgValue><ssdm name="key_attempts_load_1"/></StgValue>
</operation>

<operation id="205" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="user_key_valid_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_8 = icmp sgt i32 %key_attempts_load_1, 2

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="206" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="user_key_valid_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_8, label %6, label %7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="207" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="user_key_valid_read" val="1"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.i1P(i1* %user_key_valid, i1 false)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="user_key_valid_read" val="1"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_none.i1P(i1* %derived_key_valid, i1 false)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="user_key_valid_read" val="1"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:2  %user_key_storage_V = call i128 @_ssdm_op_Read.ap_none.i128P(i128* %user_key_V)

]]></node>
<StgValue><ssdm name="user_key_storage_V"/></StgValue>
</operation>

<operation id="210" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="user_key_valid_read" val="1"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="24" op_0_bw="128">
<![CDATA[
:3  %tmp_4 = trunc i128 %p_Val2_s to i24

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="211" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="user_key_valid_read" val="1"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="128" op_0_bw="128" op_1_bw="104" op_2_bw="24">
<![CDATA[
:4  %out_V = call i128 @_ssdm_op_BitConcatenate.i128.i104.i24(i104 0, i24 %tmp_4)

]]></node>
<StgValue><ssdm name="out_V"/></StgValue>
</operation>

<operation id="212" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="user_key_valid_read" val="1"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="1" op_0_bw="128" op_1_bw="128">
<![CDATA[
:5  %tmp_9 = icmp eq i128 %out_V, %user_key_storage_V

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="213" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="user_key_valid_read" val="1"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_9, label %9, label %8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="user_key_valid_read" val="1"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="32" op_0_bw="32">
<![CDATA[
:0  %key_attempts_load = load i32* %key_attempts

]]></node>
<StgValue><ssdm name="key_attempts_load"/></StgValue>
</operation>

<operation id="215" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="user_key_valid_read" val="1"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %key_attempts_1 = add nsw i32 %key_attempts_load, 1

]]></node>
<StgValue><ssdm name="key_attempts_1"/></StgValue>
</operation>

<operation id="216" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="user_key_valid_read" val="1"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  store i32 %key_attempts_1, i32* %key_attempts

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="user_key_valid_read" val="1"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.backedge.backedge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="user_key_valid_read" val="1"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:0  %r_V = xor i128 %lhs_V, %user_key_storage_V

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="219" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="user_key_valid_read" val="1"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_none.i128P(i128* %derived_key_out_V, i128 %r_V)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="220" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="user_key_valid_read" val="1"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  store i32 0, i32* %key_attempts

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="221" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="user_key_valid_read" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.i1P(i1* %reset_key_out, i1 true)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="222" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="user_key_valid_read" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="0">
<![CDATA[
:1  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="223" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="user_key_valid_read" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:2  call void @_ssdm_op_Write.ap_none.i1P(i1* %derived_key_valid, i1 true)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="224" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="user_key_valid_read" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.backedge.backedge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="225" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="172" bw="0" op_0_bw="0">
<![CDATA[
.backedge.backedge:0  br label %.backedge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
