<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-core.c File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>cvmx-core.c File Reference</h1>
<p>Module to support operations on core such as TLB config, etc.  
<a href="#_details">More...</a></p>
<code>#include &quot;<a class="el" href="cvmx_8h_source.html">cvmx.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="cvmx-core_8h_source.html">cvmx-core.h</a>&quot;</code><br/>
<div class="dynheader">
Include dependency graph for cvmx-core.c:</div>
<div class="dynsection">
<div class="center"><img src="cvmx-core_8c__incl.png" border="0" usemap="#cvmx-core_8c_map" alt=""/></div>
<map name="cvmx-core_8c_map" id="cvmx-core_8c">
<area shape="rect" id="node3" href="cvmx_8h.html" title="Main Octeon executive header file (This should be the second header file included..." alt="" coords="1220,83,1289,112"/><area shape="rect" id="node113" href="cvmx-core_8h.html" title="Module to support operations on core such as TLB config, etc." alt="" coords="1313,83,1420,112"/><area shape="rect" id="node5" href="cvmx-platform_8h.html" title="This file is resposible for including all system dependent headers for the cvmx&#45;*..." alt="" coords="541,237,675,267"/><area shape="rect" id="node27" href="cvmx-access_8h.html" title="Function prototypes for accessing memory and CSRs on Octeon." alt="" coords="395,237,517,267"/><area shape="rect" id="node29" href="cvmx-address_8h.html" title="Typedefs and defines for working with Octeon physical addresses." alt="" coords="21,237,149,267"/><area shape="rect" id="node32" href="cvmx-asm_8h.html" title="This is file defines ASM primitives for the executive." alt="" coords="941,392,1045,421"/><area shape="rect" id="node34" href="cvmx-packet_8h.html" title="Packet buffer defines." alt="" coords="1328,160,1451,189"/><area shape="rect" id="node36" href="cvmx-warn_8h.html" title="Functions for warning users about errors and such." alt="" coords="1475,160,1584,189"/><area shape="rect" id="node38" href="cvmx-sysinfo_8h.html" title="This module provides system/board information obtained by the bootloader." alt="" coords="831,160,953,189"/><area shape="rect" id="node48" href="octeon-model_8h.html" title="File defining different Octeon model IDs and macros to compare them." alt="" coords="1608,160,1736,189"/><area shape="rect" id="node50" href="cvmx-csr_8h.html" title="Configuration and status register (CSR) address and type definitions for Octoen." alt="" coords="1085,160,1181,189"/><area shape="rect" id="node91" href="cvmx-utils_8h.html" title="Small utility functions and macros to ease programming of Octeon." alt="" coords="204,237,308,267"/><area shape="rect" id="node94" href="cvmx-clock_8h.html" title="Interface to Core, IO and DDR Clock." alt="" coords="1760,160,1869,189"/><area shape="rect" id="node97" href="octeon-feature_8h.html" title="File defining checks for different Octeon features." alt="" coords="1893,160,2032,189"/><area shape="rect" id="node99" href="cvmx-fpa_8h.html" title="Interface to the hardware Free Pool Allocator." alt="" coords="1205,160,1304,189"/><area shape="rect" id="node7" href="cvmx-abi_8h.html" title="This file defines macros for use in determining the current calling ABI." alt="" coords="5,315,101,344"/><area shape="rect" id="node40" href="cvmx-app-init_8h.html" title="Header file for simple executive application initialization." alt="" coords="879,237,1007,267"/><area shape="rect" id="node42" href="cvmx-coremask_8h.html" title="Module to support operations on bitmap of cores." alt="" coords="869,315,1011,344"/><area shape="rect" id="node53" href="cvmx-csr-enums_8h.html" title="Definitions for enumerations used with Octeon CSRs." alt="" coords="1085,237,1232,267"/><area shape="rect" id="node55" href="cvmx-csr-typedefs_8h.html" title="Configuration and status register (CSR) address and type definitions for Octeon." alt="" coords="2273,237,2436,267"/><area shape="rect" id="node57" href="cvmx-agl-defs_8h.html" title="cvmx&#45;agl&#45;defs.h" alt="" coords="2051,315,2181,344"/><area shape="rect" id="node59" href="cvmx-ase-defs_8h.html" title="cvmx&#45;ase&#45;defs.h" alt="" coords="2205,315,2341,344"/><area shape="rect" id="node61" href="cvmx-asxx-defs_8h.html" title="cvmx&#45;asxx&#45;defs.h" alt="" coords="2365,315,2507,344"/><area shape="rect" id="node63" href="cvmx-asx0-defs_8h.html" title="cvmx&#45;asx0&#45;defs.h" alt="" coords="2531,315,2672,344"/><area shape="rect" id="node65" href="cvmx-bbp-defs_8h.html" title="cvmx&#45;bbp&#45;defs.h" alt="" coords="2696,315,2832,344"/><area shape="rect" id="node67" href="cvmx-bbxa-defs_8h.html" title="cvmx&#45;bbxa&#45;defs.h" alt="" coords="2856,315,3000,344"/><area shape="rect" id="node69" href="cvmx-bbxbx-defs_8h.html" title="cvmx&#45;bbxbx&#45;defs.h" alt="" coords="3024,315,3176,344"/><area shape="rect" id="node71" href="cvmx-bbxc-defs_8h.html" title="cvmx&#45;bbxc&#45;defs.h" alt="" coords="3200,315,3344,344"/><area shape="rect" id="node73" href="cvmx-bch-defs_8h.html" title="cvmx&#45;bch&#45;defs.h" alt="" coords="3368,315,3504,344"/><area shape="rect" id="node75" href="cvmx-bgxx-defs_8h.html" title="cvmx&#45;bgxx&#45;defs.h" alt="" coords="3528,315,3672,344"/><area shape="rect" id="node77" href="cvmx-bts-defs_8h.html" title="cvmx&#45;bts&#45;defs.h" alt="" coords="1085,315,1219,344"/><area shape="rect" id="node79" href="cvmx-ciu2-defs_8h.html" title="cvmx&#45;ciu2&#45;defs.h" alt="" coords="1243,315,1381,344"/><area shape="rect" id="node81" href="cvmx-ciu3-defs_8h.html" title="cvmx&#45;ciu3&#45;defs.h" alt="" coords="1405,315,1544,344"/><area shape="rect" id="node83" href="cvmx-ciu-defs_8h.html" title="cvmx&#45;ciu&#45;defs.h" alt="" coords="1568,315,1699,344"/><area shape="rect" id="node85" href="cvmx-cprix-defs_8h.html" title="cvmx&#45;cprix&#45;defs.h" alt="" coords="1723,315,1867,344"/><area shape="rect" id="node87" href="cvmx-dbg-defs_8h.html" title="cvmx&#45;dbg&#45;defs.h" alt="" coords="1891,315,2027,344"/><area shape="rect" id="node89" href="cvmx-fpa-defs_8h.html" title="cvmx&#45;fpa&#45;defs.h" alt="" coords="3696,315,3829,344"/><area shape="rect" id="node101" href="cvmx-scratch_8h.html" title="This file provides support for the processor local scratch memory." alt="" coords="3853,315,3981,344"/><area shape="rect" id="node105" href="cvmx-fpa1_8h.html" title="Interface to the hardware Free Pool Allocator on Octeon chips." alt="" coords="3725,237,3832,267"/><area shape="rect" id="node109" href="cvmx-fpa3_8h.html" title="Interface to the CN78XX Free Pool Allocator, a.k.a." alt="" coords="3595,237,3701,267"/></map>
</div>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-core_8c.html#a9dc3588b064e084998f0b291837b28fb">cvmx_core_add_wired_tlb_entry</a> (uint64_t hi, uint64_t lo0, uint64_t lo1, <a class="el" href="cvmx-core_8h.html#a16fed8e86872e2af393e1ff3f007c99d">cvmx_tlb_pagemask_t</a> page_mask)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Adds a wired TLB entry, and returns the index of the entry added.  <a href="#a9dc3588b064e084998f0b291837b28fb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-core_8c.html#a0e39917f3c070c34025df959e427d8d8">cvmx_core_add_fixed_tlb_mapping_bits</a> (uint64_t vaddr, uint64_t page0_addr, uint64_t page1_addr, <a class="el" href="cvmx-core_8h.html#a16fed8e86872e2af393e1ff3f007c99d">cvmx_tlb_pagemask_t</a> page_mask)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Adds a fixed (wired) TLB mapping.  <a href="#a0e39917f3c070c34025df959e427d8d8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-core_8c.html#a988ace09ebe2a2dd121cfb4957f1d7f9">cvmx_core_add_fixed_tlb_mapping</a> (uint64_t vaddr, uint64_t page0_addr, uint64_t page1_addr, <a class="el" href="cvmx-core_8h.html#a16fed8e86872e2af393e1ff3f007c99d">cvmx_tlb_pagemask_t</a> page_mask)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Adds a fixed (wired) TLB mapping.  <a href="#a988ace09ebe2a2dd121cfb4957f1d7f9"></a><br/></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>Module to support operations on core such as TLB config, etc. </p>
<hr/>
<dl class="rcs"><dt><b>Revision</b></dt><dd>96463 </dd></dl>
<hr/>
 <hr/><h2>Function Documentation</h2>
<a class="anchor" id="a988ace09ebe2a2dd121cfb4957f1d7f9"></a><!-- doxytag: member="cvmx&#45;core.c::cvmx_core_add_fixed_tlb_mapping" ref="a988ace09ebe2a2dd121cfb4957f1d7f9" args="(uint64_t vaddr, uint64_t page0_addr, uint64_t page1_addr, cvmx_tlb_pagemask_t page_mask)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int cvmx_core_add_fixed_tlb_mapping </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>vaddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>page0_addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>page1_addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvmx-core_8h.html#a16fed8e86872e2af393e1ff3f007c99d">cvmx_tlb_pagemask_t</a>&nbsp;</td>
          <td class="paramname"> <em>page_mask</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Adds a fixed (wired) TLB mapping. </p>
<p>Returns TLB index used or -1 on error. Assumes both pages are valid. Use cvmx_core_add_fixed_tlb_mapping_bits for more control. This is a wrapper around <a class="el" href="cvmx-core_8c.html#a9dc3588b064e084998f0b291837b28fb" title="Adds a wired TLB entry, and returns the index of the entry added.">cvmx_core_add_wired_tlb_entry()</a></p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>vaddr</em>&nbsp;</td><td>Virtual address to map </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>page0_addr</em>&nbsp;</td><td>page 0 physical address </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>page1_addr</em>&nbsp;</td><td>page1 physical address </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>page_mask</em>&nbsp;</td><td>page mask.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>Success: TLB index used (0-31) Failure: -1 </dd></dl>

</div>
</div>
<a class="anchor" id="a0e39917f3c070c34025df959e427d8d8"></a><!-- doxytag: member="cvmx&#45;core.c::cvmx_core_add_fixed_tlb_mapping_bits" ref="a0e39917f3c070c34025df959e427d8d8" args="(uint64_t vaddr, uint64_t page0_addr, uint64_t page1_addr, cvmx_tlb_pagemask_t page_mask)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int cvmx_core_add_fixed_tlb_mapping_bits </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>vaddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>page0_addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>page1_addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvmx-core_8h.html#a16fed8e86872e2af393e1ff3f007c99d">cvmx_tlb_pagemask_t</a>&nbsp;</td>
          <td class="paramname"> <em>page_mask</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Adds a fixed (wired) TLB mapping. </p>
<p>Returns TLB index used or -1 on error. This is a wrapper around <a class="el" href="cvmx-core_8c.html#a9dc3588b064e084998f0b291837b28fb" title="Adds a wired TLB entry, and returns the index of the entry added.">cvmx_core_add_wired_tlb_entry()</a></p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>vaddr</em>&nbsp;</td><td>Virtual address to map </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>page0_addr</em>&nbsp;</td><td>page 0 physical address, with low 3 bits representing the DIRTY, VALID, and GLOBAL bits </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>page1_addr</em>&nbsp;</td><td>page1 physical address, with low 3 bits representing the DIRTY, VALID, and GLOBAL bits </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>page_mask</em>&nbsp;</td><td>page mask.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>Success: TLB index used (0-31) Failure: -1 </dd></dl>

</div>
</div>
<a class="anchor" id="a9dc3588b064e084998f0b291837b28fb"></a><!-- doxytag: member="cvmx&#45;core.c::cvmx_core_add_wired_tlb_entry" ref="a9dc3588b064e084998f0b291837b28fb" args="(uint64_t hi, uint64_t lo0, uint64_t lo1, cvmx_tlb_pagemask_t page_mask)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int cvmx_core_add_wired_tlb_entry </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>hi</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>lo0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>lo1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cvmx-core_8h.html#a16fed8e86872e2af393e1ff3f007c99d">cvmx_tlb_pagemask_t</a>&nbsp;</td>
          <td class="paramname"> <em>page_mask</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Adds a wired TLB entry, and returns the index of the entry added. </p>
<p>Parameters are written to TLB registers without further processing.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>hi</em>&nbsp;</td><td>HI register value </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>lo0</em>&nbsp;</td><td>lo0 register value </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>lo1</em>&nbsp;</td><td>lo1 register value </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>page_mask</em>&nbsp;</td><td>pagemask register value</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>Success: TLB index used (0-31 Octeon, 0-63 Octeon+, or 0-127 Octeon2). Failure: -1 </dd></dl>

</div>
</div>
</div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
