Synopsys Lattice Technology Mapper, Version maplat, Build 239R, Built Oct 19 2011 10:39:13
Copyright (C) 1994-2011, Synopsys Inc.  All Rights Reserved
Product Version F-2011.09L

Mapper Startup Complete (Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 49MB)

@N: MF249 |Running in 32-bit mode.
@N: MF257 |Gated clock conversion enabled 
@N: MF546 |Generated clock conversion enabled 

Design Input Complete (Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 49MB)


Mapper Initialization Complete (Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 49MB)

@N: MF203 |Set autoconstraint_io 


Starting Optimization and Mapping (Time elapsed 0h:00m:00s; Memory used current: 75MB peak: 77MB)

@W: MO171 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/Forth120719/VHDL/Forth.vhd":156:2:156:3|Sequential instance uForth.TrgIntReD reduced to a combinational gate by constant propagation 

Available hyper_sources - for debug and ip models
	None Found

@N: FA239 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/Forth120719/VHDL/ep32Tss.vhd":290:1:290:4|Rom decode\.tload_1 mapped in logic.
@N: FA239 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/Forth120719/VHDL/ep32Tss.vhd":290:1:290:4|Rom decode\.spush_1 mapped in logic.
@N: FA239 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/Forth120719/VHDL/ep32Tss.vhd":290:1:290:4|Rom decode\.spopp_1 mapped in logic.
@N: FA239 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/Forth120719/VHDL/ep32Tss.vhd":290:1:290:4|Rom decode\.rload_1 mapped in logic.
@N: FA239 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/Forth120719/VHDL/ep32Tss.vhd":290:1:290:4|Rom decode\.reset_1 mapped in logic.
@N: FA239 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/Forth120719/VHDL/ep32Tss.vhd":290:1:290:4|Rom decode\.aload_1 mapped in logic.
@N: FA239 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/Forth120719/VHDL/ep32Tss.vhd":290:1:290:4|Rom decode\.addr_sel_1 mapped in logic.
@N: FA239 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/Forth120719/VHDL/ep32Tss.vhd":290:1:290:4|Rom decode\.tload_1 mapped in logic.
@N: MO106 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/Forth120719/VHDL/ep32Tss.vhd":290:1:290:4|Found ROM, 'decode\.tload_1', 29 words by 1 bits 
@N: FA239 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/Forth120719/VHDL/ep32Tss.vhd":290:1:290:4|Rom decode\.spush_1 mapped in logic.
@N: MO106 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/Forth120719/VHDL/ep32Tss.vhd":290:1:290:4|Found ROM, 'decode\.spush_1', 29 words by 1 bits 
@N: FA239 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/Forth120719/VHDL/ep32Tss.vhd":290:1:290:4|Rom decode\.spopp_1 mapped in logic.
@N: MO106 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/Forth120719/VHDL/ep32Tss.vhd":290:1:290:4|Found ROM, 'decode\.spopp_1', 29 words by 1 bits 
@N: FA239 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/Forth120719/VHDL/ep32Tss.vhd":290:1:290:4|Rom decode\.rload_1 mapped in logic.
@N: MO106 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/Forth120719/VHDL/ep32Tss.vhd":290:1:290:4|Found ROM, 'decode\.rload_1', 29 words by 1 bits 
@N: FA239 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/Forth120719/VHDL/ep32Tss.vhd":290:1:290:4|Rom decode\.reset_1 mapped in logic.
@N: MO106 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/Forth120719/VHDL/ep32Tss.vhd":290:1:290:4|Found ROM, 'decode\.reset_1', 29 words by 1 bits 
@N: FA239 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/Forth120719/VHDL/ep32Tss.vhd":290:1:290:4|Rom decode\.aload_1 mapped in logic.
@N: MO106 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/Forth120719/VHDL/ep32Tss.vhd":290:1:290:4|Found ROM, 'decode\.aload_1', 29 words by 1 bits 
@N: FA239 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/Forth120719/VHDL/ep32Tss.vhd":290:1:290:4|Rom decode\.addr_sel_1 mapped in logic.
@N: MO106 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/Forth120719/VHDL/ep32Tss.vhd":290:1:290:4|Found ROM, 'decode\.addr_sel_1', 29 words by 1 bits 

Finished RTL optimizations (Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 77MB)

@N:"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/CopyVideoTop.vhd":152:2:152:3|Found counter in view:work.CopyVideoTop(rtl) inst Timer[31:0]
@N:"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/SeqBlk1204.vhd":167:0:167:1|Found counter in view:work.SeqBlk(behavioral) inst CntMs[9:0]
@N:"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/SeqBlk1204.vhd":133:2:133:3|Found counter in view:work.SeqBlk(behavioral) inst Cnt7[11:0]
@N:"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/SeqBlk1204.vhd":117:2:117:3|Found counter in view:work.SeqBlk(behavioral) inst Cnt16[7:0]
@N:"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/SeqBlk1204.vhd":97:2:97:3|Found counter in view:work.SeqBlk(behavioral) inst lCnt32[31:0]
@N: MF135 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Found RAM 'r_stack[32:0]', 32 words by 33 bits 
@N: MF135 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Found RAM 's_stack[32:0]', 32 words by 33 bits 
@N:"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Found counter in view:work.ep32(behavioral) inst p[31:0]
@N:"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Found counter in view:work.ep32(behavioral) inst r[32:0]
@N: FX404 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/Forth120719/VHDL/ep32Tss.vhd":456:2:456:3|Found addmux in view:work.ep32(behavioral) inst rp_4[4:0] from un1_rp[4:0] 
@N: FX404 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/Forth120719/VHDL/ep32Tss.vhd":456:2:456:3|Found addmux in view:work.ep32(behavioral) inst rp1_4[4:0] from un1_rp1[4:0] 
@N: FX404 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/Forth120719/VHDL/ep32Tss.vhd":456:2:456:3|Found addmux in view:work.ep32(behavioral) inst sp_5[4:0] from un1_sp[4:0] 
@N: FX404 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/Forth120719/VHDL/ep32Tss.vhd":456:2:456:3|Found addmux in view:work.ep32(behavioral) inst sp1_5[4:0] from un1_sp1[4:0] 
@N:"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/Forth120719/VHDL/Rx.vhd":88:2:88:3|Found counter in view:work.Rx(behavioral) inst Cnt[7:0]
@N:"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/Forth120719/VHDL/Tx.vhd":76:2:76:3|Found counter in view:work.Tx(behavioral) inst Cnt[7:0]
Encoding state machine work.I2cMasterCommands(rtl)-State[0:9]
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
@N:"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/I2cMasterCommands.vhd":208:0:208:1|Found counter in view:work.I2cMasterCommands(rtl) inst NumXfr[7:0]
@W: BN132 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/I2cMasterCommands.vhd":271:0:271:1|Removing instance uMaster.DeviceIdR[6],  because it is equivalent to instance uMaster.DeviceIdR[5]
@W: BN132 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/I2cMasterCommands.vhd":271:0:271:1|Removing instance uMaster.DeviceIdR[5],  because it is equivalent to instance uMaster.DeviceIdR[4]
@W: BN132 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/I2cMasterCommands.vhd":271:0:271:1|Removing instance uMaster.DeviceIdR[7],  because it is equivalent to instance uMaster.DeviceIdR[3]
@W: BN132 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/I2cMasterCommands.vhd":271:0:271:1|Removing instance uMaster.DeviceIdR[3],  because it is equivalent to instance uMaster.DeviceIdR[2]
@W: BN132 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/I2cMasterCommands.vhd":271:0:271:1|Removing instance uMaster.DeviceIdR[2],  because it is equivalent to instance uMaster.DeviceIdR[1]
@N: MF179 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/I2cMasterCommands.vhd":183:58:183:72|Found 8 bit by 8 bit '==' comparator, 'pLowLevelFSM\.un73_state'
@N: BN362 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/I2cMasterCommands.vhd":271:0:271:1|Removing sequential instance DeviceIdR[1] of view:UNILIB.FDRE(PRIM) in hierarchy view:work.I2cMasterCommands(rtl) because there are no references to its outputs 
Encoding state machine work.I2cMasterDevice(rtl)-State[0:10]
original code -> new code
   0000 -> 00000000001
   0001 -> 00000000010
   0010 -> 00000000100
   0011 -> 00000001000
   0100 -> 00000010000
   0101 -> 00000100000
   0110 -> 00001000000
   0111 -> 00010000000
   1000 -> 00100000000
   1001 -> 01000000000
   1010 -> 10000000000
@N:"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/I2CMasterDevice.vhd":119:0:119:1|Found counter in view:work.I2cMasterDevice(rtl) inst CntDly[7:0]
@N:"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/I2CMasterDevice.vhd":135:0:135:1|Found counter in view:work.I2cMasterDevice(rtl) inst NumClk[3:0]
@N: BN362 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/I2cMasterCommands.vhd":132:0:132:1|Removing sequential instance uMaster.Done of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.CopyVideoTop(rtl) because there are no references to its outputs 
@N: BN362 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/SeqBlk1204.vhd":133:2:133:3|Removing sequential instance uSeq.Ce7 of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.CopyVideoTop(rtl) because there are no references to its outputs 
@N: BN362 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/SeqBlk1204.vhd":225:2:225:3|Removing sequential instance uSeq.StartupDDR2_1 of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.CopyVideoTop(rtl) because there are no references to its outputs 
@N: BN362 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/SeqBlk1204.vhd":214:2:214:3|Removing sequential instance uSeq.StartupSDR of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.CopyVideoTop(rtl) because there are no references to its outputs 
@N: BN362 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/SeqBlk1204.vhd":167:0:167:1|Removing sequential instance uSeq.Ce1ms of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.CopyVideoTop(rtl) because there are no references to its outputs 
@N: BN362 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/SeqBlk1204.vhd":149:0:149:1|Removing sequential instance uSeq.Ce of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.CopyVideoTop(rtl) because there are no references to its outputs 
@N: BN362 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/SeqBlk1204.vhd":149:0:149:1|Removing sequential instance uSeq.CntUs[0] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.CopyVideoTop(rtl) because there are no references to its outputs 
@N: BN362 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/SeqBlk1204.vhd":198:2:198:3|Removing sequential instance uSeq.StartupPCS[1] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.CopyVideoTop(rtl) because there are no references to its outputs 
@N: BN362 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/SeqBlk1204.vhd":198:2:198:3|Removing sequential instance uSeq.StartupPCS[0] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.CopyVideoTop(rtl) because there are no references to its outputs 
@N: BN362 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/SeqBlk1204.vhd":149:0:149:1|Removing sequential instance uSeq.CntUs[5] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.CopyVideoTop(rtl) because there are no references to its outputs 
@N: BN362 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/SeqBlk1204.vhd":149:0:149:1|Removing sequential instance uSeq.CntUs[4] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.CopyVideoTop(rtl) because there are no references to its outputs 
@N: BN362 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/SeqBlk1204.vhd":149:0:149:1|Removing sequential instance uSeq.CntUs[3] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.CopyVideoTop(rtl) because there are no references to its outputs 
@N: BN362 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/SeqBlk1204.vhd":149:0:149:1|Removing sequential instance uSeq.CntUs[2] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.CopyVideoTop(rtl) because there are no references to its outputs 
@N: BN362 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/SeqBlk1204.vhd":149:0:149:1|Removing sequential instance uSeq.CntUs[1] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.CopyVideoTop(rtl) because there are no references to its outputs 
@N: BN362 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/SeqBlk1204.vhd":133:2:133:3|Removing sequential instance uSeq.Cnt7[11:0] of view:PrimLib.counter(prim) in hierarchy view:work.CopyVideoTop(rtl) because there are no references to its outputs 
@N: BN362 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/SeqBlk1204.vhd":167:0:167:1|Removing sequential instance uSeq.CntMs[9:0] of view:PrimLib.counter(prim) in hierarchy view:work.CopyVideoTop(rtl) because there are no references to its outputs 

Finished factoring (Time elapsed 0h:00m:01s; Memory used current: 85MB peak: 86MB)



#################### START OF GENERATED CLOCK OPTIMIZATION REPORT ####################[

======================================================================================
                                Instance:Pin        Generated Clock Optimization Status
======================================================================================
                             Timer[31:0]:C              Not Done


##################### END OF GENERATED CLOCK OPTIMIZATION REPORT #####################]


Finished gated-clock and generated-clock conversion (Time elapsed 0h:00m:01s; Memory used current: 81MB peak: 86MB)



Finished generic timing optimizations - Pass 1 (Time elapsed 0h:00m:02s; Memory used current: 82MB peak: 88MB)


Starting Early Timing Optimization (Time elapsed 0h:00m:02s; Memory used current: 81MB peak: 88MB)


Finished Early Timing Optimization (Time elapsed 0h:00m:12s; Memory used current: 90MB peak: 91MB)


Finished generic timing optimizations - Pass 2 (Time elapsed 0h:00m:12s; Memory used current: 90MB peak: 91MB)

@N: BN362 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/Forth120719/VHDL/Forth.vhd":156:2:156:3|Removing sequential instance uForth.ItVec of view:UNILIB.FDRE(PRIM) in hierarchy view:work.CopyVideoTop(rtl) because there are no references to its outputs 
@N: BN362 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/Forth120719/VHDL/ep32Tss.vhd":241:2:241:3|Removing sequential instance uForth.cpu1.intset of view:UNILIB.FDRE(PRIM) in hierarchy view:work.CopyVideoTop(rtl) because there are no references to its outputs 
@N: BN362 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Removing sequential instance uForth.cpu1.inten of view:UNILIB.FDRE(PRIM) in hierarchy view:work.CopyVideoTop(rtl) because there are no references to its outputs 

Finished preparing to map (Time elapsed 0h:00m:13s; Memory used current: 91MB peak: 91MB)


Finished technology mapping (Time elapsed 0h:00m:15s; Memory used current: 97MB peak: 122MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:15s		    -9.15ns		1598 /       560
   2		0h:00m:15s		    -9.12ns		1598 /       560
   3		0h:00m:15s		    -9.12ns		1598 /       560
   4		0h:00m:15s		    -8.85ns		1604 /       560
   5		0h:00m:15s		    -8.85ns		1606 /       560
------------------------------------------------------------

@N: FX271 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Instance "uForth.cpu1.sp[1]" with 7 loads has been replicated 1 time(s) to improve timing 
@N: FX271 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Instance "uForth.cpu1.sp[2]" with 7 loads has been replicated 1 time(s) to improve timing 
@N: FX271 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Instance "uForth.cpu1.sp[3]" with 10 loads has been replicated 1 time(s) to improve timing 
@N: FX271 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Instance "uForth.cpu1.sp[4]" with 10 loads has been replicated 1 time(s) to improve timing 
@N: FX271 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Instance "uForth.cpu1.slot[1]" with 15 loads has been replicated 2 time(s) to improve timing 
@N: FX271 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Instance "uForth.cpu1.slot[2]" with 17 loads has been replicated 1 time(s) to improve timing 
Timing driven replication report
Added 7 Registers via timing driven replication
Added 3 LUTs via timing driven replication



@N: FX271 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Instance "uForth.cpu1.sp[0]" with 23 loads has been replicated 2 time(s) to improve timing 
Added 2 Registers via timing driven replication
Added 2 LUTs via timing driven replication


Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:19s		    -7.49ns		1687 /       569

   2		0h:00m:19s		    -7.49ns		1687 /       569
   3		0h:00m:19s		    -7.49ns		1687 /       569
   4		0h:00m:19s		    -7.49ns		1687 /       569
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:19s		    -7.48ns		1685 /       569
   2		0h:00m:20s		    -7.48ns		1687 /       569

   3		0h:00m:20s		    -7.48ns		1687 /       569
   4		0h:00m:20s		    -7.48ns		1687 /       569
   5		0h:00m:20s		    -7.48ns		1687 /       569
------------------------------------------------------------

@N: FX103 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Instance "uForth.cpu1.s_stackror" with "156" loads has been replicated "1" time(s) due to a soft fanout limit of "100" 
@N: FX103 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/Forth120719/VHDL/ep32Tss.vhd":181:52:181:56|Instance "uForth.cpu1.code_5[0]" with "124" loads has been replicated "1" time(s) due to a soft fanout limit of "100" 
@N: FX103 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/SeqBlk1204.vhd":187:2:187:3|Instance "uSeq.lSRst" with "198" loads has been replicated "2" time(s) due to a soft fanout limit of "100" 
Net buffering Report for view:work.CopyVideoTop(rtl):
Added 0 Buffers
Added 2 Registers via replication
Added 4 LUTs via replication


Finished technology timing optimizations and critical path resynthesis (Time elapsed 0h:00m:20s; Memory used current: 91MB peak: 122MB)

@N: FX164 |The option to pack flops in the IOB has not been specified 
@N: FO126 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/CopyVideoTop.vhd":231:2:231:3|Generating RAM PinDat410_1_CR23[23:0]
@N: FO126 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Generating RAM uForth.cpu1.r_stack[32:0]
@N: FO126 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Generating RAM uForth.cpu1.s_stack[32:0]
Replicating uSeq.lSRst_2, loads=103, segments=12

Finished restoring hierarchy (Time elapsed 0h:00m:20s; Memory used current: 92MB peak: 122MB)

Writing Analyst data base /media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/Diamond1.4/A/Xfr403410_A.srm

Finished Writing Netlist Databases (Time elapsed 0h:00m:21s; Memory used current: 92MB peak: 122MB)

Writing EDIF Netlist and constraint files
F-2011.09L

Finished Writing EDIF Netlist and constraint files (Time elapsed 0h:00m:21s; Memory used current: 97MB peak: 122MB)


Starting Writing Gated Clock Conversion Report (Time elapsed 0h:00m:21s; Memory used current: 94MB peak: 122MB)

@N: MF276 |Gated clock conversion enabled, but no gated clocks found in design 

Finished Writing Gated Clock Conversion Report (Time elapsed 0h:00m:21s; Memory used current: 94MB peak: 122MB)


Starting Writing Generated Clock Conversion Report (Time elapsed 0h:00m:21s; Memory used current: 94MB peak: 122MB)

@N: MF333 |Generated clock conversion enabled, but no generated clocks found in design 

Finished Writing Generated Clock Conversion Report (Time elapsed 0h:00m:21s; Memory used current: 94MB peak: 122MB)

@W: MT246 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/CopyVideoTop.vhd":244:0:244:6|Blackbox ODDRXC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/CopyVideoTop.vhd":210:0:210:9|Blackbox pmi_fifo_work_copyvideotop_rtl_0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/I2cMasterCommands.vhd":194:0:194:9|Blackbox pmi_fifo_work_copyvideotop_rtl_1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/Forth120719/VHDL/Forth.vhd":229:0:229:8|Blackbox pmi_ram_dq_work_copyvideotop_rtl_0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/IpxLpc/Pll125to50.vhd":86:4:86:12|Blackbox EPLLD1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock CopyVideoTop|PinClk403 with period 5.00ns. Please declare a user-defined clock on object "p:PinClk403"

@W: MT420 |Found inferred clock Pll125to50|CLKOP_inferred_clock with period 5.00ns. Please declare a user-defined clock on object "n:uPll.CLKOP"



##### START OF TIMING REPORT #####[
# Timing Report written on Tue Jul 24 10:41:21 2012
#


Top view:               CopyVideoTop
Requested Frequency:    200.0 MHz
Wire load mode:         top
Paths requested:        3
Constraint File(s):    
@N: MT320 |This timing report estimates place and route data. Please look at the place and route timing report for final timing.


Performance Summary 
*******************


Worst slack in design: -9.511

                                    Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                      Frequency     Frequency     Period        Period        Slack      Type         Group              
---------------------------------------------------------------------------------------------------------------------------------------
CopyVideoTop|PinClk403              200.0 MHz     389.9 MHz     5.000         2.565         2.435      inferred     Inferred_clkgroup_0
Pll125to50|CLKOP_inferred_clock     200.0 MHz     68.9 MHz      5.000         14.511        -9.511     inferred     Inferred_clkgroup_1
System                              200.0 MHz     324.4 MHz     5.000         3.082         1.918      system       system_clkgroup    
=======================================================================================================================================





Clock Relationships
*******************

Clocks                                                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                         Ending                           |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------
System                           System                           |  5.000       1.918   |  No paths    -      |  No paths    -      |  No paths    -    
System                           CopyVideoTop|PinClk403           |  5.000       3.153   |  No paths    -      |  No paths    -      |  No paths    -    
System                           Pll125to50|CLKOP_inferred_clock  |  5.000       0.101   |  No paths    -      |  No paths    -      |  No paths    -    
CopyVideoTop|PinClk403           System                           |  5.000       0.973   |  No paths    -      |  No paths    -      |  No paths    -    
CopyVideoTop|PinClk403           CopyVideoTop|PinClk403           |  5.000       2.435   |  No paths    -      |  No paths    -      |  No paths    -    
Pll125to50|CLKOP_inferred_clock  System                           |  5.000       -5.875  |  No paths    -      |  No paths    -      |  No paths    -    
Pll125to50|CLKOP_inferred_clock  Pll125to50|CLKOP_inferred_clock  |  5.000       -9.511  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************



Input Ports: 

Port              Starting            User           Arrival     Required          
Name              Reference           Constraint     Time        Time         Slack
                  Clock                                                            
-----------------------------------------------------------------------------------
PinClk125         System (rising)     NA             0.000       3.264             
PinClk403         NA                  NA             NA          NA           NA   
PinDat403[0]      System (rising)     NA             0.000       3.264             
PinDat403[1]      System (rising)     NA             0.000       3.264             
PinDat403[2]      System (rising)     NA             0.000       3.264             
PinDat403[3]      System (rising)     NA             0.000       3.264             
PinDat403[4]      System (rising)     NA             0.000       3.264             
PinDat403[5]      System (rising)     NA             0.000       3.264             
PinDat403[6]      System (rising)     NA             0.000       3.264             
PinDat403[7]      System (rising)     NA             0.000       3.264             
PinDat403[8]      System (rising)     NA             0.000       3.264             
PinDat403[9]      System (rising)     NA             0.000       3.264             
PinDat403[10]     System (rising)     NA             0.000       3.264             
PinDat403[11]     System (rising)     NA             0.000       3.264             
PinDat403[12]     System (rising)     NA             0.000       3.264             
PinDat403[13]     System (rising)     NA             0.000       3.264             
PinDat403[14]     System (rising)     NA             0.000       3.264             
PinDat403[15]     System (rising)     NA             0.000       3.264             
PinDat403[16]     System (rising)     NA             0.000       3.264             
PinDat403[17]     System (rising)     NA             0.000       3.264             
PinDat403[18]     System (rising)     NA             0.000       3.264             
PinDat403[19]     System (rising)     NA             0.000       3.264             
PinDat403[20]     System (rising)     NA             0.000       3.264             
PinDat403[21]     System (rising)     NA             0.000       3.264             
PinDat403[22]     System (rising)     NA             0.000       3.264             
PinDat403[23]     System (rising)     NA             0.000       3.264             
PinDe403          System (rising)     NA             0.000       3.153             
PinHSync403       System (rising)     NA             0.000       3.153             
PinPortRx         System (rising)     NA             0.000       3.153             
PinSda410         System (rising)     NA             0.000       3.820             
PinVSync403       System (rising)     NA             0.000       3.153             
===================================================================================


Output Ports: 

Port              Starting                                     User           Arrival     Required          
Name              Reference                                    Constraint     Time        Time         Slack
                  Clock                                                                                     
------------------------------------------------------------------------------------------------------------
PinClk410         System (rising)                              NA             3.021       5.000             
PinDat410[0]      NA                                           NA             NA          NA           NA   
PinDat410[1]      NA                                           NA             NA          NA           NA   
PinDat410[2]      NA                                           NA             NA          NA           NA   
PinDat410[3]      CopyVideoTop|PinClk403 (rising)              NA             4.027       5.000             
PinDat410[4]      NA                                           NA             NA          NA           NA   
PinDat410[5]      NA                                           NA             NA          NA           NA   
PinDat410[6]      NA                                           NA             NA          NA           NA   
PinDat410[7]      CopyVideoTop|PinClk403 (rising)              NA             4.027       5.000             
PinDat410[8]      NA                                           NA             NA          NA           NA   
PinDat410[9]      NA                                           NA             NA          NA           NA   
PinDat410[10]     NA                                           NA             NA          NA           NA   
PinDat410[11]     CopyVideoTop|PinClk403 (rising)              NA             4.027       5.000             
PinDat410[12]     NA                                           NA             NA          NA           NA   
PinDat410[13]     NA                                           NA             NA          NA           NA   
PinDat410[14]     NA                                           NA             NA          NA           NA   
PinDat410[15]     CopyVideoTop|PinClk403 (rising)              NA             4.027       5.000             
PinDat410[16]     NA                                           NA             NA          NA           NA   
PinDat410[17]     NA                                           NA             NA          NA           NA   
PinDat410[18]     NA                                           NA             NA          NA           NA   
PinDat410[19]     CopyVideoTop|PinClk403 (rising)              NA             4.027       5.000             
PinDat410[20]     NA                                           NA             NA          NA           NA   
PinDat410[21]     NA                                           NA             NA          NA           NA   
PinDat410[22]     NA                                           NA             NA          NA           NA   
PinDat410[23]     CopyVideoTop|PinClk403 (rising)              NA             4.027       5.000             
PinDe410          CopyVideoTop|PinClk403 (rising)              NA             4.027       5.000             
PinHSync410       CopyVideoTop|PinClk403 (rising)              NA             4.027       5.000             
PinLedXv          Pll125to50|CLKOP_inferred_clock (rising)     NA             4.187       5.000             
PinPortTx         Pll125to50|CLKOP_inferred_clock (rising)     NA             4.027       5.000             
PinScl410         Pll125to50|CLKOP_inferred_clock (rising)     NA             4.027       5.000             
PinSda410         Pll125to50|CLKOP_inferred_clock (rising)     NA             4.779       5.000             
PinVSync410       CopyVideoTop|PinClk403 (rising)              NA             4.027       5.000             
============================================================================================================


##### END OF TIMING REPORT #####]

---------------------------------------
Resource Usage Report
Part: lfxp2_17e-5

Register bits: 591 of 16560 (4%)
PIC Latch:       0
I/O cells:       62


Details:
BB:             1
CCU2B:          164
DPR16X4B:       42
FD1P3AX:        196
FD1P3IX:        159
FD1P3JX:        3
FD1S3AX:        99
FD1S3AY:        1
FD1S3DX:        33
FD1S3IX:        89
FD1S3JX:        1
GSR:            1
IB:             30
IFS1P3DX:       5
INV:            4
L6MUX21:        2
OB:             31
OFS1P3DX:       3
OFS1P3JX:       2
ORCALUT4:       1740
PFUMX:          156
PUR:            1
VHI:            1
VLO:            1
false:          10
true:           10
Mapper successful!

At Mapper Exit (Time elapsed 0h:00m:22s; Memory used current: 32MB peak: 122MB)

Process took 0h:00m:23s realtime, 0h:00m:22s cputime
# Tue Jul 24 10:41:21 2012

###########################################################]
