# SystemVerilog-60-Day-Challenge
This repository documents my **60-day SystemVerilog learning challenge**, where I practice **RTL and verification concepts daily** with hands-on examples to strengthen my **Front-End VLSI** skills.

## ðŸ“Œ What This Repository Covers

### 1. Introduction
- About SystemVerilog  
- Introduction to Verification  
- Verilog vs SystemVerilog  
- Compilation & Simulation Flow  

### 2. Data Types
- Integer data types  
- `logic`, `bit`, `byte`, `int`  
- Signed vs Unsigned  
- `void`  
- `string`  
- `event`  
- User-defined data types  

### 3. Enumerations
- Enum basics  
- Explicit & implicit enum values  
- Enum methods (`first`, `next`, `last`, `name`)  
- Enum usage in FSM  
- Enum inside classes  
- `struct` and `union`  

### 4. Arrays
- Fixed-size arrays  
- Packed arrays  
- Unpacked arrays  
- Dynamic arrays  
- Associative arrays  
- Queues  
- Array slicing  
- Streaming operators  
- Array methods (`size`, `sort`, etc.)  

### 5. Procedural Statements & Flow Control
- Blocking assignments (`=`)  
- Non-blocking assignments (`<=`)  
- `unique if`  
- `priority if`  
- `while`, `do-while`  
- `foreach`, enhanced `for`  
- `repeat`, `forever`  
- `break`, `continue`  

### 6. Named Blocks & Event Control
- Named blocks  
- Statement labels  
- `disable block`  
- `disable statement`  
- Event control (`@`)  

### 7. Threads & Processes
- Process basics  
- `forkâ€“join`  
- `forkâ€“join_any`  
- `forkâ€“join_none`  
- `wait-fork`  
- `disable-fork`  

### 8. Tasks & Functions
- Tasks and functions  
- Argument passing  
- `input`, `output`, `inout`  
- Import & export functions  

### 9. Classes (OOP in SystemVerilog)
- Classes & objects  
- `this` keyword  
- Constructors (`new`)  
- Static properties & methods  
- Class assignment  
- Shallow copy vs deep copy  
- Parameterized classes  
- Inheritance  
- Overriding class members  
- `super` keyword  
- Casting  
- Data hiding & encapsulation  
- Abstract classes  
- Virtual methods  
- Scope resolution operator (`::`)  
- Extern methods  
- `typedef` classes  

### 10. Interfaces & Modports
- Interface basics  
- Modports  
- Signal directions using modports  
- Interface-based connections  
- Interface in testbench  
- Interface in RTL  

### 11. Interprocess Communication (IPC)
- Semaphore & use-cases  
- Mailbox  
- Blocking vs non-blocking mailbox  
- Events  
- Event synchronization  

### 12. Testbench Components
- Generator  
- Driver  
- Monitor  
- Scoreboard  
- Reference model  
- Layered testbench architecture  
- Transaction-based verification  

### 13. Randomization & Constraints
- Randomization basics  
- `rand` vs `randc`  
- Disable randomization  
- Constraint blocks  
- `inside` operator  
- Weighted distribution  
- Implication constraints  
- Conditional constraints  
- Iterative constraints  
- Static & inline constraints  
- Soft constraints  
- Unique constraints  
- Bidirectional constraints  
- `solve before`  
- Random system methods  

### 14. Assertions (SVA)
- Assertions overview  
- Immediate assertions  
- Concurrent assertions  
- Sequences & properties  
- Implication operator  
- Repetition operator  
- Built-in SVA methods  
- `ended`  
- `disable iff`  
- Variable delay in SVA  

### 15. Coverage
- Coverage basics  
- Functional coverage  
- Covergroups  
- Coverpoints  
- Bins  
- Cross coverage  
- Coverage options  

### 16. Advanced Features
- Scheduling semantics  
- Program block  
- Clocking blocks  
- Virtual interfaces  
- Modport usage in verification  
- Parameterized interfaces  
- Parameters  
- `define macros  

### 17. Interview Preparation
- SystemVerilog basics Q&A  
- RTL vs Testbench concepts  
- Blocking vs non-blocking  
- Enum & array interview questions  
- Queue vs mailbox  
- `forkâ€“join` interview scenarios  
- Class & OOP interview questions  
- Randomization & constraints  
- Assertions & coverage  
- Debugging-based questions  

---

## ðŸŽ¯ Goal of This Challenge
- Build strong SystemVerilog fundamentals  
- Gain hands-on coding experience  
- Prepare for VLSI Front-End / Verification roles  
- Create a well-documented learning portfolio  

---

## ðŸ›  Tools Used
- EDA Playground (for simulation)
- GitHub (for version control & documentation)

---

ðŸ“Œ *Each folder represents daily progress with clean, working examples.*
