

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_84_144'
================================================================
* Date:           Tue Feb  8 11:02:33 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.019 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_84_1  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     123|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      59|    -|
|Register         |        -|     -|      79|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      79|     182|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln85_fu_109_p2      |         +|   0|  0|  13|           6|           6|
    |idx_117_fu_129_p2       |         +|   0|  0|   9|           2|           1|
    |and_ln85_13_fu_192_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln85_fu_180_p2      |       and|   0|  0|   2|           1|           1|
    |icmp_ln84_fu_99_p2      |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln85_20_fu_158_p2  |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln85_6_fu_123_p2   |      icmp|   0|  0|  20|          32|           1|
    |icmp_ln85_fu_152_p2     |      icmp|   0|  0|  11|           8|           2|
    |or_ln85_fu_176_p2       |        or|   0|  0|   2|           1|           1|
    |idx_114_fu_197_p3       |    select|   0|  0|   2|           1|           2|
    |idx_116_fu_164_p3       |    select|   0|  0|   2|           1|           2|
    |idx_118_fu_208_p3       |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |xor_ln85_fu_186_p2      |       xor|   0|  0|   2|           2|           1|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 123|          82|          55|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_sig_allocacmp_idx              |  14|          3|    2|          6|
    |ap_sig_allocacmp_idx_tmp_load_17  |   9|          2|   32|         64|
    |idx_60_fu_46                      |   9|          2|    2|          4|
    |idx_tmp_fu_50                     |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  59|         13|   70|        142|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln84_reg_244                 |   1|   0|    1|          0|
    |icmp_ln85_20_reg_279              |   1|   0|    1|          0|
    |icmp_ln85_6_reg_258               |   1|   0|    1|          0|
    |icmp_ln85_reg_274                 |   1|   0|    1|          0|
    |idx_117_reg_264                   |   2|   0|    2|          0|
    |idx_60_fu_46                      |   2|   0|    2|          0|
    |idx_reg_238                       |   2|   0|    2|          0|
    |idx_tmp_fu_50                     |  32|   0|   32|          0|
    |idx_tmp_load_17_reg_253           |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  79|   0|   79|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+-----------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_84_144|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_84_144|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_84_144|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_84_144|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_84_144|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_84_144|  return value|
|grp_fu_4235_p_din0     |  out|   32|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_84_144|  return value|
|grp_fu_4235_p_din1     |  out|   32|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_84_144|  return value|
|grp_fu_4235_p_opcode   |  out|    5|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_84_144|  return value|
|grp_fu_4235_p_dout0    |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_84_144|  return value|
|grp_fu_4235_p_ce       |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_84_144|  return value|
|sub_ln542              |   in|    6|     ap_none|                        sub_ln542|        scalar|
|b_num_address0         |  out|    6|   ap_memory|                            b_num|         array|
|b_num_ce0              |  out|    1|   ap_memory|                            b_num|         array|
|b_num_q0               |   in|   32|   ap_memory|                            b_num|         array|
|idx_tmp_36_out         |  out|   32|      ap_vld|                   idx_tmp_36_out|       pointer|
|idx_tmp_36_out_ap_vld  |  out|    1|      ap_vld|                   idx_tmp_36_out|       pointer|
+-----------------------+-----+-----+------------+---------------------------------+--------------+

