$date
	Sat Oct 22 23:58:55 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#287428
b1111 !
1"
#287430
b1111 &
b1111 %
1$
#287431
0"
#287434
b101110 &
b101110 %
#287438
b10111 &
b10111 %
#287442
b1000110 &
b1000110 %
#287446
b100011 &
b100011 %
#287450
b1101010 &
b1101010 %
#287454
b110101 &
b110101 %
#287458
b10100000 &
b10100000 %
#287462
b1010000 &
b1010000 %
#287466
b101000 &
b101000 %
#287470
b10100 &
b10100 %
#287474
b1010 &
b1010 %
#287478
b101 &
b101 %
#287482
b10000 &
b10000 %
#287486
b1000 &
b1000 %
#287490
b100 &
b100 %
#287494
b10 &
b10 %
#287498
b1 &
b1 %
1#
#287502
b0 &
0#
b0 %
0$
#1284250
b1101 &
b1101 %
1$
b1101 !
1"
#1284251
0"
#1284254
b101000 &
b101000 %
#1284258
b10100 &
b10100 %
#1284262
b1010 &
b1010 %
#1284266
b101 &
b101 %
#1284270
b10000 &
b10000 %
#1284274
b1000 &
b1000 %
#1284278
b100 &
b100 %
#1284282
b10 &
b10 %
#1284286
b1 &
1#
b1 %
#1284290
b0 &
b0 %
0#
0$
#2268872
b1000 !
1"
#2268874
b1000 &
b1000 %
1$
#2268875
0"
#2268878
b100 &
b100 %
#2268882
b10 &
b10 %
#2268886
b1 &
1#
b1 %
#2268890
b0 &
b0 %
0#
0$
#4500012
