
spi_lcd.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002a10  0800013c  0800013c  0001013c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000062c  08002b4c  08002b4c  00012b4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08003178  08003178  00013178  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08003180  08003180  00013180  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08003184  08003184  00013184  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000004  20000000  08003188  00020000  2**1
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000030  20000008  0800318c  00020008  2**3
                  ALLOC
  8 ._user_heap_stack 00000400  20000038  0800318c  00020038  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 10 .debug_info   00007e3e  00000000  00000000  0002002d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00001589  00000000  00000000  00027e6b  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000a58  00000000  00000000  000293f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000970  00000000  00000000  00029e50  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000036e0  00000000  00000000  0002a7c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00002fab  00000000  00000000  0002dea0  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007e  00000000  00000000  00030e4b  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00002c84  00000000  00000000  00030ecc  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  00033b50  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	; (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	; (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	20000008 	.word	0x20000008
 8000158:	00000000 	.word	0x00000000
 800015c:	08002b34 	.word	0x08002b34

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	; (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	; (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	; (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	2000000c 	.word	0x2000000c
 8000178:	08002b34 	.word	0x08002b34

0800017c <strlen>:
 800017c:	4603      	mov	r3, r0
 800017e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000182:	2a00      	cmp	r2, #0
 8000184:	d1fb      	bne.n	800017e <strlen+0x2>
 8000186:	1a18      	subs	r0, r3, r0
 8000188:	3801      	subs	r0, #1
 800018a:	4770      	bx	lr

0800018c <__aeabi_uldivmod>:
 800018c:	b953      	cbnz	r3, 80001a4 <__aeabi_uldivmod+0x18>
 800018e:	b94a      	cbnz	r2, 80001a4 <__aeabi_uldivmod+0x18>
 8000190:	2900      	cmp	r1, #0
 8000192:	bf08      	it	eq
 8000194:	2800      	cmpeq	r0, #0
 8000196:	bf1c      	itt	ne
 8000198:	f04f 31ff 	movne.w	r1, #4294967295
 800019c:	f04f 30ff 	movne.w	r0, #4294967295
 80001a0:	f000 b982 	b.w	80004a8 <__aeabi_idiv0>
 80001a4:	f1ad 0c08 	sub.w	ip, sp, #8
 80001a8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001ac:	f000 f806 	bl	80001bc <__udivmoddi4>
 80001b0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001b4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001b8:	b004      	add	sp, #16
 80001ba:	4770      	bx	lr

080001bc <__udivmoddi4>:
 80001bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80001c0:	468c      	mov	ip, r1
 80001c2:	460c      	mov	r4, r1
 80001c4:	4605      	mov	r5, r0
 80001c6:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80001c8:	2b00      	cmp	r3, #0
 80001ca:	d14f      	bne.n	800026c <__udivmoddi4+0xb0>
 80001cc:	428a      	cmp	r2, r1
 80001ce:	4617      	mov	r7, r2
 80001d0:	d96b      	bls.n	80002aa <__udivmoddi4+0xee>
 80001d2:	fab2 fe82 	clz	lr, r2
 80001d6:	f1be 0f00 	cmp.w	lr, #0
 80001da:	d00b      	beq.n	80001f4 <__udivmoddi4+0x38>
 80001dc:	f1ce 0520 	rsb	r5, lr, #32
 80001e0:	fa20 f505 	lsr.w	r5, r0, r5
 80001e4:	fa01 f30e 	lsl.w	r3, r1, lr
 80001e8:	ea45 0c03 	orr.w	ip, r5, r3
 80001ec:	fa02 f70e 	lsl.w	r7, r2, lr
 80001f0:	fa00 f50e 	lsl.w	r5, r0, lr
 80001f4:	0c39      	lsrs	r1, r7, #16
 80001f6:	fbbc f0f1 	udiv	r0, ip, r1
 80001fa:	b2ba      	uxth	r2, r7
 80001fc:	fb01 c310 	mls	r3, r1, r0, ip
 8000200:	fb00 f802 	mul.w	r8, r0, r2
 8000204:	ea4f 4c15 	mov.w	ip, r5, lsr #16
 8000208:	ea4c 4403 	orr.w	r4, ip, r3, lsl #16
 800020c:	45a0      	cmp	r8, r4
 800020e:	d909      	bls.n	8000224 <__udivmoddi4+0x68>
 8000210:	19e4      	adds	r4, r4, r7
 8000212:	f100 33ff 	add.w	r3, r0, #4294967295
 8000216:	f080 8128 	bcs.w	800046a <__udivmoddi4+0x2ae>
 800021a:	45a0      	cmp	r8, r4
 800021c:	f240 8125 	bls.w	800046a <__udivmoddi4+0x2ae>
 8000220:	3802      	subs	r0, #2
 8000222:	443c      	add	r4, r7
 8000224:	ebc8 0404 	rsb	r4, r8, r4
 8000228:	fbb4 f3f1 	udiv	r3, r4, r1
 800022c:	fb01 4c13 	mls	ip, r1, r3, r4
 8000230:	fb03 f202 	mul.w	r2, r3, r2
 8000234:	b2ac      	uxth	r4, r5
 8000236:	ea44 410c 	orr.w	r1, r4, ip, lsl #16
 800023a:	428a      	cmp	r2, r1
 800023c:	d909      	bls.n	8000252 <__udivmoddi4+0x96>
 800023e:	19c9      	adds	r1, r1, r7
 8000240:	f103 34ff 	add.w	r4, r3, #4294967295
 8000244:	f080 810f 	bcs.w	8000466 <__udivmoddi4+0x2aa>
 8000248:	428a      	cmp	r2, r1
 800024a:	f240 810c 	bls.w	8000466 <__udivmoddi4+0x2aa>
 800024e:	3b02      	subs	r3, #2
 8000250:	4439      	add	r1, r7
 8000252:	1a8a      	subs	r2, r1, r2
 8000254:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000258:	2100      	movs	r1, #0
 800025a:	2e00      	cmp	r6, #0
 800025c:	d063      	beq.n	8000326 <__udivmoddi4+0x16a>
 800025e:	fa22 f20e 	lsr.w	r2, r2, lr
 8000262:	2300      	movs	r3, #0
 8000264:	e886 000c 	stmia.w	r6, {r2, r3}
 8000268:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800026c:	428b      	cmp	r3, r1
 800026e:	d907      	bls.n	8000280 <__udivmoddi4+0xc4>
 8000270:	2e00      	cmp	r6, #0
 8000272:	d056      	beq.n	8000322 <__udivmoddi4+0x166>
 8000274:	2100      	movs	r1, #0
 8000276:	e886 0011 	stmia.w	r6, {r0, r4}
 800027a:	4608      	mov	r0, r1
 800027c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000280:	fab3 f183 	clz	r1, r3
 8000284:	2900      	cmp	r1, #0
 8000286:	f040 8093 	bne.w	80003b0 <__udivmoddi4+0x1f4>
 800028a:	42a3      	cmp	r3, r4
 800028c:	d302      	bcc.n	8000294 <__udivmoddi4+0xd8>
 800028e:	4282      	cmp	r2, r0
 8000290:	f200 80fe 	bhi.w	8000490 <__udivmoddi4+0x2d4>
 8000294:	1a85      	subs	r5, r0, r2
 8000296:	eb64 0303 	sbc.w	r3, r4, r3
 800029a:	469c      	mov	ip, r3
 800029c:	2001      	movs	r0, #1
 800029e:	2e00      	cmp	r6, #0
 80002a0:	d041      	beq.n	8000326 <__udivmoddi4+0x16a>
 80002a2:	e886 1020 	stmia.w	r6, {r5, ip}
 80002a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80002aa:	b912      	cbnz	r2, 80002b2 <__udivmoddi4+0xf6>
 80002ac:	2701      	movs	r7, #1
 80002ae:	fbb7 f7f2 	udiv	r7, r7, r2
 80002b2:	fab7 fe87 	clz	lr, r7
 80002b6:	f1be 0f00 	cmp.w	lr, #0
 80002ba:	d136      	bne.n	800032a <__udivmoddi4+0x16e>
 80002bc:	1be4      	subs	r4, r4, r7
 80002be:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002c2:	fa1f f987 	uxth.w	r9, r7
 80002c6:	2101      	movs	r1, #1
 80002c8:	fbb4 f3f8 	udiv	r3, r4, r8
 80002cc:	fb08 4413 	mls	r4, r8, r3, r4
 80002d0:	fb09 f203 	mul.w	r2, r9, r3
 80002d4:	ea4f 4c15 	mov.w	ip, r5, lsr #16
 80002d8:	ea4c 4404 	orr.w	r4, ip, r4, lsl #16
 80002dc:	42a2      	cmp	r2, r4
 80002de:	d907      	bls.n	80002f0 <__udivmoddi4+0x134>
 80002e0:	19e4      	adds	r4, r4, r7
 80002e2:	f103 30ff 	add.w	r0, r3, #4294967295
 80002e6:	d202      	bcs.n	80002ee <__udivmoddi4+0x132>
 80002e8:	42a2      	cmp	r2, r4
 80002ea:	f200 80d3 	bhi.w	8000494 <__udivmoddi4+0x2d8>
 80002ee:	4603      	mov	r3, r0
 80002f0:	1aa4      	subs	r4, r4, r2
 80002f2:	fbb4 f0f8 	udiv	r0, r4, r8
 80002f6:	fb08 4810 	mls	r8, r8, r0, r4
 80002fa:	fb09 f900 	mul.w	r9, r9, r0
 80002fe:	b2ac      	uxth	r4, r5
 8000300:	ea44 4208 	orr.w	r2, r4, r8, lsl #16
 8000304:	4591      	cmp	r9, r2
 8000306:	d907      	bls.n	8000318 <__udivmoddi4+0x15c>
 8000308:	19d2      	adds	r2, r2, r7
 800030a:	f100 34ff 	add.w	r4, r0, #4294967295
 800030e:	d202      	bcs.n	8000316 <__udivmoddi4+0x15a>
 8000310:	4591      	cmp	r9, r2
 8000312:	f200 80ba 	bhi.w	800048a <__udivmoddi4+0x2ce>
 8000316:	4620      	mov	r0, r4
 8000318:	ebc9 0202 	rsb	r2, r9, r2
 800031c:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000320:	e79b      	b.n	800025a <__udivmoddi4+0x9e>
 8000322:	4631      	mov	r1, r6
 8000324:	4630      	mov	r0, r6
 8000326:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800032a:	fa07 f70e 	lsl.w	r7, r7, lr
 800032e:	f1ce 0c20 	rsb	ip, lr, #32
 8000332:	fa24 f30c 	lsr.w	r3, r4, ip
 8000336:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800033a:	fbb3 faf8 	udiv	sl, r3, r8
 800033e:	fa1f f987 	uxth.w	r9, r7
 8000342:	fb08 351a 	mls	r5, r8, sl, r3
 8000346:	fa20 fc0c 	lsr.w	ip, r0, ip
 800034a:	fa04 f40e 	lsl.w	r4, r4, lr
 800034e:	fb0a fb09 	mul.w	fp, sl, r9
 8000352:	ea4c 0c04 	orr.w	ip, ip, r4
 8000356:	ea4f 421c 	mov.w	r2, ip, lsr #16
 800035a:	ea42 4305 	orr.w	r3, r2, r5, lsl #16
 800035e:	459b      	cmp	fp, r3
 8000360:	fa00 f50e 	lsl.w	r5, r0, lr
 8000364:	d90a      	bls.n	800037c <__udivmoddi4+0x1c0>
 8000366:	19db      	adds	r3, r3, r7
 8000368:	f10a 32ff 	add.w	r2, sl, #4294967295
 800036c:	f080 808b 	bcs.w	8000486 <__udivmoddi4+0x2ca>
 8000370:	459b      	cmp	fp, r3
 8000372:	f240 8088 	bls.w	8000486 <__udivmoddi4+0x2ca>
 8000376:	f1aa 0a02 	sub.w	sl, sl, #2
 800037a:	443b      	add	r3, r7
 800037c:	ebcb 0303 	rsb	r3, fp, r3
 8000380:	fbb3 f0f8 	udiv	r0, r3, r8
 8000384:	fb08 3310 	mls	r3, r8, r0, r3
 8000388:	fb00 f409 	mul.w	r4, r0, r9
 800038c:	fa1f fc8c 	uxth.w	ip, ip
 8000390:	ea4c 4303 	orr.w	r3, ip, r3, lsl #16
 8000394:	429c      	cmp	r4, r3
 8000396:	d907      	bls.n	80003a8 <__udivmoddi4+0x1ec>
 8000398:	19db      	adds	r3, r3, r7
 800039a:	f100 32ff 	add.w	r2, r0, #4294967295
 800039e:	d26e      	bcs.n	800047e <__udivmoddi4+0x2c2>
 80003a0:	429c      	cmp	r4, r3
 80003a2:	d96c      	bls.n	800047e <__udivmoddi4+0x2c2>
 80003a4:	3802      	subs	r0, #2
 80003a6:	443b      	add	r3, r7
 80003a8:	1b1c      	subs	r4, r3, r4
 80003aa:	ea40 410a 	orr.w	r1, r0, sl, lsl #16
 80003ae:	e78b      	b.n	80002c8 <__udivmoddi4+0x10c>
 80003b0:	f1c1 0e20 	rsb	lr, r1, #32
 80003b4:	408b      	lsls	r3, r1
 80003b6:	fa22 fc0e 	lsr.w	ip, r2, lr
 80003ba:	ea4c 0c03 	orr.w	ip, ip, r3
 80003be:	fa24 f70e 	lsr.w	r7, r4, lr
 80003c2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003c6:	fbb7 faf9 	udiv	sl, r7, r9
 80003ca:	fa1f f38c 	uxth.w	r3, ip
 80003ce:	fb09 771a 	mls	r7, r9, sl, r7
 80003d2:	fa20 f80e 	lsr.w	r8, r0, lr
 80003d6:	408c      	lsls	r4, r1
 80003d8:	fb0a f503 	mul.w	r5, sl, r3
 80003dc:	ea48 0404 	orr.w	r4, r8, r4
 80003e0:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80003e4:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
 80003e8:	42bd      	cmp	r5, r7
 80003ea:	fa02 f201 	lsl.w	r2, r2, r1
 80003ee:	fa00 fb01 	lsl.w	fp, r0, r1
 80003f2:	d909      	bls.n	8000408 <__udivmoddi4+0x24c>
 80003f4:	eb17 070c 	adds.w	r7, r7, ip
 80003f8:	f10a 30ff 	add.w	r0, sl, #4294967295
 80003fc:	d241      	bcs.n	8000482 <__udivmoddi4+0x2c6>
 80003fe:	42bd      	cmp	r5, r7
 8000400:	d93f      	bls.n	8000482 <__udivmoddi4+0x2c6>
 8000402:	f1aa 0a02 	sub.w	sl, sl, #2
 8000406:	4467      	add	r7, ip
 8000408:	1b7f      	subs	r7, r7, r5
 800040a:	fbb7 f5f9 	udiv	r5, r7, r9
 800040e:	fb09 7715 	mls	r7, r9, r5, r7
 8000412:	fb05 f303 	mul.w	r3, r5, r3
 8000416:	b2a4      	uxth	r4, r4
 8000418:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
 800041c:	42bb      	cmp	r3, r7
 800041e:	d908      	bls.n	8000432 <__udivmoddi4+0x276>
 8000420:	eb17 070c 	adds.w	r7, r7, ip
 8000424:	f105 30ff 	add.w	r0, r5, #4294967295
 8000428:	d227      	bcs.n	800047a <__udivmoddi4+0x2be>
 800042a:	42bb      	cmp	r3, r7
 800042c:	d925      	bls.n	800047a <__udivmoddi4+0x2be>
 800042e:	3d02      	subs	r5, #2
 8000430:	4467      	add	r7, ip
 8000432:	ea45 400a 	orr.w	r0, r5, sl, lsl #16
 8000436:	fba0 8902 	umull	r8, r9, r0, r2
 800043a:	1aff      	subs	r7, r7, r3
 800043c:	454f      	cmp	r7, r9
 800043e:	4645      	mov	r5, r8
 8000440:	464c      	mov	r4, r9
 8000442:	d314      	bcc.n	800046e <__udivmoddi4+0x2b2>
 8000444:	d029      	beq.n	800049a <__udivmoddi4+0x2de>
 8000446:	b366      	cbz	r6, 80004a2 <__udivmoddi4+0x2e6>
 8000448:	ebbb 0305 	subs.w	r3, fp, r5
 800044c:	eb67 0704 	sbc.w	r7, r7, r4
 8000450:	fa07 fe0e 	lsl.w	lr, r7, lr
 8000454:	40cb      	lsrs	r3, r1
 8000456:	40cf      	lsrs	r7, r1
 8000458:	ea4e 0303 	orr.w	r3, lr, r3
 800045c:	e886 0088 	stmia.w	r6, {r3, r7}
 8000460:	2100      	movs	r1, #0
 8000462:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000466:	4623      	mov	r3, r4
 8000468:	e6f3      	b.n	8000252 <__udivmoddi4+0x96>
 800046a:	4618      	mov	r0, r3
 800046c:	e6da      	b.n	8000224 <__udivmoddi4+0x68>
 800046e:	ebb8 0502 	subs.w	r5, r8, r2
 8000472:	eb69 040c 	sbc.w	r4, r9, ip
 8000476:	3801      	subs	r0, #1
 8000478:	e7e5      	b.n	8000446 <__udivmoddi4+0x28a>
 800047a:	4605      	mov	r5, r0
 800047c:	e7d9      	b.n	8000432 <__udivmoddi4+0x276>
 800047e:	4610      	mov	r0, r2
 8000480:	e792      	b.n	80003a8 <__udivmoddi4+0x1ec>
 8000482:	4682      	mov	sl, r0
 8000484:	e7c0      	b.n	8000408 <__udivmoddi4+0x24c>
 8000486:	4692      	mov	sl, r2
 8000488:	e778      	b.n	800037c <__udivmoddi4+0x1c0>
 800048a:	3802      	subs	r0, #2
 800048c:	443a      	add	r2, r7
 800048e:	e743      	b.n	8000318 <__udivmoddi4+0x15c>
 8000490:	4608      	mov	r0, r1
 8000492:	e704      	b.n	800029e <__udivmoddi4+0xe2>
 8000494:	3b02      	subs	r3, #2
 8000496:	443c      	add	r4, r7
 8000498:	e72a      	b.n	80002f0 <__udivmoddi4+0x134>
 800049a:	45c3      	cmp	fp, r8
 800049c:	d3e7      	bcc.n	800046e <__udivmoddi4+0x2b2>
 800049e:	463c      	mov	r4, r7
 80004a0:	e7d1      	b.n	8000446 <__udivmoddi4+0x28a>
 80004a2:	4631      	mov	r1, r6
 80004a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080004a8 <__aeabi_idiv0>:
 80004a8:	4770      	bx	lr
 80004aa:	bf00      	nop

080004ac <NVIC_PriorityGroupConfig>:
  *     @arg NVIC_PriorityGroup_4: 4 bits for preemption priority.
  *                                0 bits for subpriority.
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
 80004ac:	b480      	push	{r7}
 80004ae:	b083      	sub	sp, #12
 80004b0:	af00      	add	r7, sp, #0
 80004b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 80004b4:	4a05      	ldr	r2, [pc, #20]	; (80004cc <NVIC_PriorityGroupConfig+0x20>)
 80004b6:	687b      	ldr	r3, [r7, #4]
 80004b8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80004bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80004c0:	60d3      	str	r3, [r2, #12]
}
 80004c2:	bf00      	nop
 80004c4:	370c      	adds	r7, #12
 80004c6:	46bd      	mov	sp, r7
 80004c8:	bc80      	pop	{r7}
 80004ca:	4770      	bx	lr
 80004cc:	e000ed00 	.word	0xe000ed00

080004d0 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 80004d0:	b480      	push	{r7}
 80004d2:	b085      	sub	sp, #20
 80004d4:	af00      	add	r7, sp, #0
 80004d6:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 80004d8:	2300      	movs	r3, #0
 80004da:	73fb      	strb	r3, [r7, #15]
 80004dc:	2300      	movs	r3, #0
 80004de:	73bb      	strb	r3, [r7, #14]
 80004e0:	230f      	movs	r3, #15
 80004e2:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 80004e4:	687b      	ldr	r3, [r7, #4]
 80004e6:	78db      	ldrb	r3, [r3, #3]
 80004e8:	2b00      	cmp	r3, #0
 80004ea:	d038      	beq.n	800055e <NVIC_Init+0x8e>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 80004ec:	4b26      	ldr	r3, [pc, #152]	; (8000588 <NVIC_Init+0xb8>)
 80004ee:	68db      	ldr	r3, [r3, #12]
 80004f0:	43db      	mvns	r3, r3
 80004f2:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80004f6:	0a1b      	lsrs	r3, r3, #8
 80004f8:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 80004fa:	7bfb      	ldrb	r3, [r7, #15]
 80004fc:	f1c3 0304 	rsb	r3, r3, #4
 8000500:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 8000502:	7b7a      	ldrb	r2, [r7, #13]
 8000504:	7bfb      	ldrb	r3, [r7, #15]
 8000506:	fa42 f303 	asr.w	r3, r2, r3
 800050a:	737b      	strb	r3, [r7, #13]

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 800050c:	687b      	ldr	r3, [r7, #4]
 800050e:	785b      	ldrb	r3, [r3, #1]
 8000510:	461a      	mov	r2, r3
 8000512:	7bbb      	ldrb	r3, [r7, #14]
 8000514:	fa02 f303 	lsl.w	r3, r2, r3
 8000518:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	789a      	ldrb	r2, [r3, #2]
 800051e:	7b7b      	ldrb	r3, [r7, #13]
 8000520:	4013      	ands	r3, r2
 8000522:	b2da      	uxtb	r2, r3
 8000524:	7bfb      	ldrb	r3, [r7, #15]
 8000526:	4313      	orrs	r3, r2
 8000528:	73fb      	strb	r3, [r7, #15]
    tmppriority = tmppriority << 0x04;
 800052a:	7bfb      	ldrb	r3, [r7, #15]
 800052c:	011b      	lsls	r3, r3, #4
 800052e:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000530:	4a16      	ldr	r2, [pc, #88]	; (800058c <NVIC_Init+0xbc>)
 8000532:	687b      	ldr	r3, [r7, #4]
 8000534:	781b      	ldrb	r3, [r3, #0]
 8000536:	4413      	add	r3, r2
 8000538:	7bfa      	ldrb	r2, [r7, #15]
 800053a:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800053e:	4a13      	ldr	r2, [pc, #76]	; (800058c <NVIC_Init+0xbc>)
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	781b      	ldrb	r3, [r3, #0]
 8000544:	095b      	lsrs	r3, r3, #5
 8000546:	b2db      	uxtb	r3, r3
 8000548:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 800054a:	687b      	ldr	r3, [r7, #4]
 800054c:	781b      	ldrb	r3, [r3, #0]
 800054e:	f003 031f 	and.w	r3, r3, #31
 8000552:	2101      	movs	r1, #1
 8000554:	fa01 f303 	lsl.w	r3, r1, r3
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000558:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 800055c:	e00f      	b.n	800057e <NVIC_Init+0xae>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800055e:	490b      	ldr	r1, [pc, #44]	; (800058c <NVIC_Init+0xbc>)
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	781b      	ldrb	r3, [r3, #0]
 8000564:	095b      	lsrs	r3, r3, #5
 8000566:	b2db      	uxtb	r3, r3
 8000568:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	781b      	ldrb	r3, [r3, #0]
 800056e:	f003 031f 	and.w	r3, r3, #31
 8000572:	2201      	movs	r2, #1
 8000574:	409a      	lsls	r2, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000576:	f100 0320 	add.w	r3, r0, #32
 800057a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 800057e:	bf00      	nop
 8000580:	3714      	adds	r7, #20
 8000582:	46bd      	mov	sp, r7
 8000584:	bc80      	pop	{r7}
 8000586:	4770      	bx	lr
 8000588:	e000ed00 	.word	0xe000ed00
 800058c:	e000e100 	.word	0xe000e100

08000590 <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains 
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)               
{
 8000590:	b480      	push	{r7}
 8000592:	b085      	sub	sp, #20
 8000594:	af00      	add	r7, sp, #0
 8000596:	6078      	str	r0, [r7, #4]
 8000598:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 800059a:	2300      	movs	r3, #0
 800059c:	60fb      	str	r3, [r7, #12]
  uint8_t tmpreg2 = 0;
 800059e:	2300      	movs	r3, #0
 80005a0:	72fb      	strb	r3, [r7, #11]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfConversion));
  
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 80005a2:	687b      	ldr	r3, [r7, #4]
 80005a4:	685b      	ldr	r3, [r3, #4]
 80005a6:	60fb      	str	r3, [r7, #12]
  /* Clear RES and SCAN bits */ 
  tmpreg1 &= CR1_CLEAR_MASK;
 80005a8:	68fb      	ldr	r3, [r7, #12]
 80005aa:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 80005ae:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80005b2:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | ADC_InitStruct->ADC_Resolution);
 80005b4:	683b      	ldr	r3, [r7, #0]
 80005b6:	791b      	ldrb	r3, [r3, #4]
 80005b8:	021a      	lsls	r2, r3, #8
 80005ba:	683b      	ldr	r3, [r7, #0]
 80005bc:	681b      	ldr	r3, [r3, #0]
 80005be:	4313      	orrs	r3, r2
 80005c0:	68fa      	ldr	r2, [r7, #12]
 80005c2:	4313      	orrs	r3, r2
 80005c4:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	68fa      	ldr	r2, [r7, #12]
 80005ca:	605a      	str	r2, [r3, #4]
  
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	689b      	ldr	r3, [r3, #8]
 80005d0:	60fb      	str	r3, [r7, #12]
  /* Clear CONT, ALIGN, EXTEN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_MASK;
 80005d2:	68fa      	ldr	r2, [r7, #12]
 80005d4:	4b17      	ldr	r3, [pc, #92]	; (8000634 <ADC_Init+0xa4>)
 80005d6:	4013      	ands	r3, r2
 80005d8:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: external trigger event and edge, data alignment and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv | 
 80005da:	683b      	ldr	r3, [r7, #0]
 80005dc:	691a      	ldr	r2, [r3, #16]
 80005de:	683b      	ldr	r3, [r7, #0]
 80005e0:	68db      	ldr	r3, [r3, #12]
 80005e2:	431a      	orrs	r2, r3
              ADC_InitStruct->ADC_ExternalTrigConvEdge | ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 80005e4:	683b      	ldr	r3, [r7, #0]
 80005e6:	689b      	ldr	r3, [r3, #8]
  /* Configure ADCx: external trigger event and edge, data alignment and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv | 
 80005e8:	431a      	orrs	r2, r3
              ADC_InitStruct->ADC_ExternalTrigConvEdge | ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 80005ea:	683b      	ldr	r3, [r7, #0]
 80005ec:	795b      	ldrb	r3, [r3, #5]
 80005ee:	005b      	lsls	r3, r3, #1
  /* Configure ADCx: external trigger event and edge, data alignment and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv | 
 80005f0:	4313      	orrs	r3, r2
 80005f2:	68fa      	ldr	r2, [r7, #12]
 80005f4:	4313      	orrs	r3, r2
 80005f6:	60fb      	str	r3, [r7, #12]
              ADC_InitStruct->ADC_ExternalTrigConvEdge | ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	68fa      	ldr	r2, [r7, #12]
 80005fc:	609a      	str	r2, [r3, #8]
  
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000602:	60fb      	str	r3, [r7, #12]
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
 8000604:	68fb      	ldr	r3, [r7, #12]
 8000606:	f023 73f8 	bic.w	r3, r3, #32505856	; 0x1f00000
 800060a:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */ 
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 800060c:	683b      	ldr	r3, [r7, #0]
 800060e:	7d1b      	ldrb	r3, [r3, #20]
 8000610:	3b01      	subs	r3, #1
 8000612:	b2da      	uxtb	r2, r3
 8000614:	7afb      	ldrb	r3, [r7, #11]
 8000616:	4313      	orrs	r3, r2
 8000618:	72fb      	strb	r3, [r7, #11]
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 800061a:	7afb      	ldrb	r3, [r7, #11]
 800061c:	051b      	lsls	r3, r3, #20
 800061e:	68fa      	ldr	r2, [r7, #12]
 8000620:	4313      	orrs	r3, r2
 8000622:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	68fa      	ldr	r2, [r7, #12]
 8000628:	631a      	str	r2, [r3, #48]	; 0x30
}
 800062a:	bf00      	nop
 800062c:	3714      	adds	r7, #20
 800062e:	46bd      	mov	sp, r7
 8000630:	bc80      	pop	{r7}
 8000632:	4770      	bx	lr
 8000634:	c0fff7fd 	.word	0xc0fff7fd

08000638 <ADC_StructInit>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure which will 
  *         be initialized.
  * @retval None
  */
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)                            
{
 8000638:	b480      	push	{r7}
 800063a:	b083      	sub	sp, #12
 800063c:	af00      	add	r7, sp, #0
 800063e:	6078      	str	r0, [r7, #4]
  /* Reset ADC init structure parameters values */
  /* Initialize the ADC_Resolution member */
  ADC_InitStruct->ADC_Resolution = ADC_Resolution_12b;
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	2200      	movs	r2, #0
 8000644:	601a      	str	r2, [r3, #0]

  /* Initialize the ADC_ScanConvMode member */
  ADC_InitStruct->ADC_ScanConvMode = DISABLE;
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	2200      	movs	r2, #0
 800064a:	711a      	strb	r2, [r3, #4]

  /* Initialize the ADC_ContinuousConvMode member */
  ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	2200      	movs	r2, #0
 8000650:	715a      	strb	r2, [r3, #5]

  /* Initialize the ADC_ExternalTrigConvEdge member */
  ADC_InitStruct->ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_None;
 8000652:	687b      	ldr	r3, [r7, #4]
 8000654:	2200      	movs	r2, #0
 8000656:	609a      	str	r2, [r3, #8]

  /* Initialize the ADC_ExternalTrigConv member */
  ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T2_CC2;
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	f04f 7240 	mov.w	r2, #50331648	; 0x3000000
 800065e:	60da      	str	r2, [r3, #12]

  /* Initialize the ADC_DataAlign member */
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	2200      	movs	r2, #0
 8000664:	611a      	str	r2, [r3, #16]

  /* Initialize the ADC_NbrOfConversion member */
  ADC_InitStruct->ADC_NbrOfConversion = 1;
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	2201      	movs	r2, #1
 800066a:	751a      	strb	r2, [r3, #20]
}
 800066c:	bf00      	nop
 800066e:	370c      	adds	r7, #12
 8000670:	46bd      	mov	sp, r7
 8000672:	bc80      	pop	{r7}
 8000674:	4770      	bx	lr
 8000676:	bf00      	nop

08000678 <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8000678:	b480      	push	{r7}
 800067a:	b083      	sub	sp, #12
 800067c:	af00      	add	r7, sp, #0
 800067e:	6078      	str	r0, [r7, #4]
 8000680:	460b      	mov	r3, r1
 8000682:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000684:	78fb      	ldrb	r3, [r7, #3]
 8000686:	2b00      	cmp	r3, #0
 8000688:	d006      	beq.n	8000698 <ADC_Cmd+0x20>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	689b      	ldr	r3, [r3, #8]
 800068e:	f043 0201 	orr.w	r2, r3, #1
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
  }
}
 8000696:	e005      	b.n	80006a4 <ADC_Cmd+0x2c>
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
  }
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
 8000698:	687b      	ldr	r3, [r7, #4]
 800069a:	689b      	ldr	r3, [r3, #8]
 800069c:	f023 0201 	bic.w	r2, r3, #1
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	609a      	str	r2, [r3, #8]
  }
}
 80006a4:	bf00      	nop
 80006a6:	370c      	adds	r7, #12
 80006a8:	46bd      	mov	sp, r7
 80006aa:	bc80      	pop	{r7}
 80006ac:	4770      	bx	lr
 80006ae:	bf00      	nop

080006b0 <ADC_RegularChannelConfig>:
  *     @arg ADC_SampleTime_192Cycles: Sample time equal to 192 cycles	
  *     @arg ADC_SampleTime_384Cycles: Sample time equal to 384 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 80006b0:	b480      	push	{r7}
 80006b2:	b085      	sub	sp, #20
 80006b4:	af00      	add	r7, sp, #0
 80006b6:	6078      	str	r0, [r7, #4]
 80006b8:	4608      	mov	r0, r1
 80006ba:	4611      	mov	r1, r2
 80006bc:	461a      	mov	r2, r3
 80006be:	4603      	mov	r3, r0
 80006c0:	70fb      	strb	r3, [r7, #3]
 80006c2:	460b      	mov	r3, r1
 80006c4:	70bb      	strb	r3, [r7, #2]
 80006c6:	4613      	mov	r3, r2
 80006c8:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 80006ca:	2300      	movs	r3, #0
 80006cc:	60fb      	str	r3, [r7, #12]
 80006ce:	2300      	movs	r3, #0
 80006d0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* If ADC_Channel_30 or ADC_Channel_31 is selected */
  if (ADC_Channel > ADC_Channel_29)
 80006d2:	78fb      	ldrb	r3, [r7, #3]
 80006d4:	2b1d      	cmp	r3, #29
 80006d6:	d923      	bls.n	8000720 <ADC_RegularChannelConfig+0x70>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR0;
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80006dc:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR0_SMP_SET << (3 * (ADC_Channel - 30));
 80006de:	78fb      	ldrb	r3, [r7, #3]
 80006e0:	f1a3 021e 	sub.w	r2, r3, #30
 80006e4:	4613      	mov	r3, r2
 80006e6:	005b      	lsls	r3, r3, #1
 80006e8:	4413      	add	r3, r2
 80006ea:	2207      	movs	r2, #7
 80006ec:	fa02 f303 	lsl.w	r3, r2, r3
 80006f0:	60bb      	str	r3, [r7, #8]
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 80006f2:	68bb      	ldr	r3, [r7, #8]
 80006f4:	43db      	mvns	r3, r3
 80006f6:	68fa      	ldr	r2, [r7, #12]
 80006f8:	4013      	ands	r3, r2
 80006fa:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 30));
 80006fc:	7879      	ldrb	r1, [r7, #1]
 80006fe:	78fb      	ldrb	r3, [r7, #3]
 8000700:	f1a3 021e 	sub.w	r2, r3, #30
 8000704:	4613      	mov	r3, r2
 8000706:	005b      	lsls	r3, r3, #1
 8000708:	4413      	add	r3, r2
 800070a:	fa01 f303 	lsl.w	r3, r1, r3
 800070e:	60bb      	str	r3, [r7, #8]
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8000710:	68fa      	ldr	r2, [r7, #12]
 8000712:	68bb      	ldr	r3, [r7, #8]
 8000714:	4313      	orrs	r3, r2
 8000716:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SMPR0 = tmpreg1;
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	68fa      	ldr	r2, [r7, #12]
 800071c:	65da      	str	r2, [r3, #92]	; 0x5c
 800071e:	e06c      	b.n	80007fa <ADC_RegularChannelConfig+0x14a>
  }
  /* If ADC_Channel_20 ... ADC_Channel_29 is selected */
  else if (ADC_Channel > ADC_Channel_19)
 8000720:	78fb      	ldrb	r3, [r7, #3]
 8000722:	2b13      	cmp	r3, #19
 8000724:	d923      	bls.n	800076e <ADC_RegularChannelConfig+0xbe>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	68db      	ldr	r3, [r3, #12]
 800072a:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3 * (ADC_Channel - 20));
 800072c:	78fb      	ldrb	r3, [r7, #3]
 800072e:	f1a3 0214 	sub.w	r2, r3, #20
 8000732:	4613      	mov	r3, r2
 8000734:	005b      	lsls	r3, r3, #1
 8000736:	4413      	add	r3, r2
 8000738:	2207      	movs	r2, #7
 800073a:	fa02 f303 	lsl.w	r3, r2, r3
 800073e:	60bb      	str	r3, [r7, #8]
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8000740:	68bb      	ldr	r3, [r7, #8]
 8000742:	43db      	mvns	r3, r3
 8000744:	68fa      	ldr	r2, [r7, #12]
 8000746:	4013      	ands	r3, r2
 8000748:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 20));
 800074a:	7879      	ldrb	r1, [r7, #1]
 800074c:	78fb      	ldrb	r3, [r7, #3]
 800074e:	f1a3 0214 	sub.w	r2, r3, #20
 8000752:	4613      	mov	r3, r2
 8000754:	005b      	lsls	r3, r3, #1
 8000756:	4413      	add	r3, r2
 8000758:	fa01 f303 	lsl.w	r3, r1, r3
 800075c:	60bb      	str	r3, [r7, #8]
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 800075e:	68fa      	ldr	r2, [r7, #12]
 8000760:	68bb      	ldr	r3, [r7, #8]
 8000762:	4313      	orrs	r3, r2
 8000764:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	68fa      	ldr	r2, [r7, #12]
 800076a:	60da      	str	r2, [r3, #12]
 800076c:	e045      	b.n	80007fa <ADC_RegularChannelConfig+0x14a>
  }
  /* If ADC_Channel_10 ... ADC_Channel_19 is selected */
  else if (ADC_Channel > ADC_Channel_9)
 800076e:	78fb      	ldrb	r3, [r7, #3]
 8000770:	2b09      	cmp	r3, #9
 8000772:	d923      	bls.n	80007bc <ADC_RegularChannelConfig+0x10c>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	691b      	ldr	r3, [r3, #16]
 8000778:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * (ADC_Channel - 10));
 800077a:	78fb      	ldrb	r3, [r7, #3]
 800077c:	f1a3 020a 	sub.w	r2, r3, #10
 8000780:	4613      	mov	r3, r2
 8000782:	005b      	lsls	r3, r3, #1
 8000784:	4413      	add	r3, r2
 8000786:	2207      	movs	r2, #7
 8000788:	fa02 f303 	lsl.w	r3, r2, r3
 800078c:	60bb      	str	r3, [r7, #8]
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 800078e:	68bb      	ldr	r3, [r7, #8]
 8000790:	43db      	mvns	r3, r3
 8000792:	68fa      	ldr	r2, [r7, #12]
 8000794:	4013      	ands	r3, r2
 8000796:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 8000798:	7879      	ldrb	r1, [r7, #1]
 800079a:	78fb      	ldrb	r3, [r7, #3]
 800079c:	f1a3 020a 	sub.w	r2, r3, #10
 80007a0:	4613      	mov	r3, r2
 80007a2:	005b      	lsls	r3, r3, #1
 80007a4:	4413      	add	r3, r2
 80007a6:	fa01 f303 	lsl.w	r3, r1, r3
 80007aa:	60bb      	str	r3, [r7, #8]
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 80007ac:	68fa      	ldr	r2, [r7, #12]
 80007ae:	68bb      	ldr	r3, [r7, #8]
 80007b0:	4313      	orrs	r3, r2
 80007b2:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	68fa      	ldr	r2, [r7, #12]
 80007b8:	611a      	str	r2, [r3, #16]
 80007ba:	e01e      	b.n	80007fa <ADC_RegularChannelConfig+0x14a>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR3;
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	695b      	ldr	r3, [r3, #20]
 80007c0:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR3_SMP_SET << (3 * ADC_Channel);
 80007c2:	78fa      	ldrb	r2, [r7, #3]
 80007c4:	4613      	mov	r3, r2
 80007c6:	005b      	lsls	r3, r3, #1
 80007c8:	4413      	add	r3, r2
 80007ca:	2207      	movs	r2, #7
 80007cc:	fa02 f303 	lsl.w	r3, r2, r3
 80007d0:	60bb      	str	r3, [r7, #8]
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 80007d2:	68bb      	ldr	r3, [r7, #8]
 80007d4:	43db      	mvns	r3, r3
 80007d6:	68fa      	ldr	r2, [r7, #12]
 80007d8:	4013      	ands	r3, r2
 80007da:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 80007dc:	7879      	ldrb	r1, [r7, #1]
 80007de:	78fa      	ldrb	r2, [r7, #3]
 80007e0:	4613      	mov	r3, r2
 80007e2:	005b      	lsls	r3, r3, #1
 80007e4:	4413      	add	r3, r2
 80007e6:	fa01 f303 	lsl.w	r3, r1, r3
 80007ea:	60bb      	str	r3, [r7, #8]
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 80007ec:	68fa      	ldr	r2, [r7, #12]
 80007ee:	68bb      	ldr	r3, [r7, #8]
 80007f0:	4313      	orrs	r3, r2
 80007f2:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SMPR3 = tmpreg1;
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	68fa      	ldr	r2, [r7, #12]
 80007f8:	615a      	str	r2, [r3, #20]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 80007fa:	78bb      	ldrb	r3, [r7, #2]
 80007fc:	2b06      	cmp	r3, #6
 80007fe:	d821      	bhi.n	8000844 <ADC_RegularChannelConfig+0x194>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR5;
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000804:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR5_SQ_SET << (5 * (Rank - 1));
 8000806:	78bb      	ldrb	r3, [r7, #2]
 8000808:	1e5a      	subs	r2, r3, #1
 800080a:	4613      	mov	r3, r2
 800080c:	009b      	lsls	r3, r3, #2
 800080e:	4413      	add	r3, r2
 8000810:	221f      	movs	r2, #31
 8000812:	fa02 f303 	lsl.w	r3, r2, r3
 8000816:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000818:	68bb      	ldr	r3, [r7, #8]
 800081a:	43db      	mvns	r3, r3
 800081c:	68fa      	ldr	r2, [r7, #12]
 800081e:	4013      	ands	r3, r2
 8000820:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 8000822:	78f9      	ldrb	r1, [r7, #3]
 8000824:	78bb      	ldrb	r3, [r7, #2]
 8000826:	1e5a      	subs	r2, r3, #1
 8000828:	4613      	mov	r3, r2
 800082a:	009b      	lsls	r3, r3, #2
 800082c:	4413      	add	r3, r2
 800082e:	fa01 f303 	lsl.w	r3, r1, r3
 8000832:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000834:	68fa      	ldr	r2, [r7, #12]
 8000836:	68bb      	ldr	r3, [r7, #8]
 8000838:	4313      	orrs	r3, r2
 800083a:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR5 = tmpreg1;
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	68fa      	ldr	r2, [r7, #12]
 8000840:	641a      	str	r2, [r3, #64]	; 0x40
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 8000842:	e095      	b.n	8000970 <ADC_RegularChannelConfig+0x2c0>
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR5 = tmpreg1;
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
 8000844:	78bb      	ldrb	r3, [r7, #2]
 8000846:	2b0c      	cmp	r3, #12
 8000848:	d821      	bhi.n	800088e <ADC_RegularChannelConfig+0x1de>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR4;
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800084e:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR4_SQ_SET << (5 * (Rank - 7));
 8000850:	78bb      	ldrb	r3, [r7, #2]
 8000852:	1fda      	subs	r2, r3, #7
 8000854:	4613      	mov	r3, r2
 8000856:	009b      	lsls	r3, r3, #2
 8000858:	4413      	add	r3, r2
 800085a:	221f      	movs	r2, #31
 800085c:	fa02 f303 	lsl.w	r3, r2, r3
 8000860:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000862:	68bb      	ldr	r3, [r7, #8]
 8000864:	43db      	mvns	r3, r3
 8000866:	68fa      	ldr	r2, [r7, #12]
 8000868:	4013      	ands	r3, r2
 800086a:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 800086c:	78f9      	ldrb	r1, [r7, #3]
 800086e:	78bb      	ldrb	r3, [r7, #2]
 8000870:	1fda      	subs	r2, r3, #7
 8000872:	4613      	mov	r3, r2
 8000874:	009b      	lsls	r3, r3, #2
 8000876:	4413      	add	r3, r2
 8000878:	fa01 f303 	lsl.w	r3, r1, r3
 800087c:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 800087e:	68fa      	ldr	r2, [r7, #12]
 8000880:	68bb      	ldr	r3, [r7, #8]
 8000882:	4313      	orrs	r3, r2
 8000884:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR4 = tmpreg1;
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	68fa      	ldr	r2, [r7, #12]
 800088a:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 800088c:	e070      	b.n	8000970 <ADC_RegularChannelConfig+0x2c0>
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR4 = tmpreg1;
  }  
  /* For Rank 13 to 18 */
  else if (Rank < 19)
 800088e:	78bb      	ldrb	r3, [r7, #2]
 8000890:	2b12      	cmp	r3, #18
 8000892:	d823      	bhi.n	80008dc <ADC_RegularChannelConfig+0x22c>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000898:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_SET << (5 * (Rank - 13));
 800089a:	78bb      	ldrb	r3, [r7, #2]
 800089c:	f1a3 020d 	sub.w	r2, r3, #13
 80008a0:	4613      	mov	r3, r2
 80008a2:	009b      	lsls	r3, r3, #2
 80008a4:	4413      	add	r3, r2
 80008a6:	221f      	movs	r2, #31
 80008a8:	fa02 f303 	lsl.w	r3, r2, r3
 80008ac:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 80008ae:	68bb      	ldr	r3, [r7, #8]
 80008b0:	43db      	mvns	r3, r3
 80008b2:	68fa      	ldr	r2, [r7, #12]
 80008b4:	4013      	ands	r3, r2
 80008b6:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 80008b8:	78f9      	ldrb	r1, [r7, #3]
 80008ba:	78bb      	ldrb	r3, [r7, #2]
 80008bc:	f1a3 020d 	sub.w	r2, r3, #13
 80008c0:	4613      	mov	r3, r2
 80008c2:	009b      	lsls	r3, r3, #2
 80008c4:	4413      	add	r3, r2
 80008c6:	fa01 f303 	lsl.w	r3, r1, r3
 80008ca:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 80008cc:	68fa      	ldr	r2, [r7, #12]
 80008ce:	68bb      	ldr	r3, [r7, #8]
 80008d0:	4313      	orrs	r3, r2
 80008d2:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	68fa      	ldr	r2, [r7, #12]
 80008d8:	639a      	str	r2, [r3, #56]	; 0x38
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 80008da:	e049      	b.n	8000970 <ADC_RegularChannelConfig+0x2c0>
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
  }
    
  /* For Rank 19 to 24 */
  else if (Rank < 25)
 80008dc:	78bb      	ldrb	r3, [r7, #2]
 80008de:	2b18      	cmp	r3, #24
 80008e0:	d823      	bhi.n	800092a <ADC_RegularChannelConfig+0x27a>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80008e6:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_SET << (5 * (Rank - 19));
 80008e8:	78bb      	ldrb	r3, [r7, #2]
 80008ea:	f1a3 0213 	sub.w	r2, r3, #19
 80008ee:	4613      	mov	r3, r2
 80008f0:	009b      	lsls	r3, r3, #2
 80008f2:	4413      	add	r3, r2
 80008f4:	221f      	movs	r2, #31
 80008f6:	fa02 f303 	lsl.w	r3, r2, r3
 80008fa:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 80008fc:	68bb      	ldr	r3, [r7, #8]
 80008fe:	43db      	mvns	r3, r3
 8000900:	68fa      	ldr	r2, [r7, #12]
 8000902:	4013      	ands	r3, r2
 8000904:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 19));
 8000906:	78f9      	ldrb	r1, [r7, #3]
 8000908:	78bb      	ldrb	r3, [r7, #2]
 800090a:	f1a3 0213 	sub.w	r2, r3, #19
 800090e:	4613      	mov	r3, r2
 8000910:	009b      	lsls	r3, r3, #2
 8000912:	4413      	add	r3, r2
 8000914:	fa01 f303 	lsl.w	r3, r1, r3
 8000918:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 800091a:	68fa      	ldr	r2, [r7, #12]
 800091c:	68bb      	ldr	r3, [r7, #8]
 800091e:	4313      	orrs	r3, r2
 8000920:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR2 = tmpreg1;
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	68fa      	ldr	r2, [r7, #12]
 8000926:	635a      	str	r2, [r3, #52]	; 0x34
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 8000928:	e022      	b.n	8000970 <ADC_RegularChannelConfig+0x2c0>
  
  /* For Rank 25 to 28 */
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800092e:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_SET << (5 * (Rank - 25));
 8000930:	78bb      	ldrb	r3, [r7, #2]
 8000932:	f1a3 0219 	sub.w	r2, r3, #25
 8000936:	4613      	mov	r3, r2
 8000938:	009b      	lsls	r3, r3, #2
 800093a:	4413      	add	r3, r2
 800093c:	221f      	movs	r2, #31
 800093e:	fa02 f303 	lsl.w	r3, r2, r3
 8000942:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000944:	68bb      	ldr	r3, [r7, #8]
 8000946:	43db      	mvns	r3, r3
 8000948:	68fa      	ldr	r2, [r7, #12]
 800094a:	4013      	ands	r3, r2
 800094c:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 25));
 800094e:	78f9      	ldrb	r1, [r7, #3]
 8000950:	78bb      	ldrb	r3, [r7, #2]
 8000952:	f1a3 0219 	sub.w	r2, r3, #25
 8000956:	4613      	mov	r3, r2
 8000958:	009b      	lsls	r3, r3, #2
 800095a:	4413      	add	r3, r2
 800095c:	fa01 f303 	lsl.w	r3, r1, r3
 8000960:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000962:	68fa      	ldr	r2, [r7, #12]
 8000964:	68bb      	ldr	r3, [r7, #8]
 8000966:	4313      	orrs	r3, r2
 8000968:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	68fa      	ldr	r2, [r7, #12]
 800096e:	631a      	str	r2, [r3, #48]	; 0x30
  }
}
 8000970:	bf00      	nop
 8000972:	3714      	adds	r7, #20
 8000974:	46bd      	mov	sp, r7
 8000976:	bc80      	pop	{r7}
 8000978:	4770      	bx	lr
 800097a:	bf00      	nop

0800097c <ADC_SoftwareStartConv>:
  * @brief  Enables the selected ADC software start conversion of the regular channels.
  * @param  ADCx: where x can be 1 to select the ADC1 peripheral.
  * @retval None
  */
void ADC_SoftwareStartConv(ADC_TypeDef* ADCx)
{
 800097c:	b480      	push	{r7}
 800097e:	b083      	sub	sp, #12
 8000980:	af00      	add	r7, sp, #0
 8000982:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Enable the selected ADC conversion for regular group */
  ADCx->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	689b      	ldr	r3, [r3, #8]
 8000988:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	609a      	str	r2, [r3, #8]
}
 8000990:	bf00      	nop
 8000992:	370c      	adds	r7, #12
 8000994:	46bd      	mov	sp, r7
 8000996:	bc80      	pop	{r7}
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop

0800099c <ADC_ITConfig>:
  * @param  NewState: new state of the specified ADC interrupts.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_ITConfig(ADC_TypeDef* ADCx, uint16_t ADC_IT, FunctionalState NewState)  
{
 800099c:	b480      	push	{r7}
 800099e:	b085      	sub	sp, #20
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]
 80009a4:	460b      	mov	r3, r1
 80009a6:	807b      	strh	r3, [r7, #2]
 80009a8:	4613      	mov	r3, r2
 80009aa:	707b      	strb	r3, [r7, #1]
  uint32_t itmask = 0;
 80009ac:	2300      	movs	r3, #0
 80009ae:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_ADC_IT(ADC_IT)); 

  /* Get the ADC IT index */
  itmask = (uint8_t)ADC_IT;
 80009b0:	887b      	ldrh	r3, [r7, #2]
 80009b2:	b2db      	uxtb	r3, r3
 80009b4:	60fb      	str	r3, [r7, #12]
  itmask = (uint32_t)0x01 << itmask;    
 80009b6:	2201      	movs	r2, #1
 80009b8:	68fb      	ldr	r3, [r7, #12]
 80009ba:	fa02 f303 	lsl.w	r3, r2, r3
 80009be:	60fb      	str	r3, [r7, #12]

  if (NewState != DISABLE)
 80009c0:	787b      	ldrb	r3, [r7, #1]
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d006      	beq.n	80009d4 <ADC_ITConfig+0x38>
  {
    /* Enable the selected ADC interrupts */
    ADCx->CR1 |= itmask;
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	685a      	ldr	r2, [r3, #4]
 80009ca:	68fb      	ldr	r3, [r7, #12]
 80009cc:	431a      	orrs	r2, r3
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	605a      	str	r2, [r3, #4]
  else
  {
    /* Disable the selected ADC interrupts */
    ADCx->CR1 &= (~(uint32_t)itmask);
  }
}
 80009d2:	e006      	b.n	80009e2 <ADC_ITConfig+0x46>
    ADCx->CR1 |= itmask;
  }
  else
  {
    /* Disable the selected ADC interrupts */
    ADCx->CR1 &= (~(uint32_t)itmask);
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	685a      	ldr	r2, [r3, #4]
 80009d8:	68fb      	ldr	r3, [r7, #12]
 80009da:	43db      	mvns	r3, r3
 80009dc:	401a      	ands	r2, r3
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	605a      	str	r2, [r3, #4]
  }
}
 80009e2:	bf00      	nop
 80009e4:	3714      	adds	r7, #20
 80009e6:	46bd      	mov	sp, r7
 80009e8:	bc80      	pop	{r7}
 80009ea:	4770      	bx	lr

080009ec <ADC_GetFlagStatus>:
  *     @arg ADC_FLAG_RCNR: Regular channel not ready
  *     @arg ADC_FLAG_JCNR: Injected channel not ready
  * @retval The new state of ADC_FLAG (SET or RESET).
  */
FlagStatus ADC_GetFlagStatus(ADC_TypeDef* ADCx, uint16_t ADC_FLAG)
{
 80009ec:	b480      	push	{r7}
 80009ee:	b085      	sub	sp, #20
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	6078      	str	r0, [r7, #4]
 80009f4:	460b      	mov	r3, r1
 80009f6:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 80009f8:	2300      	movs	r3, #0
 80009fa:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));

  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (uint8_t)RESET)
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	681a      	ldr	r2, [r3, #0]
 8000a00:	887b      	ldrh	r3, [r7, #2]
 8000a02:	4013      	ands	r3, r2
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d002      	beq.n	8000a0e <ADC_GetFlagStatus+0x22>
  {
    /* ADC_FLAG is set */
    bitstatus = SET;
 8000a08:	2301      	movs	r3, #1
 8000a0a:	73fb      	strb	r3, [r7, #15]
 8000a0c:	e001      	b.n	8000a12 <ADC_GetFlagStatus+0x26>
  }
  else
  {
    /* ADC_FLAG is reset */
    bitstatus = RESET;
 8000a0e:	2300      	movs	r3, #0
 8000a10:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the ADC_FLAG status */
  return  bitstatus;
 8000a12:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a14:	4618      	mov	r0, r3
 8000a16:	3714      	adds	r7, #20
 8000a18:	46bd      	mov	sp, r7
 8000a1a:	bc80      	pop	{r7}
 8000a1c:	4770      	bx	lr
 8000a1e:	bf00      	nop

08000a20 <GPIO_Init>:
  *         peripheral.

  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000a20:	b480      	push	{r7}
 8000a22:	b087      	sub	sp, #28
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	6078      	str	r0, [r7, #4]
 8000a28:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	617b      	str	r3, [r7, #20]
 8000a2e:	2300      	movs	r3, #0
 8000a30:	613b      	str	r3, [r7, #16]
 8000a32:	2300      	movs	r3, #0
 8000a34:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000a36:	2300      	movs	r3, #0
 8000a38:	617b      	str	r3, [r7, #20]
 8000a3a:	e07e      	b.n	8000b3a <GPIO_Init+0x11a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000a3c:	2201      	movs	r2, #1
 8000a3e:	697b      	ldr	r3, [r7, #20]
 8000a40:	fa02 f303 	lsl.w	r3, r2, r3
 8000a44:	613b      	str	r3, [r7, #16]

    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000a46:	683b      	ldr	r3, [r7, #0]
 8000a48:	681a      	ldr	r2, [r3, #0]
 8000a4a:	693b      	ldr	r3, [r7, #16]
 8000a4c:	4013      	ands	r3, r2
 8000a4e:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8000a50:	68fa      	ldr	r2, [r7, #12]
 8000a52:	693b      	ldr	r3, [r7, #16]
 8000a54:	429a      	cmp	r2, r3
 8000a56:	d16d      	bne.n	8000b34 <GPIO_Init+0x114>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	681a      	ldr	r2, [r3, #0]
 8000a5c:	697b      	ldr	r3, [r7, #20]
 8000a5e:	005b      	lsls	r3, r3, #1
 8000a60:	2103      	movs	r1, #3
 8000a62:	fa01 f303 	lsl.w	r3, r1, r3
 8000a66:	43db      	mvns	r3, r3
 8000a68:	401a      	ands	r2, r3
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	601a      	str	r2, [r3, #0]

      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	681a      	ldr	r2, [r3, #0]
 8000a72:	683b      	ldr	r3, [r7, #0]
 8000a74:	791b      	ldrb	r3, [r3, #4]
 8000a76:	4619      	mov	r1, r3
 8000a78:	697b      	ldr	r3, [r7, #20]
 8000a7a:	005b      	lsls	r3, r3, #1
 8000a7c:	fa01 f303 	lsl.w	r3, r1, r3
 8000a80:	431a      	orrs	r2, r3
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000a86:	683b      	ldr	r3, [r7, #0]
 8000a88:	791b      	ldrb	r3, [r3, #4]
 8000a8a:	2b01      	cmp	r3, #1
 8000a8c:	d003      	beq.n	8000a96 <GPIO_Init+0x76>
 8000a8e:	683b      	ldr	r3, [r7, #0]
 8000a90:	791b      	ldrb	r3, [r3, #4]
 8000a92:	2b02      	cmp	r3, #2
 8000a94:	d136      	bne.n	8000b04 <GPIO_Init+0xe4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	689a      	ldr	r2, [r3, #8]
 8000a9a:	697b      	ldr	r3, [r7, #20]
 8000a9c:	005b      	lsls	r3, r3, #1
 8000a9e:	2103      	movs	r1, #3
 8000aa0:	fa01 f303 	lsl.w	r3, r1, r3
 8000aa4:	43db      	mvns	r3, r3
 8000aa6:	401a      	ands	r2, r3
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	689a      	ldr	r2, [r3, #8]
 8000ab0:	683b      	ldr	r3, [r7, #0]
 8000ab2:	795b      	ldrb	r3, [r3, #5]
 8000ab4:	4619      	mov	r1, r3
 8000ab6:	697b      	ldr	r3, [r7, #20]
 8000ab8:	005b      	lsls	r3, r3, #1
 8000aba:	fa01 f303 	lsl.w	r3, r1, r3
 8000abe:	431a      	orrs	r2, r3
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	609a      	str	r2, [r3, #8]

        /*Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration */
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	889b      	ldrh	r3, [r3, #4]
 8000ac8:	b29a      	uxth	r2, r3
 8000aca:	697b      	ldr	r3, [r7, #20]
 8000acc:	b29b      	uxth	r3, r3
 8000ace:	2101      	movs	r1, #1
 8000ad0:	fa01 f303 	lsl.w	r3, r1, r3
 8000ad4:	b29b      	uxth	r3, r3
 8000ad6:	43db      	mvns	r3, r3
 8000ad8:	b29b      	uxth	r3, r3
 8000ada:	4013      	ands	r3, r2
 8000adc:	b29a      	uxth	r2, r3
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	809a      	strh	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	889b      	ldrh	r3, [r3, #4]
 8000ae6:	b29b      	uxth	r3, r3
 8000ae8:	b21a      	sxth	r2, r3
 8000aea:	683b      	ldr	r3, [r7, #0]
 8000aec:	799b      	ldrb	r3, [r3, #6]
 8000aee:	4619      	mov	r1, r3
 8000af0:	697b      	ldr	r3, [r7, #20]
 8000af2:	b29b      	uxth	r3, r3
 8000af4:	fa01 f303 	lsl.w	r3, r1, r3
 8000af8:	b21b      	sxth	r3, r3
 8000afa:	4313      	orrs	r3, r2
 8000afc:	b21b      	sxth	r3, r3
 8000afe:	b29a      	uxth	r2, r3
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	809a      	strh	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	68da      	ldr	r2, [r3, #12]
 8000b08:	697b      	ldr	r3, [r7, #20]
 8000b0a:	b29b      	uxth	r3, r3
 8000b0c:	005b      	lsls	r3, r3, #1
 8000b0e:	2103      	movs	r1, #3
 8000b10:	fa01 f303 	lsl.w	r3, r1, r3
 8000b14:	43db      	mvns	r3, r3
 8000b16:	401a      	ands	r2, r3
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	68da      	ldr	r2, [r3, #12]
 8000b20:	683b      	ldr	r3, [r7, #0]
 8000b22:	79db      	ldrb	r3, [r3, #7]
 8000b24:	4619      	mov	r1, r3
 8000b26:	697b      	ldr	r3, [r7, #20]
 8000b28:	005b      	lsls	r3, r3, #1
 8000b2a:	fa01 f303 	lsl.w	r3, r1, r3
 8000b2e:	431a      	orrs	r2, r3
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	60da      	str	r2, [r3, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000b34:	697b      	ldr	r3, [r7, #20]
 8000b36:	3301      	adds	r3, #1
 8000b38:	617b      	str	r3, [r7, #20]
 8000b3a:	697b      	ldr	r3, [r7, #20]
 8000b3c:	2b0f      	cmp	r3, #15
 8000b3e:	f67f af7d 	bls.w	8000a3c <GPIO_Init+0x1c>
      /* Pull-up Pull down resistor configuration */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 8000b42:	bf00      	nop
 8000b44:	371c      	adds	r7, #28
 8000b46:	46bd      	mov	sp, r7
 8000b48:	bc80      	pop	{r7}
 8000b4a:	4770      	bx	lr

08000b4c <GPIO_PinAFConfig>:
  *        alternate function I/O pins.  
  * @note EVENTOUT is not mapped on PH0, PH1 and PH2.  
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8000b4c:	b480      	push	{r7}
 8000b4e:	b085      	sub	sp, #20
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	6078      	str	r0, [r7, #4]
 8000b54:	460b      	mov	r3, r1
 8000b56:	807b      	strh	r3, [r7, #2]
 8000b58:	4613      	mov	r3, r2
 8000b5a:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 8000b60:	2300      	movs	r3, #0
 8000b62:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000b64:	787a      	ldrb	r2, [r7, #1]
 8000b66:	887b      	ldrh	r3, [r7, #2]
 8000b68:	f003 0307 	and.w	r3, r3, #7
 8000b6c:	009b      	lsls	r3, r3, #2
 8000b6e:	fa02 f303 	lsl.w	r3, r2, r3
 8000b72:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000b74:	887b      	ldrh	r3, [r7, #2]
 8000b76:	08db      	lsrs	r3, r3, #3
 8000b78:	b29b      	uxth	r3, r3
 8000b7a:	4618      	mov	r0, r3
 8000b7c:	887b      	ldrh	r3, [r7, #2]
 8000b7e:	08db      	lsrs	r3, r3, #3
 8000b80:	b29b      	uxth	r3, r3
 8000b82:	461a      	mov	r2, r3
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	3208      	adds	r2, #8
 8000b88:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000b8c:	887b      	ldrh	r3, [r7, #2]
 8000b8e:	f003 0307 	and.w	r3, r3, #7
 8000b92:	009b      	lsls	r3, r3, #2
 8000b94:	210f      	movs	r1, #15
 8000b96:	fa01 f303 	lsl.w	r3, r1, r3
 8000b9a:	43db      	mvns	r3, r3
 8000b9c:	ea02 0103 	and.w	r1, r2, r3
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	f100 0208 	add.w	r2, r0, #8
 8000ba6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8000baa:	887b      	ldrh	r3, [r7, #2]
 8000bac:	08db      	lsrs	r3, r3, #3
 8000bae:	b29b      	uxth	r3, r3
 8000bb0:	461a      	mov	r2, r3
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	3208      	adds	r2, #8
 8000bb6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000bba:	68fb      	ldr	r3, [r7, #12]
 8000bbc:	4313      	orrs	r3, r2
 8000bbe:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8000bc0:	887b      	ldrh	r3, [r7, #2]
 8000bc2:	08db      	lsrs	r3, r3, #3
 8000bc4:	b29b      	uxth	r3, r3
 8000bc6:	461a      	mov	r2, r3
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	3208      	adds	r2, #8
 8000bcc:	68b9      	ldr	r1, [r7, #8]
 8000bce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8000bd2:	bf00      	nop
 8000bd4:	3714      	adds	r7, #20
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	bc80      	pop	{r7}
 8000bda:	4770      	bx	lr

08000bdc <RCC_HSICmd>:
  * @note   When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator
  *         clock cycles.  
  * @retval None
  */
void RCC_HSICmd(FunctionalState NewState)
{
 8000bdc:	b480      	push	{r7}
 8000bde:	b083      	sub	sp, #12
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	4603      	mov	r3, r0
 8000be4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 8000be6:	4a04      	ldr	r2, [pc, #16]	; (8000bf8 <RCC_HSICmd+0x1c>)
 8000be8:	79fb      	ldrb	r3, [r7, #7]
 8000bea:	6013      	str	r3, [r2, #0]
}
 8000bec:	bf00      	nop
 8000bee:	370c      	adds	r7, #12
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	bc80      	pop	{r7}
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop
 8000bf8:	42470000 	.word	0x42470000

08000bfc <RCC_AHBPeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	b083      	sub	sp, #12
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]
 8000c04:	460b      	mov	r3, r1
 8000c06:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000c08:	78fb      	ldrb	r3, [r7, #3]
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d006      	beq.n	8000c1c <RCC_AHBPeriphClockCmd+0x20>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 8000c0e:	4909      	ldr	r1, [pc, #36]	; (8000c34 <RCC_AHBPeriphClockCmd+0x38>)
 8000c10:	4b08      	ldr	r3, [pc, #32]	; (8000c34 <RCC_AHBPeriphClockCmd+0x38>)
 8000c12:	69da      	ldr	r2, [r3, #28]
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	4313      	orrs	r3, r2
 8000c18:	61cb      	str	r3, [r1, #28]
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
  }
}
 8000c1a:	e006      	b.n	8000c2a <RCC_AHBPeriphClockCmd+0x2e>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
 8000c1c:	4905      	ldr	r1, [pc, #20]	; (8000c34 <RCC_AHBPeriphClockCmd+0x38>)
 8000c1e:	4b05      	ldr	r3, [pc, #20]	; (8000c34 <RCC_AHBPeriphClockCmd+0x38>)
 8000c20:	69da      	ldr	r2, [r3, #28]
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	43db      	mvns	r3, r3
 8000c26:	4013      	ands	r3, r2
 8000c28:	61cb      	str	r3, [r1, #28]
  }
}
 8000c2a:	bf00      	nop
 8000c2c:	370c      	adds	r7, #12
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bc80      	pop	{r7}
 8000c32:	4770      	bx	lr
 8000c34:	40023800 	.word	0x40023800

08000c38 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000c38:	b480      	push	{r7}
 8000c3a:	b083      	sub	sp, #12
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	6078      	str	r0, [r7, #4]
 8000c40:	460b      	mov	r3, r1
 8000c42:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000c44:	78fb      	ldrb	r3, [r7, #3]
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d006      	beq.n	8000c58 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8000c4a:	4909      	ldr	r1, [pc, #36]	; (8000c70 <RCC_APB2PeriphClockCmd+0x38>)
 8000c4c:	4b08      	ldr	r3, [pc, #32]	; (8000c70 <RCC_APB2PeriphClockCmd+0x38>)
 8000c4e:	6a1a      	ldr	r2, [r3, #32]
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	4313      	orrs	r3, r2
 8000c54:	620b      	str	r3, [r1, #32]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8000c56:	e006      	b.n	8000c66 <RCC_APB2PeriphClockCmd+0x2e>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8000c58:	4905      	ldr	r1, [pc, #20]	; (8000c70 <RCC_APB2PeriphClockCmd+0x38>)
 8000c5a:	4b05      	ldr	r3, [pc, #20]	; (8000c70 <RCC_APB2PeriphClockCmd+0x38>)
 8000c5c:	6a1a      	ldr	r2, [r3, #32]
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	43db      	mvns	r3, r3
 8000c62:	4013      	ands	r3, r2
 8000c64:	620b      	str	r3, [r1, #32]
  }
}
 8000c66:	bf00      	nop
 8000c68:	370c      	adds	r7, #12
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	bc80      	pop	{r7}
 8000c6e:	4770      	bx	lr
 8000c70:	40023800 	.word	0x40023800

08000c74 <RCC_GetFlagStatus>:
  *     @arg RCC_FLAG_WWDGRST: Window Watchdog reset
  *     @arg RCC_FLAG_LPWRRST: Low Power reset
  * @retval The new state of RCC_FLAG (SET or RESET).
  */
FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
{
 8000c74:	b480      	push	{r7}
 8000c76:	b087      	sub	sp, #28
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	4603      	mov	r3, r0
 8000c7c:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0;
 8000c7e:	2300      	movs	r3, #0
 8000c80:	60fb      	str	r3, [r7, #12]
  uint32_t statusreg = 0;
 8000c82:	2300      	movs	r3, #0
 8000c84:	617b      	str	r3, [r7, #20]
  FlagStatus bitstatus = RESET;
 8000c86:	2300      	movs	r3, #0
 8000c88:	74fb      	strb	r3, [r7, #19]

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 8000c8a:	79fb      	ldrb	r3, [r7, #7]
 8000c8c:	095b      	lsrs	r3, r3, #5
 8000c8e:	b2db      	uxtb	r3, r3
 8000c90:	60fb      	str	r3, [r7, #12]

  if (tmp == 1)               /* The flag to check is in CR register */
 8000c92:	68fb      	ldr	r3, [r7, #12]
 8000c94:	2b01      	cmp	r3, #1
 8000c96:	d103      	bne.n	8000ca0 <RCC_GetFlagStatus+0x2c>
  {
    statusreg = RCC->CR;
 8000c98:	4b0e      	ldr	r3, [pc, #56]	; (8000cd4 <RCC_GetFlagStatus+0x60>)
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	617b      	str	r3, [r7, #20]
 8000c9e:	e002      	b.n	8000ca6 <RCC_GetFlagStatus+0x32>
  }
  else          /* The flag to check is in CSR register (tmp == 2) */
  {
    statusreg = RCC->CSR;
 8000ca0:	4b0c      	ldr	r3, [pc, #48]	; (8000cd4 <RCC_GetFlagStatus+0x60>)
 8000ca2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000ca4:	617b      	str	r3, [r7, #20]
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_MASK;
 8000ca6:	79fb      	ldrb	r3, [r7, #7]
 8000ca8:	f003 031f 	and.w	r3, r3, #31
 8000cac:	60fb      	str	r3, [r7, #12]

  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 8000cae:	697a      	ldr	r2, [r7, #20]
 8000cb0:	68fb      	ldr	r3, [r7, #12]
 8000cb2:	fa22 f303 	lsr.w	r3, r2, r3
 8000cb6:	f003 0301 	and.w	r3, r3, #1
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d002      	beq.n	8000cc4 <RCC_GetFlagStatus+0x50>
  {
    bitstatus = SET;
 8000cbe:	2301      	movs	r3, #1
 8000cc0:	74fb      	strb	r3, [r7, #19]
 8000cc2:	e001      	b.n	8000cc8 <RCC_GetFlagStatus+0x54>
  }
  else
  {
    bitstatus = RESET;
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	74fb      	strb	r3, [r7, #19]
  }
  /* Return the flag status */
  return bitstatus;
 8000cc8:	7cfb      	ldrb	r3, [r7, #19]
}
 8000cca:	4618      	mov	r0, r3
 8000ccc:	371c      	adds	r7, #28
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	bc80      	pop	{r7}
 8000cd2:	4770      	bx	lr
 8000cd4:	40023800 	.word	0x40023800

08000cd8 <SPI_Init>:
  * @param  SPI_InitStruct: pointer to a SPI_InitTypeDef structure that
  *         contains the configuration information for the specified SPI peripheral.
  * @retval None
  */
void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
{
 8000cd8:	b480      	push	{r7}
 8000cda:	b085      	sub	sp, #20
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	6078      	str	r0, [r7, #4]
 8000ce0:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	881b      	ldrh	r3, [r3, #0]
 8000cea:	81fb      	strh	r3, [r7, #14]
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_MASK;
 8000cec:	89fb      	ldrh	r3, [r7, #14]
 8000cee:	f403 5341 	and.w	r3, r3, #12352	; 0x3040
 8000cf2:	81fb      	strh	r3, [r7, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000cf4:	683b      	ldr	r3, [r7, #0]
 8000cf6:	881a      	ldrh	r2, [r3, #0]
 8000cf8:	683b      	ldr	r3, [r7, #0]
 8000cfa:	885b      	ldrh	r3, [r3, #2]
 8000cfc:	4313      	orrs	r3, r2
 8000cfe:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 8000d00:	683b      	ldr	r3, [r7, #0]
 8000d02:	889b      	ldrh	r3, [r3, #4]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000d04:	4313      	orrs	r3, r2
 8000d06:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 8000d08:	683b      	ldr	r3, [r7, #0]
 8000d0a:	88db      	ldrh	r3, [r3, #6]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000d0c:	4313      	orrs	r3, r2
 8000d0e:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8000d10:	683b      	ldr	r3, [r7, #0]
 8000d12:	891b      	ldrh	r3, [r3, #8]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000d14:	4313      	orrs	r3, r2
 8000d16:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8000d18:	683b      	ldr	r3, [r7, #0]
 8000d1a:	895b      	ldrh	r3, [r3, #10]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000d1c:	4313      	orrs	r3, r2
 8000d1e:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8000d20:	683b      	ldr	r3, [r7, #0]
 8000d22:	899b      	ldrh	r3, [r3, #12]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000d24:	4313      	orrs	r3, r2
 8000d26:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8000d28:	683b      	ldr	r3, [r7, #0]
 8000d2a:	89db      	ldrh	r3, [r3, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000d2c:	4313      	orrs	r3, r2
 8000d2e:	b29a      	uxth	r2, r3
 8000d30:	89fb      	ldrh	r3, [r7, #14]
 8000d32:	4313      	orrs	r3, r2
 8000d34:	81fb      	strh	r3, [r7, #14]
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	89fa      	ldrh	r2, [r7, #14]
 8000d3a:	801a      	strh	r2, [r3, #0]

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= (uint16_t)~((uint16_t)SPI_I2SCFGR_I2SMOD);
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	8b9b      	ldrh	r3, [r3, #28]
 8000d40:	b29b      	uxth	r3, r3
 8000d42:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000d46:	b29a      	uxth	r2, r3
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	839a      	strh	r2, [r3, #28]
/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 8000d4c:	683b      	ldr	r3, [r7, #0]
 8000d4e:	8a1a      	ldrh	r2, [r3, #16]
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	821a      	strh	r2, [r3, #16]
}
 8000d54:	bf00      	nop
 8000d56:	3714      	adds	r7, #20
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	bc80      	pop	{r7}
 8000d5c:	4770      	bx	lr
 8000d5e:	bf00      	nop

08000d60 <SPI_Cmd>:
  * @param  NewState: new state of the SPIx peripheral. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
 8000d60:	b480      	push	{r7}
 8000d62:	b083      	sub	sp, #12
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]
 8000d68:	460b      	mov	r3, r1
 8000d6a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000d6c:	78fb      	ldrb	r3, [r7, #3]
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d008      	beq.n	8000d84 <SPI_Cmd+0x24>
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= SPI_CR1_SPE;
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	881b      	ldrh	r3, [r3, #0]
 8000d76:	b29b      	uxth	r3, r3
 8000d78:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000d7c:	b29a      	uxth	r2, r3
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
  }
}
 8000d82:	e007      	b.n	8000d94 <SPI_Cmd+0x34>
    SPIx->CR1 |= SPI_CR1_SPE;
  }
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	881b      	ldrh	r3, [r3, #0]
 8000d88:	b29b      	uxth	r3, r3
 8000d8a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000d8e:	b29a      	uxth	r2, r3
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	801a      	strh	r2, [r3, #0]
  }
}
 8000d94:	bf00      	nop
 8000d96:	370c      	adds	r7, #12
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	bc80      	pop	{r7}
 8000d9c:	4770      	bx	lr
 8000d9e:	bf00      	nop

08000da0 <SPI_I2S_GetFlagStatus>:
  *     @arg I2S_FLAG_UDR: Underrun Error flag.
  *     @arg I2S_FLAG_CHSIDE: Channel Side flag.
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 8000da0:	b480      	push	{r7}
 8000da2:	b085      	sub	sp, #20
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	6078      	str	r0, [r7, #4]
 8000da8:	460b      	mov	r3, r1
 8000daa:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8000dac:	2300      	movs	r3, #0
 8000dae:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	891b      	ldrh	r3, [r3, #8]
 8000db4:	b29a      	uxth	r2, r3
 8000db6:	887b      	ldrh	r3, [r7, #2]
 8000db8:	4013      	ands	r3, r2
 8000dba:	b29b      	uxth	r3, r3
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d002      	beq.n	8000dc6 <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 8000dc0:	2301      	movs	r3, #1
 8000dc2:	73fb      	strb	r3, [r7, #15]
 8000dc4:	e001      	b.n	8000dca <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 8000dca:	7bfb      	ldrb	r3, [r7, #15]
}
 8000dcc:	4618      	mov	r0, r3
 8000dce:	3714      	adds	r7, #20
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	bc80      	pop	{r7}
 8000dd4:	4770      	bx	lr
 8000dd6:	bf00      	nop

08000dd8 <TIM_GetITStatus>:
  * @note TIM10 and TIM11 can have only update interrupt or TIM_FLAG_CC1
  *     interrupt      
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8000dd8:	b480      	push	{r7}
 8000dda:	b085      	sub	sp, #20
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]
 8000de0:	460b      	mov	r3, r1
 8000de2:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 8000de4:	2300      	movs	r3, #0
 8000de6:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
 8000de8:	2300      	movs	r3, #0
 8000dea:	81bb      	strh	r3, [r7, #12]
 8000dec:	2300      	movs	r3, #0
 8000dee:	817b      	strh	r3, [r7, #10]
  
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	8a1b      	ldrh	r3, [r3, #16]
 8000df4:	b29a      	uxth	r2, r3
 8000df6:	887b      	ldrh	r3, [r7, #2]
 8000df8:	4013      	ands	r3, r2
 8000dfa:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	899b      	ldrh	r3, [r3, #12]
 8000e00:	b29a      	uxth	r2, r3
 8000e02:	887b      	ldrh	r3, [r7, #2]
 8000e04:	4013      	ands	r3, r2
 8000e06:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 8000e08:	89bb      	ldrh	r3, [r7, #12]
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d005      	beq.n	8000e1a <TIM_GetITStatus+0x42>
 8000e0e:	897b      	ldrh	r3, [r7, #10]
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d002      	beq.n	8000e1a <TIM_GetITStatus+0x42>
  {
    bitstatus = SET;
 8000e14:	2301      	movs	r3, #1
 8000e16:	73fb      	strb	r3, [r7, #15]
 8000e18:	e001      	b.n	8000e1e <TIM_GetITStatus+0x46>
  }
  else
  {
    bitstatus = RESET;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000e1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e20:	4618      	mov	r0, r3
 8000e22:	3714      	adds	r7, #20
 8000e24:	46bd      	mov	sp, r7
 8000e26:	bc80      	pop	{r7}
 8000e28:	4770      	bx	lr
 8000e2a:	bf00      	nop

08000e2c <TIM_ClearITPendingBit>:
  * @note TIM10 and TIM11 can have only update interrupt or TIM_IT_CC1
  *     interrupt        
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	b083      	sub	sp, #12
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
 8000e34:	460b      	mov	r3, r1
 8000e36:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
   
  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8000e38:	887b      	ldrh	r3, [r7, #2]
 8000e3a:	43db      	mvns	r3, r3
 8000e3c:	b29a      	uxth	r2, r3
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	821a      	strh	r2, [r3, #16]
}
 8000e42:	bf00      	nop
 8000e44:	370c      	adds	r7, #12
 8000e46:	46bd      	mov	sp, r7
 8000e48:	bc80      	pop	{r7}
 8000e4a:	4770      	bx	lr

08000e4c <TIM7_IRQHandler>:
static uint16_t backlitModulo = 0;
static uint16_t shimmerModulo = 0;
static uint16_t shimmerDutyCycle = SHIMMER_DUTY_CYCLE;

void TIM7_IRQHandler(void)
{
 8000e4c:	b598      	push	{r3, r4, r7, lr}
 8000e4e:	af00      	add	r7, sp, #0
	if (TIM_GetITStatus(TIM7, TIM_IT_Update) == SET)
 8000e50:	2101      	movs	r1, #1
 8000e52:	4817      	ldr	r0, [pc, #92]	; (8000eb0 <TIM7_IRQHandler+0x64>)
 8000e54:	f7ff ffc0 	bl	8000dd8 <TIM_GetITStatus>
 8000e58:	4603      	mov	r3, r0
 8000e5a:	2b01      	cmp	r3, #1
 8000e5c:	d126      	bne.n	8000eac <TIM7_IRQHandler+0x60>
	{
		backlitTimer++;
 8000e5e:	4b15      	ldr	r3, [pc, #84]	; (8000eb4 <TIM7_IRQHandler+0x68>)
 8000e60:	cb18      	ldmia	r3, {r3, r4}
 8000e62:	3301      	adds	r3, #1
 8000e64:	f144 0400 	adc.w	r4, r4, #0
 8000e68:	4a12      	ldr	r2, [pc, #72]	; (8000eb4 <TIM7_IRQHandler+0x68>)
 8000e6a:	e882 0018 	stmia.w	r2, {r3, r4}

		shimmerModulo = backlitTimer % SHIMMER_PERIOD;
 8000e6e:	4b11      	ldr	r3, [pc, #68]	; (8000eb4 <TIM7_IRQHandler+0x68>)
 8000e70:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000e74:	f242 7210 	movw	r2, #10000	; 0x2710
 8000e78:	f04f 0300 	mov.w	r3, #0
 8000e7c:	f7ff f986 	bl	800018c <__aeabi_uldivmod>
 8000e80:	461c      	mov	r4, r3
 8000e82:	4613      	mov	r3, r2
 8000e84:	b29a      	uxth	r2, r3
 8000e86:	4b0c      	ldr	r3, [pc, #48]	; (8000eb8 <TIM7_IRQHandler+0x6c>)
 8000e88:	801a      	strh	r2, [r3, #0]

		if(shimmerDutyCycle < shimmerModulo)
 8000e8a:	4b0c      	ldr	r3, [pc, #48]	; (8000ebc <TIM7_IRQHandler+0x70>)
 8000e8c:	881a      	ldrh	r2, [r3, #0]
 8000e8e:	4b0a      	ldr	r3, [pc, #40]	; (8000eb8 <TIM7_IRQHandler+0x6c>)
 8000e90:	881b      	ldrh	r3, [r3, #0]
 8000e92:	429a      	cmp	r2, r3
 8000e94:	d203      	bcs.n	8000e9e <TIM7_IRQHandler+0x52>
		{
			gShimmerFlag = 0;
 8000e96:	4b0a      	ldr	r3, [pc, #40]	; (8000ec0 <TIM7_IRQHandler+0x74>)
 8000e98:	2200      	movs	r2, #0
 8000e9a:	701a      	strb	r2, [r3, #0]
 8000e9c:	e002      	b.n	8000ea4 <TIM7_IRQHandler+0x58>
		}
		else
		{
			gShimmerFlag = 1;
 8000e9e:	4b08      	ldr	r3, [pc, #32]	; (8000ec0 <TIM7_IRQHandler+0x74>)
 8000ea0:	2201      	movs	r2, #1
 8000ea2:	701a      	strb	r2, [r3, #0]
				GPIOB->BSRRH = GPIO_Pin_0;
				GPIOA->BSRRH = GPIO_Pin_7;
			}
		}*/

		TIM_ClearITPendingBit(TIM7, TIM_IT_Update);
 8000ea4:	2101      	movs	r1, #1
 8000ea6:	4802      	ldr	r0, [pc, #8]	; (8000eb0 <TIM7_IRQHandler+0x64>)
 8000ea8:	f7ff ffc0 	bl	8000e2c <TIM_ClearITPendingBit>
	}
}
 8000eac:	bf00      	nop
 8000eae:	bd98      	pop	{r3, r4, r7, pc}
 8000eb0:	40001400 	.word	0x40001400
 8000eb4:	20000028 	.word	0x20000028
 8000eb8:	20000030 	.word	0x20000030
 8000ebc:	20000000 	.word	0x20000000
 8000ec0:	20000024 	.word	0x20000024

08000ec4 <initSPI2>:
#include "mcu.h"

//TODO rework to STM32L mcu's

void initSPI2(void)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b088      	sub	sp, #32
 8000ec8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;

	RCC_APB2PeriphClockCmd(RCC_APB2Periph_SPI1, ENABLE);
 8000eca:	2101      	movs	r1, #1
 8000ecc:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8000ed0:	f7ff feb2 	bl	8000c38 <RCC_APB2PeriphClockCmd>
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOB, ENABLE);
 8000ed4:	2101      	movs	r1, #1
 8000ed6:	2002      	movs	r0, #2
 8000ed8:	f7ff fe90 	bl	8000bfc <RCC_AHBPeriphClockCmd>

	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8000edc:	2302      	movs	r3, #2
 8000ede:	773b      	strb	r3, [r7, #28]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	77bb      	strb	r3, [r7, #30]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_40MHz;
 8000ee4:	2303      	movs	r3, #3
 8000ee6:	777b      	strb	r3, [r7, #29]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8000ee8:	2300      	movs	r3, #0
 8000eea:	77fb      	strb	r3, [r7, #31]

	//PB3 - SPI2_SCK
	//PB4 - SPI2_MISO
	//PB5 - SPI2_MOSI
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3|GPIO_Pin_4|GPIO_Pin_5;
 8000eec:	2338      	movs	r3, #56	; 0x38
 8000eee:	61bb      	str	r3, [r7, #24]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000ef0:	f107 0318 	add.w	r3, r7, #24
 8000ef4:	4619      	mov	r1, r3
 8000ef6:	4819      	ldr	r0, [pc, #100]	; (8000f5c <initSPI2+0x98>)
 8000ef8:	f7ff fd92 	bl	8000a20 <GPIO_Init>

	GPIO_PinAFConfig(GPIOB, GPIO_PinSource3, GPIO_AF_SPI1);
 8000efc:	2205      	movs	r2, #5
 8000efe:	2103      	movs	r1, #3
 8000f00:	4816      	ldr	r0, [pc, #88]	; (8000f5c <initSPI2+0x98>)
 8000f02:	f7ff fe23 	bl	8000b4c <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOB, GPIO_PinSource4, GPIO_AF_SPI1);
 8000f06:	2205      	movs	r2, #5
 8000f08:	2104      	movs	r1, #4
 8000f0a:	4814      	ldr	r0, [pc, #80]	; (8000f5c <initSPI2+0x98>)
 8000f0c:	f7ff fe1e 	bl	8000b4c <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOB, GPIO_PinSource5, GPIO_AF_SPI1);
 8000f10:	2205      	movs	r2, #5
 8000f12:	2105      	movs	r1, #5
 8000f14:	4811      	ldr	r0, [pc, #68]	; (8000f5c <initSPI2+0x98>)
 8000f16:	f7ff fe19 	bl	8000b4c <GPIO_PinAFConfig>

	SPI_InitTypeDef  SPI_InitStructure;
	SPI_InitStructure.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_2;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	823b      	strh	r3, [r7, #16]
	SPI_InitStructure.SPI_CPHA = SPI_CPHA_1Edge;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	81bb      	strh	r3, [r7, #12]
	SPI_InitStructure.SPI_CPOL = SPI_CPOL_Low;
 8000f22:	2300      	movs	r3, #0
 8000f24:	817b      	strh	r3, [r7, #10]
	SPI_InitStructure.SPI_CRCPolynomial = SPI_CRC_Rx;
 8000f26:	2301      	movs	r3, #1
 8000f28:	82bb      	strh	r3, [r7, #20]
	SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	813b      	strh	r3, [r7, #8]
	SPI_InitStructure.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	80bb      	strh	r3, [r7, #4]
	SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;
 8000f32:	2300      	movs	r3, #0
 8000f34:	827b      	strh	r3, [r7, #18]
	SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
 8000f36:	f44f 7382 	mov.w	r3, #260	; 0x104
 8000f3a:	80fb      	strh	r3, [r7, #6]
	SPI_InitStructure.SPI_NSS = SPI_NSS_Soft;
 8000f3c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000f40:	81fb      	strh	r3, [r7, #14]

	/* Apply SPI configuration after enabling it */
	SPI_Init(SPI1, &SPI_InitStructure);
 8000f42:	1d3b      	adds	r3, r7, #4
 8000f44:	4619      	mov	r1, r3
 8000f46:	4806      	ldr	r0, [pc, #24]	; (8000f60 <initSPI2+0x9c>)
 8000f48:	f7ff fec6 	bl	8000cd8 <SPI_Init>
	/* SPI Peripheral Enable */
	SPI_Cmd(SPI1, ENABLE);
 8000f4c:	2101      	movs	r1, #1
 8000f4e:	4804      	ldr	r0, [pc, #16]	; (8000f60 <initSPI2+0x9c>)
 8000f50:	f7ff ff06 	bl	8000d60 <SPI_Cmd>
}
 8000f54:	bf00      	nop
 8000f56:	3720      	adds	r7, #32
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	bd80      	pop	{r7, pc}
 8000f5c:	40020400 	.word	0x40020400
 8000f60:	40013000 	.word	0x40013000

08000f64 <readWriteSPI2>:

unsigned char readWriteSPI2(unsigned char txData)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b084      	sub	sp, #16
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	71fb      	strb	r3, [r7, #7]
	unsigned char  rxData;

	SPI1->DR = txData;
 8000f6e:	4b0e      	ldr	r3, [pc, #56]	; (8000fa8 <readWriteSPI2+0x44>)
 8000f70:	79fa      	ldrb	r2, [r7, #7]
 8000f72:	b292      	uxth	r2, r2
 8000f74:	819a      	strh	r2, [r3, #12]
	// wait until TXE = 1
	while(SPI_I2S_GetFlagStatus(SPI1,SPI_I2S_FLAG_TXE) != SET);
 8000f76:	bf00      	nop
 8000f78:	2102      	movs	r1, #2
 8000f7a:	480b      	ldr	r0, [pc, #44]	; (8000fa8 <readWriteSPI2+0x44>)
 8000f7c:	f7ff ff10 	bl	8000da0 <SPI_I2S_GetFlagStatus>
 8000f80:	4603      	mov	r3, r0
 8000f82:	2b01      	cmp	r3, #1
 8000f84:	d1f8      	bne.n	8000f78 <readWriteSPI2+0x14>
	// wait until RXNE = 1
	while(SPI_I2S_GetFlagStatus(SPI1,SPI_I2S_FLAG_RXNE) != SET);
 8000f86:	bf00      	nop
 8000f88:	2101      	movs	r1, #1
 8000f8a:	4807      	ldr	r0, [pc, #28]	; (8000fa8 <readWriteSPI2+0x44>)
 8000f8c:	f7ff ff08 	bl	8000da0 <SPI_I2S_GetFlagStatus>
 8000f90:	4603      	mov	r3, r0
 8000f92:	2b01      	cmp	r3, #1
 8000f94:	d1f8      	bne.n	8000f88 <readWriteSPI2+0x24>
	// read the rx buff to clear the RXNE flag (garbage)
	rxData = SPI1->DR;
 8000f96:	4b04      	ldr	r3, [pc, #16]	; (8000fa8 <readWriteSPI2+0x44>)
 8000f98:	899b      	ldrh	r3, [r3, #12]
 8000f9a:	b29b      	uxth	r3, r3
 8000f9c:	73fb      	strb	r3, [r7, #15]

	return rxData;
 8000f9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	3710      	adds	r7, #16
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	bd80      	pop	{r7, pc}
 8000fa8:	40013000 	.word	0x40013000

08000fac <initCS_Pin>:

void initCS_Pin(void)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b082      	sub	sp, #8
 8000fb0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOB, ENABLE);
 8000fb2:	2101      	movs	r1, #1
 8000fb4:	2002      	movs	r0, #2
 8000fb6:	f7ff fe21 	bl	8000bfc <RCC_AHBPeriphClockCmd>

	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_40MHz;
 8000fbe:	2303      	movs	r3, #3
 8000fc0:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
 8000fc6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000fca:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8000fcc:	2301      	movs	r3, #1
 8000fce:	713b      	strb	r3, [r7, #4]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000fd0:	463b      	mov	r3, r7
 8000fd2:	4619      	mov	r1, r3
 8000fd4:	4803      	ldr	r0, [pc, #12]	; (8000fe4 <initCS_Pin+0x38>)
 8000fd6:	f7ff fd23 	bl	8000a20 <GPIO_Init>
}
 8000fda:	bf00      	nop
 8000fdc:	3708      	adds	r7, #8
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	bd80      	pop	{r7, pc}
 8000fe2:	bf00      	nop
 8000fe4:	40020400 	.word	0x40020400

08000fe8 <initCD_Pin>:

void initCD_Pin(void)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b082      	sub	sp, #8
 8000fec:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 8000fee:	2101      	movs	r1, #1
 8000ff0:	2001      	movs	r0, #1
 8000ff2:	f7ff fe03 	bl	8000bfc <RCC_AHBPeriphClockCmd>

	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_40MHz;
 8000ffa:	2303      	movs	r3, #3
 8000ffc:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8000ffe:	2300      	movs	r3, #0
 8001000:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8;
 8001002:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001006:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8001008:	2301      	movs	r3, #1
 800100a:	713b      	strb	r3, [r7, #4]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 800100c:	463b      	mov	r3, r7
 800100e:	4619      	mov	r1, r3
 8001010:	4803      	ldr	r0, [pc, #12]	; (8001020 <initCD_Pin+0x38>)
 8001012:	f7ff fd05 	bl	8000a20 <GPIO_Init>
}
 8001016:	bf00      	nop
 8001018:	3708      	adds	r7, #8
 800101a:	46bd      	mov	sp, r7
 800101c:	bd80      	pop	{r7, pc}
 800101e:	bf00      	nop
 8001020:	40020000 	.word	0x40020000

08001024 <cd_set>:

void cd_set(void)
{
 8001024:	b480      	push	{r7}
 8001026:	af00      	add	r7, sp, #0
	GPIOA->BSRRL = GPIO_Pin_8;
 8001028:	4b03      	ldr	r3, [pc, #12]	; (8001038 <cd_set+0x14>)
 800102a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800102e:	831a      	strh	r2, [r3, #24]
}
 8001030:	bf00      	nop
 8001032:	46bd      	mov	sp, r7
 8001034:	bc80      	pop	{r7}
 8001036:	4770      	bx	lr
 8001038:	40020000 	.word	0x40020000

0800103c <cd_reset>:

void cd_reset(void)
{
 800103c:	b480      	push	{r7}
 800103e:	af00      	add	r7, sp, #0
	GPIOA->BSRRH = GPIO_Pin_8;
 8001040:	4b03      	ldr	r3, [pc, #12]	; (8001050 <cd_reset+0x14>)
 8001042:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001046:	835a      	strh	r2, [r3, #26]
}
 8001048:	bf00      	nop
 800104a:	46bd      	mov	sp, r7
 800104c:	bc80      	pop	{r7}
 800104e:	4770      	bx	lr
 8001050:	40020000 	.word	0x40020000

08001054 <initRES_Pin>:

void initRES_Pin(void)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b082      	sub	sp, #8
 8001058:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 800105a:	2101      	movs	r1, #1
 800105c:	2001      	movs	r0, #1
 800105e:	f7ff fdcd 	bl	8000bfc <RCC_AHBPeriphClockCmd>

	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8001062:	2300      	movs	r3, #0
 8001064:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_40MHz;
 8001066:	2303      	movs	r3, #3
 8001068:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 800106a:	2300      	movs	r3, #0
 800106c:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
 800106e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001072:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8001074:	2301      	movs	r3, #1
 8001076:	713b      	strb	r3, [r7, #4]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8001078:	463b      	mov	r3, r7
 800107a:	4619      	mov	r1, r3
 800107c:	4803      	ldr	r0, [pc, #12]	; (800108c <initRES_Pin+0x38>)
 800107e:	f7ff fccf 	bl	8000a20 <GPIO_Init>
}
 8001082:	bf00      	nop
 8001084:	3708      	adds	r7, #8
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	40020000 	.word	0x40020000

08001090 <res_set>:

void res_set(void)
{
 8001090:	b480      	push	{r7}
 8001092:	af00      	add	r7, sp, #0
	GPIOA->BSRRL = GPIO_Pin_9;
 8001094:	4b03      	ldr	r3, [pc, #12]	; (80010a4 <res_set+0x14>)
 8001096:	f44f 7200 	mov.w	r2, #512	; 0x200
 800109a:	831a      	strh	r2, [r3, #24]
}
 800109c:	bf00      	nop
 800109e:	46bd      	mov	sp, r7
 80010a0:	bc80      	pop	{r7}
 80010a2:	4770      	bx	lr
 80010a4:	40020000 	.word	0x40020000

080010a8 <res_reset>:

void res_reset(void)
{
 80010a8:	b480      	push	{r7}
 80010aa:	af00      	add	r7, sp, #0
	GPIOA->BSRRH = GPIO_Pin_9;
 80010ac:	4b03      	ldr	r3, [pc, #12]	; (80010bc <res_reset+0x14>)
 80010ae:	f44f 7200 	mov.w	r2, #512	; 0x200
 80010b2:	835a      	strh	r2, [r3, #26]
}
 80010b4:	bf00      	nop
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bc80      	pop	{r7}
 80010ba:	4770      	bx	lr
 80010bc:	40020000 	.word	0x40020000

080010c0 <lcdReset>:

// Low-level LCD driving functions --------------------------------------------------------------------------

// Reset the LCD hardware
void lcdReset(void)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	af00      	add	r7, sp, #0
	// Reset pin is active low (0 = reset, 1 = ready)
	res_reset();
 80010c4:	f7ff fff0 	bl	80010a8 <res_reset>
	Delay(10000);
 80010c8:	f242 7010 	movw	r0, #10000	; 0x2710
 80010cc:	f001 fae6 	bl	800269c <Delay>

	res_set();
 80010d0:	f7ff ffde 	bl	8001090 <res_set>
	Delay(10000);
 80010d4:	f242 7010 	movw	r0, #10000	; 0x2710
 80010d8:	f001 fae0 	bl	800269c <Delay>
}
 80010dc:	bf00      	nop
 80010de:	bd80      	pop	{r7, pc}

080010e0 <lcdWriteCommand>:

void lcdWriteCommand(uint8_t address)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b082      	sub	sp, #8
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	4603      	mov	r3, r0
 80010e8:	71fb      	strb	r3, [r7, #7]
	cd_reset();
 80010ea:	f7ff ffa7 	bl	800103c <cd_reset>

	readWriteSPI2(address);
 80010ee:	79fb      	ldrb	r3, [r7, #7]
 80010f0:	4618      	mov	r0, r3
 80010f2:	f7ff ff37 	bl	8000f64 <readWriteSPI2>
}
 80010f6:	bf00      	nop
 80010f8:	3708      	adds	r7, #8
 80010fa:	46bd      	mov	sp, r7
 80010fc:	bd80      	pop	{r7, pc}
 80010fe:	bf00      	nop

08001100 <lcdWriteParameter>:

void lcdWriteParameter(uint8_t parameter)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b082      	sub	sp, #8
 8001104:	af00      	add	r7, sp, #0
 8001106:	4603      	mov	r3, r0
 8001108:	71fb      	strb	r3, [r7, #7]
	cd_set();
 800110a:	f7ff ff8b 	bl	8001024 <cd_set>

	readWriteSPI2(parameter);
 800110e:	79fb      	ldrb	r3, [r7, #7]
 8001110:	4618      	mov	r0, r3
 8001112:	f7ff ff27 	bl	8000f64 <readWriteSPI2>
}
 8001116:	bf00      	nop
 8001118:	3708      	adds	r7, #8
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}
 800111e:	bf00      	nop

08001120 <lcdWriteData>:

void lcdWriteData(uint8_t dataByte1, uint8_t dataByte2)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b082      	sub	sp, #8
 8001124:	af00      	add	r7, sp, #0
 8001126:	4603      	mov	r3, r0
 8001128:	460a      	mov	r2, r1
 800112a:	71fb      	strb	r3, [r7, #7]
 800112c:	4613      	mov	r3, r2
 800112e:	71bb      	strb	r3, [r7, #6]
	cd_set();
 8001130:	f7ff ff78 	bl	8001024 <cd_set>

	readWriteSPI2(dataByte1);
 8001134:	79fb      	ldrb	r3, [r7, #7]
 8001136:	4618      	mov	r0, r3
 8001138:	f7ff ff14 	bl	8000f64 <readWriteSPI2>
	readWriteSPI2(dataByte2);
 800113c:	79bb      	ldrb	r3, [r7, #6]
 800113e:	4618      	mov	r0, r3
 8001140:	f7ff ff10 	bl	8000f64 <readWriteSPI2>
}
 8001144:	bf00      	nop
 8001146:	3708      	adds	r7, #8
 8001148:	46bd      	mov	sp, r7
 800114a:	bd80      	pop	{r7, pc}

0800114c <lcdInitialise>:

// Initialise the display with the require screen orientation
void lcdInitialise(uint8_t orientation)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b082      	sub	sp, #8
 8001150:	af00      	add	r7, sp, #0
 8001152:	4603      	mov	r3, r0
 8001154:	71fb      	strb	r3, [r7, #7]
	// Set up the IO ports for communication with the LCD


	// Hardware reset the LCD
	lcdReset();
 8001156:	f7ff ffb3 	bl	80010c0 <lcdReset>

    lcdWriteCommand(EXIT_SLEEP_MODE);
 800115a:	2011      	movs	r0, #17
 800115c:	f7ff ffc0 	bl	80010e0 <lcdWriteCommand>
    Delay(10000); // Wait for the screen to wake up
 8001160:	f242 7010 	movw	r0, #10000	; 0x2710
 8001164:	f001 fa9a 	bl	800269c <Delay>

    lcdWriteCommand(SET_PIXEL_FORMAT);
 8001168:	203a      	movs	r0, #58	; 0x3a
 800116a:	f7ff ffb9 	bl	80010e0 <lcdWriteCommand>
    lcdWriteParameter(0x05); // 16 bits per pixel
 800116e:	2005      	movs	r0, #5
 8001170:	f7ff ffc6 	bl	8001100 <lcdWriteParameter>

    lcdWriteCommand(SET_GAMMA_CURVE);
 8001174:	2026      	movs	r0, #38	; 0x26
 8001176:	f7ff ffb3 	bl	80010e0 <lcdWriteCommand>
    lcdWriteParameter(0x04); // Select gamma curve 3
 800117a:	2004      	movs	r0, #4
 800117c:	f7ff ffc0 	bl	8001100 <lcdWriteParameter>

    lcdWriteCommand(GAM_R_SEL);
 8001180:	20f2      	movs	r0, #242	; 0xf2
 8001182:	f7ff ffad 	bl	80010e0 <lcdWriteCommand>
    lcdWriteParameter(0x01); // Gamma adjustment enabled
 8001186:	2001      	movs	r0, #1
 8001188:	f7ff ffba 	bl	8001100 <lcdWriteParameter>

    lcdWriteCommand(POSITIVE_GAMMA_CORRECT);
 800118c:	20e0      	movs	r0, #224	; 0xe0
 800118e:	f7ff ffa7 	bl	80010e0 <lcdWriteCommand>
    lcdWriteParameter(0x3f); // 1st Parameter
 8001192:	203f      	movs	r0, #63	; 0x3f
 8001194:	f7ff ffb4 	bl	8001100 <lcdWriteParameter>
    lcdWriteParameter(0x25); // 2nd Parameter
 8001198:	2025      	movs	r0, #37	; 0x25
 800119a:	f7ff ffb1 	bl	8001100 <lcdWriteParameter>
    lcdWriteParameter(0x1c); // 3rd Parameter
 800119e:	201c      	movs	r0, #28
 80011a0:	f7ff ffae 	bl	8001100 <lcdWriteParameter>
    lcdWriteParameter(0x1e); // 4th Parameter
 80011a4:	201e      	movs	r0, #30
 80011a6:	f7ff ffab 	bl	8001100 <lcdWriteParameter>
    lcdWriteParameter(0x20); // 5th Parameter
 80011aa:	2020      	movs	r0, #32
 80011ac:	f7ff ffa8 	bl	8001100 <lcdWriteParameter>
    lcdWriteParameter(0x12); // 6th Parameter
 80011b0:	2012      	movs	r0, #18
 80011b2:	f7ff ffa5 	bl	8001100 <lcdWriteParameter>
    lcdWriteParameter(0x2a); // 7th Parameter
 80011b6:	202a      	movs	r0, #42	; 0x2a
 80011b8:	f7ff ffa2 	bl	8001100 <lcdWriteParameter>
    lcdWriteParameter(0x90); // 8th Parameter
 80011bc:	2090      	movs	r0, #144	; 0x90
 80011be:	f7ff ff9f 	bl	8001100 <lcdWriteParameter>
    lcdWriteParameter(0x24); // 9th Parameter
 80011c2:	2024      	movs	r0, #36	; 0x24
 80011c4:	f7ff ff9c 	bl	8001100 <lcdWriteParameter>
    lcdWriteParameter(0x11); // 10th Parameter
 80011c8:	2011      	movs	r0, #17
 80011ca:	f7ff ff99 	bl	8001100 <lcdWriteParameter>
    lcdWriteParameter(0x00); // 11th Parameter
 80011ce:	2000      	movs	r0, #0
 80011d0:	f7ff ff96 	bl	8001100 <lcdWriteParameter>
    lcdWriteParameter(0x00); // 12th Parameter
 80011d4:	2000      	movs	r0, #0
 80011d6:	f7ff ff93 	bl	8001100 <lcdWriteParameter>
    lcdWriteParameter(0x00); // 13th Parameter
 80011da:	2000      	movs	r0, #0
 80011dc:	f7ff ff90 	bl	8001100 <lcdWriteParameter>
    lcdWriteParameter(0x00); // 14th Parameter
 80011e0:	2000      	movs	r0, #0
 80011e2:	f7ff ff8d 	bl	8001100 <lcdWriteParameter>
    lcdWriteParameter(0x00); // 15th Parameter
 80011e6:	2000      	movs	r0, #0
 80011e8:	f7ff ff8a 	bl	8001100 <lcdWriteParameter>

    lcdWriteCommand(NEGATIVE_GAMMA_CORRECT);
 80011ec:	20e1      	movs	r0, #225	; 0xe1
 80011ee:	f7ff ff77 	bl	80010e0 <lcdWriteCommand>
    lcdWriteParameter(0x20); // 1st Parameter
 80011f2:	2020      	movs	r0, #32
 80011f4:	f7ff ff84 	bl	8001100 <lcdWriteParameter>
    lcdWriteParameter(0x20); // 2nd Parameter
 80011f8:	2020      	movs	r0, #32
 80011fa:	f7ff ff81 	bl	8001100 <lcdWriteParameter>
    lcdWriteParameter(0x20); // 3rd Parameter
 80011fe:	2020      	movs	r0, #32
 8001200:	f7ff ff7e 	bl	8001100 <lcdWriteParameter>
    lcdWriteParameter(0x20); // 4th Parameter
 8001204:	2020      	movs	r0, #32
 8001206:	f7ff ff7b 	bl	8001100 <lcdWriteParameter>
    lcdWriteParameter(0x05); // 5th Parameter
 800120a:	2005      	movs	r0, #5
 800120c:	f7ff ff78 	bl	8001100 <lcdWriteParameter>
    lcdWriteParameter(0x00); // 6th Parameter
 8001210:	2000      	movs	r0, #0
 8001212:	f7ff ff75 	bl	8001100 <lcdWriteParameter>
    lcdWriteParameter(0x15); // 7th Parameter
 8001216:	2015      	movs	r0, #21
 8001218:	f7ff ff72 	bl	8001100 <lcdWriteParameter>
    lcdWriteParameter(0xa7); // 8th Parameter
 800121c:	20a7      	movs	r0, #167	; 0xa7
 800121e:	f7ff ff6f 	bl	8001100 <lcdWriteParameter>
    lcdWriteParameter(0x3d); // 9th Parameter
 8001222:	203d      	movs	r0, #61	; 0x3d
 8001224:	f7ff ff6c 	bl	8001100 <lcdWriteParameter>
    lcdWriteParameter(0x18); // 10th Parameter
 8001228:	2018      	movs	r0, #24
 800122a:	f7ff ff69 	bl	8001100 <lcdWriteParameter>
    lcdWriteParameter(0x25); // 11th Parameter
 800122e:	2025      	movs	r0, #37	; 0x25
 8001230:	f7ff ff66 	bl	8001100 <lcdWriteParameter>
    lcdWriteParameter(0x2a); // 12th Parameter
 8001234:	202a      	movs	r0, #42	; 0x2a
 8001236:	f7ff ff63 	bl	8001100 <lcdWriteParameter>
    lcdWriteParameter(0x2b); // 13th Parameter
 800123a:	202b      	movs	r0, #43	; 0x2b
 800123c:	f7ff ff60 	bl	8001100 <lcdWriteParameter>
    lcdWriteParameter(0x2b); // 14th Parameter
 8001240:	202b      	movs	r0, #43	; 0x2b
 8001242:	f7ff ff5d 	bl	8001100 <lcdWriteParameter>
    lcdWriteParameter(0x3a); // 15th Parameter
 8001246:	203a      	movs	r0, #58	; 0x3a
 8001248:	f7ff ff5a 	bl	8001100 <lcdWriteParameter>

    lcdWriteCommand(FRAME_RATE_CONTROL1);
 800124c:	20b1      	movs	r0, #177	; 0xb1
 800124e:	f7ff ff47 	bl	80010e0 <lcdWriteCommand>
    lcdWriteParameter(0x08); // DIVA = 8
 8001252:	2008      	movs	r0, #8
 8001254:	f7ff ff54 	bl	8001100 <lcdWriteParameter>
    lcdWriteParameter(0x08); // VPA = 8
 8001258:	2008      	movs	r0, #8
 800125a:	f7ff ff51 	bl	8001100 <lcdWriteParameter>

    lcdWriteCommand(DISPLAY_INVERSION);
 800125e:	20b4      	movs	r0, #180	; 0xb4
 8001260:	f7ff ff3e 	bl	80010e0 <lcdWriteCommand>
    lcdWriteParameter(0x07); // NLA = 1, NLB = 1, NLC = 1 (all on Frame Inversion)
 8001264:	2007      	movs	r0, #7
 8001266:	f7ff ff4b 	bl	8001100 <lcdWriteParameter>

    lcdWriteCommand(POWER_CONTROL1);
 800126a:	20c0      	movs	r0, #192	; 0xc0
 800126c:	f7ff ff38 	bl	80010e0 <lcdWriteCommand>
    lcdWriteParameter(0x0a); // VRH = 10:  GVDD = 4.30
 8001270:	200a      	movs	r0, #10
 8001272:	f7ff ff45 	bl	8001100 <lcdWriteParameter>
    lcdWriteParameter(0x02); // VC = 2: VCI1 = 2.65
 8001276:	2002      	movs	r0, #2
 8001278:	f7ff ff42 	bl	8001100 <lcdWriteParameter>

    lcdWriteCommand(POWER_CONTROL2);
 800127c:	20c1      	movs	r0, #193	; 0xc1
 800127e:	f7ff ff2f 	bl	80010e0 <lcdWriteCommand>
    lcdWriteParameter(0x02); // BT = 2: AVDD = 2xVCI1, VCL = -1xVCI1, VGH = 5xVCI1, VGL = -2xVCI1
 8001282:	2002      	movs	r0, #2
 8001284:	f7ff ff3c 	bl	8001100 <lcdWriteParameter>

    lcdWriteCommand(VCOM_CONTROL1);
 8001288:	20c5      	movs	r0, #197	; 0xc5
 800128a:	f7ff ff29 	bl	80010e0 <lcdWriteCommand>
    lcdWriteParameter(0x50); // VMH = 80: VCOMH voltage = 4.5
 800128e:	2050      	movs	r0, #80	; 0x50
 8001290:	f7ff ff36 	bl	8001100 <lcdWriteParameter>
    lcdWriteParameter(0x5b); // VML = 91: VCOML voltage = -0.225
 8001294:	205b      	movs	r0, #91	; 0x5b
 8001296:	f7ff ff33 	bl	8001100 <lcdWriteParameter>

    lcdWriteCommand(VCOM_OFFSET_CONTROL);
 800129a:	20c7      	movs	r0, #199	; 0xc7
 800129c:	f7ff ff20 	bl	80010e0 <lcdWriteCommand>
    lcdWriteParameter(0x40); // nVM = 0, VMF = 64: VCOMH output = VMH, VCOML output = VML
 80012a0:	2040      	movs	r0, #64	; 0x40
 80012a2:	f7ff ff2d 	bl	8001100 <lcdWriteParameter>

    lcdWriteCommand(SET_COLUMN_ADDRESS);
 80012a6:	202a      	movs	r0, #42	; 0x2a
 80012a8:	f7ff ff1a 	bl	80010e0 <lcdWriteCommand>
    lcdWriteParameter(0x1f); // XSH
 80012ac:	201f      	movs	r0, #31
 80012ae:	f7ff ff27 	bl	8001100 <lcdWriteParameter>
    lcdWriteParameter(0x00); // XSL
 80012b2:	2000      	movs	r0, #0
 80012b4:	f7ff ff24 	bl	8001100 <lcdWriteParameter>
    lcdWriteParameter(0x1f); // XEH
 80012b8:	201f      	movs	r0, #31
 80012ba:	f7ff ff21 	bl	8001100 <lcdWriteParameter>
    lcdWriteParameter(0x7f); // XEL (128 pixels x)
 80012be:	207f      	movs	r0, #127	; 0x7f
 80012c0:	f7ff ff1e 	bl	8001100 <lcdWriteParameter>

    lcdWriteCommand(SET_PAGE_ADDRESS);
 80012c4:	202b      	movs	r0, #43	; 0x2b
 80012c6:	f7ff ff0b 	bl	80010e0 <lcdWriteCommand>
    lcdWriteParameter(0x00);
 80012ca:	2000      	movs	r0, #0
 80012cc:	f7ff ff18 	bl	8001100 <lcdWriteParameter>
    lcdWriteParameter(0x1f);
 80012d0:	201f      	movs	r0, #31
 80012d2:	f7ff ff15 	bl	8001100 <lcdWriteParameter>
    lcdWriteParameter(0x00);
 80012d6:	2000      	movs	r0, #0
 80012d8:	f7ff ff12 	bl	8001100 <lcdWriteParameter>
    lcdWriteParameter(0x9f); // 128 pixels y
 80012dc:	209f      	movs	r0, #159	; 0x9f
 80012de:	f7ff ff0f 	bl	8001100 <lcdWriteParameter>

	// Select display orientation
    lcdWriteCommand(SET_ADDRESS_MODE);
 80012e2:	2036      	movs	r0, #54	; 0x36
 80012e4:	f7ff fefc 	bl	80010e0 <lcdWriteCommand>
	lcdWriteParameter(orientation);
 80012e8:	79fb      	ldrb	r3, [r7, #7]
 80012ea:	4618      	mov	r0, r3
 80012ec:	f7ff ff08 	bl	8001100 <lcdWriteParameter>

	// Set the display to on
    lcdWriteCommand(SET_DISPLAY_ON);
 80012f0:	2029      	movs	r0, #41	; 0x29
 80012f2:	f7ff fef5 	bl	80010e0 <lcdWriteCommand>
    lcdWriteCommand(WRITE_MEMORY_START);
 80012f6:	202c      	movs	r0, #44	; 0x2c
 80012f8:	f7ff fef2 	bl	80010e0 <lcdWriteCommand>
}
 80012fc:	bf00      	nop
 80012fe:	3708      	adds	r7, #8
 8001300:	46bd      	mov	sp, r7
 8001302:	bd80      	pop	{r7, pc}

08001304 <lcdClearDisplay>:

// LCD graphics functions -----------------------------------------------------------------------------------

void lcdClearDisplay(uint16_t colour)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b084      	sub	sp, #16
 8001308:	af00      	add	r7, sp, #0
 800130a:	4603      	mov	r3, r0
 800130c:	80fb      	strh	r3, [r7, #6]
	uint16_t pixel;

	// Set the column address to 0-127
	lcdWriteCommand(SET_COLUMN_ADDRESS);
 800130e:	202a      	movs	r0, #42	; 0x2a
 8001310:	f7ff fee6 	bl	80010e0 <lcdWriteCommand>
	    lcdWriteParameter(0x1f); // XSH
 8001314:	201f      	movs	r0, #31
 8001316:	f7ff fef3 	bl	8001100 <lcdWriteParameter>
	    lcdWriteParameter(0x00); // XSL
 800131a:	2000      	movs	r0, #0
 800131c:	f7ff fef0 	bl	8001100 <lcdWriteParameter>
	    lcdWriteParameter(0x1f); // XEH
 8001320:	201f      	movs	r0, #31
 8001322:	f7ff feed 	bl	8001100 <lcdWriteParameter>
	    lcdWriteParameter(0x7f); // XEL (128 pixels x)
 8001326:	207f      	movs	r0, #127	; 0x7f
 8001328:	f7ff feea 	bl	8001100 <lcdWriteParameter>

	    lcdWriteCommand(SET_PAGE_ADDRESS);
 800132c:	202b      	movs	r0, #43	; 0x2b
 800132e:	f7ff fed7 	bl	80010e0 <lcdWriteCommand>
	    lcdWriteParameter(0x00);
 8001332:	2000      	movs	r0, #0
 8001334:	f7ff fee4 	bl	8001100 <lcdWriteParameter>
	    lcdWriteParameter(0x1f);
 8001338:	201f      	movs	r0, #31
 800133a:	f7ff fee1 	bl	8001100 <lcdWriteParameter>
	    lcdWriteParameter(0x00);
 800133e:	2000      	movs	r0, #0
 8001340:	f7ff fede 	bl	8001100 <lcdWriteParameter>
	    lcdWriteParameter(0x9f); // 128 pixels y
 8001344:	209f      	movs	r0, #159	; 0x9f
 8001346:	f7ff fedb 	bl	8001100 <lcdWriteParameter>

	// Plot the pixels
	lcdWriteCommand(WRITE_MEMORY_START);
 800134a:	202c      	movs	r0, #44	; 0x2c
 800134c:	f7ff fec8 	bl	80010e0 <lcdWriteCommand>
	for(pixel = 0; pixel < 16385; pixel++) lcdWriteData(colour >> 8, colour);
 8001350:	2300      	movs	r3, #0
 8001352:	81fb      	strh	r3, [r7, #14]
 8001354:	e00c      	b.n	8001370 <lcdClearDisplay+0x6c>
 8001356:	88fb      	ldrh	r3, [r7, #6]
 8001358:	0a1b      	lsrs	r3, r3, #8
 800135a:	b29b      	uxth	r3, r3
 800135c:	b2db      	uxtb	r3, r3
 800135e:	88fa      	ldrh	r2, [r7, #6]
 8001360:	b2d2      	uxtb	r2, r2
 8001362:	4611      	mov	r1, r2
 8001364:	4618      	mov	r0, r3
 8001366:	f7ff fedb 	bl	8001120 <lcdWriteData>
 800136a:	89fb      	ldrh	r3, [r7, #14]
 800136c:	3301      	adds	r3, #1
 800136e:	81fb      	strh	r3, [r7, #14]
 8001370:	89fb      	ldrh	r3, [r7, #14]
 8001372:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001376:	d9ee      	bls.n	8001356 <lcdClearDisplay+0x52>
}
 8001378:	bf00      	nop
 800137a:	3710      	adds	r7, #16
 800137c:	46bd      	mov	sp, r7
 800137e:	bd80      	pop	{r7, pc}

08001380 <lcdPutCh>:

// LCD text manipulation functions --------------------------------------------------------------------------
#define pgm_read_byte_near(address_short) (uint16_t)(address_short)
// Plot a character at the specified x, y co-ordinates (top left hand corner of character)
void lcdPutCh(unsigned char character, uint8_t x, uint8_t y, uint16_t fgColour, uint16_t bgColour)
{
 8001380:	b590      	push	{r4, r7, lr}
 8001382:	b085      	sub	sp, #20
 8001384:	af00      	add	r7, sp, #0
 8001386:	4604      	mov	r4, r0
 8001388:	4608      	mov	r0, r1
 800138a:	4611      	mov	r1, r2
 800138c:	461a      	mov	r2, r3
 800138e:	4623      	mov	r3, r4
 8001390:	71fb      	strb	r3, [r7, #7]
 8001392:	4603      	mov	r3, r0
 8001394:	71bb      	strb	r3, [r7, #6]
 8001396:	460b      	mov	r3, r1
 8001398:	717b      	strb	r3, [r7, #5]
 800139a:	4613      	mov	r3, r2
 800139c:	807b      	strh	r3, [r7, #2]

	// To speed up plotting we define a x window of 6 pixels and then
	// write out one row at a time.  This means the LCD will correctly
	// update the memory pointer saving us a good few bytes

	lcdWriteCommand(SET_COLUMN_ADDRESS); // Horizontal Address Start Position
 800139e:	202a      	movs	r0, #42	; 0x2a
 80013a0:	f7ff fe9e 	bl	80010e0 <lcdWriteCommand>
	lcdWriteParameter(0x1f);
 80013a4:	201f      	movs	r0, #31
 80013a6:	f7ff feab 	bl	8001100 <lcdWriteParameter>
	lcdWriteParameter(x);
 80013aa:	79bb      	ldrb	r3, [r7, #6]
 80013ac:	4618      	mov	r0, r3
 80013ae:	f7ff fea7 	bl	8001100 <lcdWriteParameter>
	lcdWriteParameter(0x1f);
 80013b2:	201f      	movs	r0, #31
 80013b4:	f7ff fea4 	bl	8001100 <lcdWriteParameter>
	lcdWriteParameter(x+5);
 80013b8:	79bb      	ldrb	r3, [r7, #6]
 80013ba:	3305      	adds	r3, #5
 80013bc:	b2db      	uxtb	r3, r3
 80013be:	4618      	mov	r0, r3
 80013c0:	f7ff fe9e 	bl	8001100 <lcdWriteParameter>

	lcdWriteCommand(SET_PAGE_ADDRESS); // Vertical Address end Position
 80013c4:	202b      	movs	r0, #43	; 0x2b
 80013c6:	f7ff fe8b 	bl	80010e0 <lcdWriteCommand>
	lcdWriteParameter(0x00);
 80013ca:	2000      	movs	r0, #0
 80013cc:	f7ff fe98 	bl	8001100 <lcdWriteParameter>
	lcdWriteParameter(y+32);
 80013d0:	797b      	ldrb	r3, [r7, #5]
 80013d2:	3320      	adds	r3, #32
 80013d4:	b2db      	uxtb	r3, r3
 80013d6:	4618      	mov	r0, r3
 80013d8:	f7ff fe92 	bl	8001100 <lcdWriteParameter>
	lcdWriteParameter(0x00);
 80013dc:	2000      	movs	r0, #0
 80013de:	f7ff fe8f 	bl	8001100 <lcdWriteParameter>
	lcdWriteParameter(0x9f);
 80013e2:	209f      	movs	r0, #159	; 0x9f
 80013e4:	f7ff fe8c 	bl	8001100 <lcdWriteParameter>

	lcdWriteCommand(WRITE_MEMORY_START);
 80013e8:	202c      	movs	r0, #44	; 0x2c
 80013ea:	f7ff fe79 	bl	80010e0 <lcdWriteCommand>

	// Plot the font data
	for (row = 0; row < 8; row++)
 80013ee:	2300      	movs	r3, #0
 80013f0:	73fb      	strb	r3, [r7, #15]
 80013f2:	e032      	b.n	800145a <lcdPutCh+0xda>
	{
		for (column = 0; column < 6; column++)
 80013f4:	2300      	movs	r3, #0
 80013f6:	73bb      	strb	r3, [r7, #14]
 80013f8:	e029      	b.n	800144e <lcdPutCh+0xce>
		{
			if ((font5x8[character][column]) & (1 << row))
 80013fa:	79fa      	ldrb	r2, [r7, #7]
 80013fc:	7bb9      	ldrb	r1, [r7, #14]
 80013fe:	481a      	ldr	r0, [pc, #104]	; (8001468 <lcdPutCh+0xe8>)
 8001400:	4613      	mov	r3, r2
 8001402:	005b      	lsls	r3, r3, #1
 8001404:	4413      	add	r3, r2
 8001406:	005b      	lsls	r3, r3, #1
 8001408:	4403      	add	r3, r0
 800140a:	440b      	add	r3, r1
 800140c:	781b      	ldrb	r3, [r3, #0]
 800140e:	461a      	mov	r2, r3
 8001410:	7bfb      	ldrb	r3, [r7, #15]
 8001412:	fa42 f303 	asr.w	r3, r2, r3
 8001416:	f003 0301 	and.w	r3, r3, #1
 800141a:	2b00      	cmp	r3, #0
 800141c:	d00a      	beq.n	8001434 <lcdPutCh+0xb4>
				lcdWriteData(fgColour>>8, fgColour);
 800141e:	887b      	ldrh	r3, [r7, #2]
 8001420:	0a1b      	lsrs	r3, r3, #8
 8001422:	b29b      	uxth	r3, r3
 8001424:	b2db      	uxtb	r3, r3
 8001426:	887a      	ldrh	r2, [r7, #2]
 8001428:	b2d2      	uxtb	r2, r2
 800142a:	4611      	mov	r1, r2
 800142c:	4618      	mov	r0, r3
 800142e:	f7ff fe77 	bl	8001120 <lcdWriteData>
 8001432:	e009      	b.n	8001448 <lcdPutCh+0xc8>
			else lcdWriteData(bgColour >> 8, bgColour);
 8001434:	8c3b      	ldrh	r3, [r7, #32]
 8001436:	0a1b      	lsrs	r3, r3, #8
 8001438:	b29b      	uxth	r3, r3
 800143a:	b2db      	uxtb	r3, r3
 800143c:	8c3a      	ldrh	r2, [r7, #32]
 800143e:	b2d2      	uxtb	r2, r2
 8001440:	4611      	mov	r1, r2
 8001442:	4618      	mov	r0, r3
 8001444:	f7ff fe6c 	bl	8001120 <lcdWriteData>
	lcdWriteCommand(WRITE_MEMORY_START);

	// Plot the font data
	for (row = 0; row < 8; row++)
	{
		for (column = 0; column < 6; column++)
 8001448:	7bbb      	ldrb	r3, [r7, #14]
 800144a:	3301      	adds	r3, #1
 800144c:	73bb      	strb	r3, [r7, #14]
 800144e:	7bbb      	ldrb	r3, [r7, #14]
 8001450:	2b05      	cmp	r3, #5
 8001452:	d9d2      	bls.n	80013fa <lcdPutCh+0x7a>
	lcdWriteParameter(0x9f);

	lcdWriteCommand(WRITE_MEMORY_START);

	// Plot the font data
	for (row = 0; row < 8; row++)
 8001454:	7bfb      	ldrb	r3, [r7, #15]
 8001456:	3301      	adds	r3, #1
 8001458:	73fb      	strb	r3, [r7, #15]
 800145a:	7bfb      	ldrb	r3, [r7, #15]
 800145c:	2b07      	cmp	r3, #7
 800145e:	d9c9      	bls.n	80013f4 <lcdPutCh+0x74>
			if ((font5x8[character][column]) & (1 << row))
				lcdWriteData(fgColour>>8, fgColour);
			else lcdWriteData(bgColour >> 8, bgColour);
		}
	}
}
 8001460:	bf00      	nop
 8001462:	3714      	adds	r7, #20
 8001464:	46bd      	mov	sp, r7
 8001466:	bd90      	pop	{r4, r7, pc}
 8001468:	08002b78 	.word	0x08002b78

0800146c <decodeRgbValue>:

// Translates a 3 byte RGB value into a 2 byte value for the LCD (values should be 0-31)
uint16_t decodeRgbValue(uint8_t r, uint8_t g, uint8_t b)
{
 800146c:	b480      	push	{r7}
 800146e:	b083      	sub	sp, #12
 8001470:	af00      	add	r7, sp, #0
 8001472:	4603      	mov	r3, r0
 8001474:	71fb      	strb	r3, [r7, #7]
 8001476:	460b      	mov	r3, r1
 8001478:	71bb      	strb	r3, [r7, #6]
 800147a:	4613      	mov	r3, r2
 800147c:	717b      	strb	r3, [r7, #5]
	return (b << 11) | (g << 6) | (r);
 800147e:	797b      	ldrb	r3, [r7, #5]
 8001480:	02db      	lsls	r3, r3, #11
 8001482:	b21a      	sxth	r2, r3
 8001484:	79bb      	ldrb	r3, [r7, #6]
 8001486:	019b      	lsls	r3, r3, #6
 8001488:	b21b      	sxth	r3, r3
 800148a:	4313      	orrs	r3, r2
 800148c:	b21a      	sxth	r2, r3
 800148e:	79fb      	ldrb	r3, [r7, #7]
 8001490:	b21b      	sxth	r3, r3
 8001492:	4313      	orrs	r3, r2
 8001494:	b21b      	sxth	r3, r3
 8001496:	b29b      	uxth	r3, r3
}
 8001498:	4618      	mov	r0, r3
 800149a:	370c      	adds	r7, #12
 800149c:	46bd      	mov	sp, r7
 800149e:	bc80      	pop	{r7}
 80014a0:	4770      	bx	lr
 80014a2:	bf00      	nop

080014a4 <lcdTextX>:

// This routine takes a row number from 0 to 20 and
// returns the x coordinate on the screen (0-127) to make
// it easy to place text
uint8_t lcdTextX(uint8_t x) { return x*6; }
 80014a4:	b480      	push	{r7}
 80014a6:	b083      	sub	sp, #12
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	4603      	mov	r3, r0
 80014ac:	71fb      	strb	r3, [r7, #7]
 80014ae:	79fb      	ldrb	r3, [r7, #7]
 80014b0:	461a      	mov	r2, r3
 80014b2:	0052      	lsls	r2, r2, #1
 80014b4:	4413      	add	r3, r2
 80014b6:	005b      	lsls	r3, r3, #1
 80014b8:	b2db      	uxtb	r3, r3
 80014ba:	4618      	mov	r0, r3
 80014bc:	370c      	adds	r7, #12
 80014be:	46bd      	mov	sp, r7
 80014c0:	bc80      	pop	{r7}
 80014c2:	4770      	bx	lr

080014c4 <lcdTextY>:

// This routine takes a column number from 0 to 20 and
// returns the y coordinate on the screen (0-127) to make
// it easy to place text
uint8_t lcdTextY(uint8_t y) { return y*8; }
 80014c4:	b480      	push	{r7}
 80014c6:	b083      	sub	sp, #12
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	4603      	mov	r3, r0
 80014cc:	71fb      	strb	r3, [r7, #7]
 80014ce:	79fb      	ldrb	r3, [r7, #7]
 80014d0:	00db      	lsls	r3, r3, #3
 80014d2:	b2db      	uxtb	r3, r3
 80014d4:	4618      	mov	r0, r3
 80014d6:	370c      	adds	r7, #12
 80014d8:	46bd      	mov	sp, r7
 80014da:	bc80      	pop	{r7}
 80014dc:	4770      	bx	lr
 80014de:	bf00      	nop

080014e0 <lcdPutS>:

// Plot a string of characters to the LCD
void lcdPutS(const char *string, uint8_t x, uint8_t y, uint16_t fgColour, uint16_t bgColour)
{
 80014e0:	b590      	push	{r4, r7, lr}
 80014e2:	b087      	sub	sp, #28
 80014e4:	af02      	add	r7, sp, #8
 80014e6:	6078      	str	r0, [r7, #4]
 80014e8:	4608      	mov	r0, r1
 80014ea:	4611      	mov	r1, r2
 80014ec:	461a      	mov	r2, r3
 80014ee:	4603      	mov	r3, r0
 80014f0:	70fb      	strb	r3, [r7, #3]
 80014f2:	460b      	mov	r3, r1
 80014f4:	70bb      	strb	r3, [r7, #2]
 80014f6:	4613      	mov	r3, r2
 80014f8:	803b      	strh	r3, [r7, #0]
	uint8_t origin = x;
 80014fa:	78fb      	ldrb	r3, [r7, #3]
 80014fc:	73bb      	strb	r3, [r7, #14]
	uint8_t characterNumber;

	for (characterNumber = 0; characterNumber < strlen(string); characterNumber++)
 80014fe:	2300      	movs	r3, #0
 8001500:	73fb      	strb	r3, [r7, #15]
 8001502:	e01c      	b.n	800153e <lcdPutS+0x5e>
	{
		// Check if we are out of bounds and move to
		// the next line if we are
		if (x > 121)
 8001504:	78fb      	ldrb	r3, [r7, #3]
 8001506:	2b79      	cmp	r3, #121	; 0x79
 8001508:	d904      	bls.n	8001514 <lcdPutS+0x34>
		{
			x = origin;
 800150a:	7bbb      	ldrb	r3, [r7, #14]
 800150c:	70fb      	strb	r3, [r7, #3]
			y += 8;
 800150e:	78bb      	ldrb	r3, [r7, #2]
 8001510:	3308      	adds	r3, #8
 8001512:	70bb      	strb	r3, [r7, #2]
		}

		// If we move past the bottom of the screen just exit
		if (y > 120) break;
 8001514:	78bb      	ldrb	r3, [r7, #2]
 8001516:	2b78      	cmp	r3, #120	; 0x78
 8001518:	d819      	bhi.n	800154e <lcdPutS+0x6e>

		// Plot the current character
		lcdPutCh(string[characterNumber], x, y, fgColour, bgColour);
 800151a:	7bfb      	ldrb	r3, [r7, #15]
 800151c:	687a      	ldr	r2, [r7, #4]
 800151e:	4413      	add	r3, r2
 8001520:	7818      	ldrb	r0, [r3, #0]
 8001522:	883c      	ldrh	r4, [r7, #0]
 8001524:	78ba      	ldrb	r2, [r7, #2]
 8001526:	78f9      	ldrb	r1, [r7, #3]
 8001528:	8c3b      	ldrh	r3, [r7, #32]
 800152a:	9300      	str	r3, [sp, #0]
 800152c:	4623      	mov	r3, r4
 800152e:	f7ff ff27 	bl	8001380 <lcdPutCh>
		x += 6;
 8001532:	78fb      	ldrb	r3, [r7, #3]
 8001534:	3306      	adds	r3, #6
 8001536:	70fb      	strb	r3, [r7, #3]
void lcdPutS(const char *string, uint8_t x, uint8_t y, uint16_t fgColour, uint16_t bgColour)
{
	uint8_t origin = x;
	uint8_t characterNumber;

	for (characterNumber = 0; characterNumber < strlen(string); characterNumber++)
 8001538:	7bfb      	ldrb	r3, [r7, #15]
 800153a:	3301      	adds	r3, #1
 800153c:	73fb      	strb	r3, [r7, #15]
 800153e:	7bfc      	ldrb	r4, [r7, #15]
 8001540:	6878      	ldr	r0, [r7, #4]
 8001542:	f7fe fe1b 	bl	800017c <strlen>
 8001546:	4603      	mov	r3, r0
 8001548:	429c      	cmp	r4, r3
 800154a:	d3db      	bcc.n	8001504 <lcdPutS+0x24>

		// Plot the current character
		lcdPutCh(string[characterNumber], x, y, fgColour, bgColour);
		x += 6;
	}
}
 800154c:	e000      	b.n	8001550 <lcdPutS+0x70>
			x = origin;
			y += 8;
		}

		// If we move past the bottom of the screen just exit
		if (y > 120) break;
 800154e:	bf00      	nop

		// Plot the current character
		lcdPutCh(string[characterNumber], x, y, fgColour, bgColour);
		x += 6;
	}
}
 8001550:	bf00      	nop
 8001552:	3714      	adds	r7, #20
 8001554:	46bd      	mov	sp, r7
 8001556:	bd90      	pop	{r4, r7, pc}

08001558 <matrixPlot>:

void matrixPlot(uint16_t matrix[128][128]){
 8001558:	b580      	push	{r7, lr}
 800155a:	f5ad 5d78 	sub.w	sp, sp, #15872	; 0x3e00
 800155e:	b088      	sub	sp, #32
 8001560:	af00      	add	r7, sp, #0
 8001562:	f107 0320 	add.w	r3, r7, #32
 8001566:	3b1c      	subs	r3, #28
 8001568:	6018      	str	r0, [r3, #0]
	uint16_t colour;
	// To speed up plotting we define a x window with the width of the
	// rectangle and then just output the required number of bytes to
	// fill down to the end point

	int countPix=0;
 800156a:	2300      	movs	r3, #0
 800156c:	f507 5278 	add.w	r2, r7, #15872	; 0x3e00
 8001570:	f102 0218 	add.w	r2, r2, #24
 8001574:	6013      	str	r3, [r2, #0]
	for(int i=0;i<128;i++){
 8001576:	2300      	movs	r3, #0
 8001578:	f507 5278 	add.w	r2, r7, #15872	; 0x3e00
 800157c:	f102 0214 	add.w	r2, r2, #20
 8001580:	6013      	str	r3, [r2, #0]
 8001582:	e04a      	b.n	800161a <matrixPlot+0xc2>
		for(int j=56;j<118;j++){
 8001584:	2338      	movs	r3, #56	; 0x38
 8001586:	f507 5278 	add.w	r2, r7, #15872	; 0x3e00
 800158a:	f102 0210 	add.w	r2, r2, #16
 800158e:	6013      	str	r3, [r2, #0]
 8001590:	e031      	b.n	80015f6 <matrixPlot+0x9e>
			pixels[countPix]=matrix[j][i];
 8001592:	f507 5378 	add.w	r3, r7, #15872	; 0x3e00
 8001596:	f103 0310 	add.w	r3, r3, #16
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	021a      	lsls	r2, r3, #8
 800159e:	f107 0320 	add.w	r3, r7, #32
 80015a2:	3b1c      	subs	r3, #28
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	4413      	add	r3, r2
 80015a8:	f507 5278 	add.w	r2, r7, #15872	; 0x3e00
 80015ac:	f102 0214 	add.w	r2, r2, #20
 80015b0:	6812      	ldr	r2, [r2, #0]
 80015b2:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 80015b6:	f107 0320 	add.w	r3, r7, #32
 80015ba:	3b14      	subs	r3, #20
 80015bc:	f507 5278 	add.w	r2, r7, #15872	; 0x3e00
 80015c0:	f102 0218 	add.w	r2, r2, #24
 80015c4:	6812      	ldr	r2, [r2, #0]
 80015c6:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			countPix++;
 80015ca:	f507 5378 	add.w	r3, r7, #15872	; 0x3e00
 80015ce:	f103 0318 	add.w	r3, r3, #24
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	3301      	adds	r3, #1
 80015d6:	f507 5278 	add.w	r2, r7, #15872	; 0x3e00
 80015da:	f102 0218 	add.w	r2, r2, #24
 80015de:	6013      	str	r3, [r2, #0]
	// rectangle and then just output the required number of bytes to
	// fill down to the end point

	int countPix=0;
	for(int i=0;i<128;i++){
		for(int j=56;j<118;j++){
 80015e0:	f507 5378 	add.w	r3, r7, #15872	; 0x3e00
 80015e4:	f103 0310 	add.w	r3, r3, #16
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	3301      	adds	r3, #1
 80015ec:	f507 5278 	add.w	r2, r7, #15872	; 0x3e00
 80015f0:	f102 0210 	add.w	r2, r2, #16
 80015f4:	6013      	str	r3, [r2, #0]
 80015f6:	f507 5378 	add.w	r3, r7, #15872	; 0x3e00
 80015fa:	f103 0310 	add.w	r3, r3, #16
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	2b75      	cmp	r3, #117	; 0x75
 8001602:	ddc6      	ble.n	8001592 <matrixPlot+0x3a>
	// To speed up plotting we define a x window with the width of the
	// rectangle and then just output the required number of bytes to
	// fill down to the end point

	int countPix=0;
	for(int i=0;i<128;i++){
 8001604:	f507 5378 	add.w	r3, r7, #15872	; 0x3e00
 8001608:	f103 0314 	add.w	r3, r3, #20
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	3301      	adds	r3, #1
 8001610:	f507 5278 	add.w	r2, r7, #15872	; 0x3e00
 8001614:	f102 0214 	add.w	r2, r2, #20
 8001618:	6013      	str	r3, [r2, #0]
 800161a:	f507 5378 	add.w	r3, r7, #15872	; 0x3e00
 800161e:	f103 0314 	add.w	r3, r3, #20
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	2b7f      	cmp	r3, #127	; 0x7f
 8001626:	ddad      	ble.n	8001584 <matrixPlot+0x2c>
			pixels[countPix]=matrix[j][i];
			countPix++;
		}
	}

	lcdWriteCommand(SET_COLUMN_ADDRESS); // Horizontal Address Start Position
 8001628:	202a      	movs	r0, #42	; 0x2a
 800162a:	f7ff fd59 	bl	80010e0 <lcdWriteCommand>
	lcdWriteParameter(0x1f);
 800162e:	201f      	movs	r0, #31
 8001630:	f7ff fd66 	bl	8001100 <lcdWriteParameter>
	lcdWriteParameter(56);
 8001634:	2038      	movs	r0, #56	; 0x38
 8001636:	f7ff fd63 	bl	8001100 <lcdWriteParameter>
	lcdWriteParameter(0x1f);
 800163a:	201f      	movs	r0, #31
 800163c:	f7ff fd60 	bl	8001100 <lcdWriteParameter>
	lcdWriteParameter(117);
 8001640:	2075      	movs	r0, #117	; 0x75
 8001642:	f7ff fd5d 	bl	8001100 <lcdWriteParameter>

	lcdWriteCommand(SET_PAGE_ADDRESS); // Vertical Address end Position
 8001646:	202b      	movs	r0, #43	; 0x2b
 8001648:	f7ff fd4a 	bl	80010e0 <lcdWriteCommand>
	lcdWriteParameter(56);
 800164c:	2038      	movs	r0, #56	; 0x38
 800164e:	f7ff fd57 	bl	8001100 <lcdWriteParameter>
	lcdWriteParameter(0x20);
 8001652:	2020      	movs	r0, #32
 8001654:	f7ff fd54 	bl	8001100 <lcdWriteParameter>
	lcdWriteParameter(56);
 8001658:	2038      	movs	r0, #56	; 0x38
 800165a:	f7ff fd51 	bl	8001100 <lcdWriteParameter>
	lcdWriteParameter(159);
 800165e:	209f      	movs	r0, #159	; 0x9f
 8001660:	f7ff fd4e 	bl	8001100 <lcdWriteParameter>

	lcdWriteCommand(WRITE_MEMORY_START);
 8001664:	202c      	movs	r0, #44	; 0x2c
 8001666:	f7ff fd3b 	bl	80010e0 <lcdWriteCommand>

	for (int x = 0; x < (62*128); x++){
 800166a:	2300      	movs	r3, #0
 800166c:	f507 5278 	add.w	r2, r7, #15872	; 0x3e00
 8001670:	f102 020c 	add.w	r2, r2, #12
 8001674:	6013      	str	r3, [r2, #0]
 8001676:	e07b      	b.n	8001770 <matrixPlot+0x218>
		if (pixels[x]==0){
 8001678:	f107 0320 	add.w	r3, r7, #32
 800167c:	3b14      	subs	r3, #20
 800167e:	f507 5278 	add.w	r2, r7, #15872	; 0x3e00
 8001682:	f102 020c 	add.w	r2, r2, #12
 8001686:	6812      	ldr	r2, [r2, #0]
 8001688:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800168c:	2b00      	cmp	r3, #0
 800168e:	d10b      	bne.n	80016a8 <matrixPlot+0x150>
			colour = decodeRgbValue(0, 0, 0);
 8001690:	2200      	movs	r2, #0
 8001692:	2100      	movs	r1, #0
 8001694:	2000      	movs	r0, #0
 8001696:	f7ff fee9 	bl	800146c <decodeRgbValue>
 800169a:	4603      	mov	r3, r0
 800169c:	f507 5278 	add.w	r2, r7, #15872	; 0x3e00
 80016a0:	f102 021e 	add.w	r2, r2, #30
 80016a4:	8013      	strh	r3, [r2, #0]
 80016a6:	e046      	b.n	8001736 <matrixPlot+0x1de>
		}
		else if (pixels[x]==1){
 80016a8:	f107 0320 	add.w	r3, r7, #32
 80016ac:	3b14      	subs	r3, #20
 80016ae:	f507 5278 	add.w	r2, r7, #15872	; 0x3e00
 80016b2:	f102 020c 	add.w	r2, r2, #12
 80016b6:	6812      	ldr	r2, [r2, #0]
 80016b8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80016bc:	2b01      	cmp	r3, #1
 80016be:	d10b      	bne.n	80016d8 <matrixPlot+0x180>
			colour = decodeRgbValue(31, 31, 31);
 80016c0:	221f      	movs	r2, #31
 80016c2:	211f      	movs	r1, #31
 80016c4:	201f      	movs	r0, #31
 80016c6:	f7ff fed1 	bl	800146c <decodeRgbValue>
 80016ca:	4603      	mov	r3, r0
 80016cc:	f507 5278 	add.w	r2, r7, #15872	; 0x3e00
 80016d0:	f102 021e 	add.w	r2, r2, #30
 80016d4:	8013      	strh	r3, [r2, #0]
 80016d6:	e02e      	b.n	8001736 <matrixPlot+0x1de>
		}
		else if (pixels[x]==2){
 80016d8:	f107 0320 	add.w	r3, r7, #32
 80016dc:	3b14      	subs	r3, #20
 80016de:	f507 5278 	add.w	r2, r7, #15872	; 0x3e00
 80016e2:	f102 020c 	add.w	r2, r2, #12
 80016e6:	6812      	ldr	r2, [r2, #0]
 80016e8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80016ec:	2b02      	cmp	r3, #2
 80016ee:	d10b      	bne.n	8001708 <matrixPlot+0x1b0>
			colour = decodeRgbValue(12, 25, 5);
 80016f0:	2205      	movs	r2, #5
 80016f2:	2119      	movs	r1, #25
 80016f4:	200c      	movs	r0, #12
 80016f6:	f7ff feb9 	bl	800146c <decodeRgbValue>
 80016fa:	4603      	mov	r3, r0
 80016fc:	f507 5278 	add.w	r2, r7, #15872	; 0x3e00
 8001700:	f102 021e 	add.w	r2, r2, #30
 8001704:	8013      	strh	r3, [r2, #0]
 8001706:	e016      	b.n	8001736 <matrixPlot+0x1de>
		}
		else if (pixels[x]==3){
 8001708:	f107 0320 	add.w	r3, r7, #32
 800170c:	3b14      	subs	r3, #20
 800170e:	f507 5278 	add.w	r2, r7, #15872	; 0x3e00
 8001712:	f102 020c 	add.w	r2, r2, #12
 8001716:	6812      	ldr	r2, [r2, #0]
 8001718:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800171c:	2b03      	cmp	r3, #3
 800171e:	d10a      	bne.n	8001736 <matrixPlot+0x1de>
			colour = decodeRgbValue(31, 31, 31);
 8001720:	221f      	movs	r2, #31
 8001722:	211f      	movs	r1, #31
 8001724:	201f      	movs	r0, #31
 8001726:	f7ff fea1 	bl	800146c <decodeRgbValue>
 800172a:	4603      	mov	r3, r0
 800172c:	f507 5278 	add.w	r2, r7, #15872	; 0x3e00
 8001730:	f102 021e 	add.w	r2, r2, #30
 8001734:	8013      	strh	r3, [r2, #0]
		}
		lcdWriteData(colour >> 8, colour);;
 8001736:	f507 5378 	add.w	r3, r7, #15872	; 0x3e00
 800173a:	f103 031e 	add.w	r3, r3, #30
 800173e:	881b      	ldrh	r3, [r3, #0]
 8001740:	0a1b      	lsrs	r3, r3, #8
 8001742:	b29b      	uxth	r3, r3
 8001744:	b2db      	uxtb	r3, r3
 8001746:	f507 5278 	add.w	r2, r7, #15872	; 0x3e00
 800174a:	f102 021e 	add.w	r2, r2, #30
 800174e:	8812      	ldrh	r2, [r2, #0]
 8001750:	b2d2      	uxtb	r2, r2
 8001752:	4611      	mov	r1, r2
 8001754:	4618      	mov	r0, r3
 8001756:	f7ff fce3 	bl	8001120 <lcdWriteData>
	lcdWriteParameter(56);
	lcdWriteParameter(159);

	lcdWriteCommand(WRITE_MEMORY_START);

	for (int x = 0; x < (62*128); x++){
 800175a:	f507 5378 	add.w	r3, r7, #15872	; 0x3e00
 800175e:	f103 030c 	add.w	r3, r3, #12
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	3301      	adds	r3, #1
 8001766:	f507 5278 	add.w	r2, r7, #15872	; 0x3e00
 800176a:	f102 020c 	add.w	r2, r2, #12
 800176e:	6013      	str	r3, [r2, #0]
 8001770:	f507 5378 	add.w	r3, r7, #15872	; 0x3e00
 8001774:	f103 030c 	add.w	r3, r3, #12
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	f5b3 5ff8 	cmp.w	r3, #7936	; 0x1f00
 800177e:	f6ff af7b 	blt.w	8001678 <matrixPlot+0x120>
			colour = decodeRgbValue(31, 31, 31);
		}
		lcdWriteData(colour >> 8, colour);;
	}

}
 8001782:	bf00      	nop
 8001784:	f507 5778 	add.w	r7, r7, #15872	; 0x3e00
 8001788:	3720      	adds	r7, #32
 800178a:	46bd      	mov	sp, r7
 800178c:	bd80      	pop	{r7, pc}
 800178e:	bf00      	nop

08001790 <createBlock>:

void createBlock(uint16_t matrix[128][128], int16_t x0, int16_t y0, int length){
 8001790:	b480      	push	{r7}
 8001792:	b087      	sub	sp, #28
 8001794:	af00      	add	r7, sp, #0
 8001796:	60f8      	str	r0, [r7, #12]
 8001798:	607b      	str	r3, [r7, #4]
 800179a:	460b      	mov	r3, r1
 800179c:	817b      	strh	r3, [r7, #10]
 800179e:	4613      	mov	r3, r2
 80017a0:	813b      	strh	r3, [r7, #8]
	for(int i=0;i<length;i++)
 80017a2:	2300      	movs	r3, #0
 80017a4:	617b      	str	r3, [r7, #20]
 80017a6:	e01a      	b.n	80017de <createBlock+0x4e>
		for(int j=0;j<length;j++)
 80017a8:	2300      	movs	r3, #0
 80017aa:	613b      	str	r3, [r7, #16]
 80017ac:	e010      	b.n	80017d0 <createBlock+0x40>
			matrix[x0+i][y0+j]=1;
 80017ae:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80017b2:	697b      	ldr	r3, [r7, #20]
 80017b4:	4413      	add	r3, r2
 80017b6:	021b      	lsls	r3, r3, #8
 80017b8:	68fa      	ldr	r2, [r7, #12]
 80017ba:	4413      	add	r3, r2
 80017bc:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 80017c0:	693a      	ldr	r2, [r7, #16]
 80017c2:	440a      	add	r2, r1
 80017c4:	2101      	movs	r1, #1
 80017c6:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

}

void createBlock(uint16_t matrix[128][128], int16_t x0, int16_t y0, int length){
	for(int i=0;i<length;i++)
		for(int j=0;j<length;j++)
 80017ca:	693b      	ldr	r3, [r7, #16]
 80017cc:	3301      	adds	r3, #1
 80017ce:	613b      	str	r3, [r7, #16]
 80017d0:	693a      	ldr	r2, [r7, #16]
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	429a      	cmp	r2, r3
 80017d6:	dbea      	blt.n	80017ae <createBlock+0x1e>
	}

}

void createBlock(uint16_t matrix[128][128], int16_t x0, int16_t y0, int length){
	for(int i=0;i<length;i++)
 80017d8:	697b      	ldr	r3, [r7, #20]
 80017da:	3301      	adds	r3, #1
 80017dc:	617b      	str	r3, [r7, #20]
 80017de:	697a      	ldr	r2, [r7, #20]
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	429a      	cmp	r2, r3
 80017e4:	dbe0      	blt.n	80017a8 <createBlock+0x18>
		for(int j=0;j<length;j++)
			matrix[x0+i][y0+j]=1;
}
 80017e6:	bf00      	nop
 80017e8:	371c      	adds	r7, #28
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bc80      	pop	{r7}
 80017ee:	4770      	bx	lr

080017f0 <deleteBlock>:

void deleteBlock(uint16_t matrix[128][128], int16_t x0, int16_t y0, int length){
 80017f0:	b480      	push	{r7}
 80017f2:	b087      	sub	sp, #28
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	60f8      	str	r0, [r7, #12]
 80017f8:	607b      	str	r3, [r7, #4]
 80017fa:	460b      	mov	r3, r1
 80017fc:	817b      	strh	r3, [r7, #10]
 80017fe:	4613      	mov	r3, r2
 8001800:	813b      	strh	r3, [r7, #8]
	for(int i=0;i<length;i++)
 8001802:	2300      	movs	r3, #0
 8001804:	617b      	str	r3, [r7, #20]
 8001806:	e029      	b.n	800185c <deleteBlock+0x6c>
		for(int j=0;j<length;j++)
 8001808:	2300      	movs	r3, #0
 800180a:	613b      	str	r3, [r7, #16]
 800180c:	e01f      	b.n	800184e <deleteBlock+0x5e>
			if(matrix[x0+i][y0+j]==1)
 800180e:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001812:	697b      	ldr	r3, [r7, #20]
 8001814:	4413      	add	r3, r2
 8001816:	021b      	lsls	r3, r3, #8
 8001818:	68fa      	ldr	r2, [r7, #12]
 800181a:	4413      	add	r3, r2
 800181c:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8001820:	693a      	ldr	r2, [r7, #16]
 8001822:	440a      	add	r2, r1
 8001824:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8001828:	2b01      	cmp	r3, #1
 800182a:	d10d      	bne.n	8001848 <deleteBlock+0x58>
				matrix[x0+i][y0+j]=0;
 800182c:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001830:	697b      	ldr	r3, [r7, #20]
 8001832:	4413      	add	r3, r2
 8001834:	021b      	lsls	r3, r3, #8
 8001836:	68fa      	ldr	r2, [r7, #12]
 8001838:	4413      	add	r3, r2
 800183a:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 800183e:	693a      	ldr	r2, [r7, #16]
 8001840:	440a      	add	r2, r1
 8001842:	2100      	movs	r1, #0
 8001844:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			matrix[x0+i][y0+j]=1;
}

void deleteBlock(uint16_t matrix[128][128], int16_t x0, int16_t y0, int length){
	for(int i=0;i<length;i++)
		for(int j=0;j<length;j++)
 8001848:	693b      	ldr	r3, [r7, #16]
 800184a:	3301      	adds	r3, #1
 800184c:	613b      	str	r3, [r7, #16]
 800184e:	693a      	ldr	r2, [r7, #16]
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	429a      	cmp	r2, r3
 8001854:	dbdb      	blt.n	800180e <deleteBlock+0x1e>
		for(int j=0;j<length;j++)
			matrix[x0+i][y0+j]=1;
}

void deleteBlock(uint16_t matrix[128][128], int16_t x0, int16_t y0, int length){
	for(int i=0;i<length;i++)
 8001856:	697b      	ldr	r3, [r7, #20]
 8001858:	3301      	adds	r3, #1
 800185a:	617b      	str	r3, [r7, #20]
 800185c:	697a      	ldr	r2, [r7, #20]
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	429a      	cmp	r2, r3
 8001862:	dbd1      	blt.n	8001808 <deleteBlock+0x18>
		for(int j=0;j<length;j++)
			if(matrix[x0+i][y0+j]==1)
				matrix[x0+i][y0+j]=0;
}
 8001864:	bf00      	nop
 8001866:	371c      	adds	r7, #28
 8001868:	46bd      	mov	sp, r7
 800186a:	bc80      	pop	{r7}
 800186c:	4770      	bx	lr
 800186e:	bf00      	nop

08001870 <setBlockFixed>:

void setBlockFixed(uint16_t matrix[128][128], int16_t x0, int16_t y0, int length){
 8001870:	b480      	push	{r7}
 8001872:	b087      	sub	sp, #28
 8001874:	af00      	add	r7, sp, #0
 8001876:	60f8      	str	r0, [r7, #12]
 8001878:	607b      	str	r3, [r7, #4]
 800187a:	460b      	mov	r3, r1
 800187c:	817b      	strh	r3, [r7, #10]
 800187e:	4613      	mov	r3, r2
 8001880:	813b      	strh	r3, [r7, #8]
	for(int i=0;i<length;i++)
 8001882:	2300      	movs	r3, #0
 8001884:	617b      	str	r3, [r7, #20]
 8001886:	e01a      	b.n	80018be <setBlockFixed+0x4e>
		for(int j=0;j<length;j++)
 8001888:	2300      	movs	r3, #0
 800188a:	613b      	str	r3, [r7, #16]
 800188c:	e010      	b.n	80018b0 <setBlockFixed+0x40>
			matrix[x0+i][y0+j]=3;
 800188e:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001892:	697b      	ldr	r3, [r7, #20]
 8001894:	4413      	add	r3, r2
 8001896:	021b      	lsls	r3, r3, #8
 8001898:	68fa      	ldr	r2, [r7, #12]
 800189a:	4413      	add	r3, r2
 800189c:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 80018a0:	693a      	ldr	r2, [r7, #16]
 80018a2:	440a      	add	r2, r1
 80018a4:	2103      	movs	r1, #3
 80018a6:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
				matrix[x0+i][y0+j]=0;
}

void setBlockFixed(uint16_t matrix[128][128], int16_t x0, int16_t y0, int length){
	for(int i=0;i<length;i++)
		for(int j=0;j<length;j++)
 80018aa:	693b      	ldr	r3, [r7, #16]
 80018ac:	3301      	adds	r3, #1
 80018ae:	613b      	str	r3, [r7, #16]
 80018b0:	693a      	ldr	r2, [r7, #16]
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	429a      	cmp	r2, r3
 80018b6:	dbea      	blt.n	800188e <setBlockFixed+0x1e>
			if(matrix[x0+i][y0+j]==1)
				matrix[x0+i][y0+j]=0;
}

void setBlockFixed(uint16_t matrix[128][128], int16_t x0, int16_t y0, int length){
	for(int i=0;i<length;i++)
 80018b8:	697b      	ldr	r3, [r7, #20]
 80018ba:	3301      	adds	r3, #1
 80018bc:	617b      	str	r3, [r7, #20]
 80018be:	697a      	ldr	r2, [r7, #20]
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	429a      	cmp	r2, r3
 80018c4:	dbe0      	blt.n	8001888 <setBlockFixed+0x18>
		for(int j=0;j<length;j++)
			matrix[x0+i][y0+j]=3;
}
 80018c6:	bf00      	nop
 80018c8:	371c      	adds	r7, #28
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bc80      	pop	{r7}
 80018ce:	4770      	bx	lr

080018d0 <checkBlockade>:

int checkBlockade(uint16_t matrix[128][128], int16_t x0, int16_t y0, int length){
 80018d0:	b480      	push	{r7}
 80018d2:	b087      	sub	sp, #28
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	60f8      	str	r0, [r7, #12]
 80018d8:	607b      	str	r3, [r7, #4]
 80018da:	460b      	mov	r3, r1
 80018dc:	817b      	strh	r3, [r7, #10]
 80018de:	4613      	mov	r3, r2
 80018e0:	813b      	strh	r3, [r7, #8]
	int temp = 0;
 80018e2:	2300      	movs	r3, #0
 80018e4:	617b      	str	r3, [r7, #20]
	for(int i=0;i<length;i++)
 80018e6:	2300      	movs	r3, #0
 80018e8:	613b      	str	r3, [r7, #16]
 80018ea:	e01e      	b.n	800192a <checkBlockade+0x5a>
		if (matrix[x0+i][y0]==3 || matrix[x0+i][y0]==2)
 80018ec:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80018f0:	693b      	ldr	r3, [r7, #16]
 80018f2:	4413      	add	r3, r2
 80018f4:	021b      	lsls	r3, r3, #8
 80018f6:	68fa      	ldr	r2, [r7, #12]
 80018f8:	4413      	add	r3, r2
 80018fa:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80018fe:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8001902:	2b03      	cmp	r3, #3
 8001904:	d00c      	beq.n	8001920 <checkBlockade+0x50>
 8001906:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 800190a:	693b      	ldr	r3, [r7, #16]
 800190c:	4413      	add	r3, r2
 800190e:	021b      	lsls	r3, r3, #8
 8001910:	68fa      	ldr	r2, [r7, #12]
 8001912:	4413      	add	r3, r2
 8001914:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8001918:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800191c:	2b02      	cmp	r3, #2
 800191e:	d101      	bne.n	8001924 <checkBlockade+0x54>
			temp=1;
 8001920:	2301      	movs	r3, #1
 8001922:	617b      	str	r3, [r7, #20]
			matrix[x0+i][y0+j]=3;
}

int checkBlockade(uint16_t matrix[128][128], int16_t x0, int16_t y0, int length){
	int temp = 0;
	for(int i=0;i<length;i++)
 8001924:	693b      	ldr	r3, [r7, #16]
 8001926:	3301      	adds	r3, #1
 8001928:	613b      	str	r3, [r7, #16]
 800192a:	693a      	ldr	r2, [r7, #16]
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	429a      	cmp	r2, r3
 8001930:	dbdc      	blt.n	80018ec <checkBlockade+0x1c>
		if (matrix[x0+i][y0]==3 || matrix[x0+i][y0]==2)
			temp=1;
	return temp;
 8001932:	697b      	ldr	r3, [r7, #20]
}
 8001934:	4618      	mov	r0, r3
 8001936:	371c      	adds	r7, #28
 8001938:	46bd      	mov	sp, r7
 800193a:	bc80      	pop	{r7}
 800193c:	4770      	bx	lr
 800193e:	bf00      	nop

08001940 <checkNextToBlock>:

int checkNextToBlock(uint16_t matrix[128][128], int16_t x0, int16_t y0, int height){
 8001940:	b480      	push	{r7}
 8001942:	b087      	sub	sp, #28
 8001944:	af00      	add	r7, sp, #0
 8001946:	60f8      	str	r0, [r7, #12]
 8001948:	607b      	str	r3, [r7, #4]
 800194a:	460b      	mov	r3, r1
 800194c:	817b      	strh	r3, [r7, #10]
 800194e:	4613      	mov	r3, r2
 8001950:	813b      	strh	r3, [r7, #8]
	int temp = 0;
 8001952:	2300      	movs	r3, #0
 8001954:	617b      	str	r3, [r7, #20]
	for(int i=0;i<height;i++)
 8001956:	2300      	movs	r3, #0
 8001958:	613b      	str	r3, [r7, #16]
 800195a:	e011      	b.n	8001980 <checkNextToBlock+0x40>
		if (matrix[x0][y0+i]==3)
 800195c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001960:	021b      	lsls	r3, r3, #8
 8001962:	68fa      	ldr	r2, [r7, #12]
 8001964:	4413      	add	r3, r2
 8001966:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 800196a:	693a      	ldr	r2, [r7, #16]
 800196c:	440a      	add	r2, r1
 800196e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8001972:	2b03      	cmp	r3, #3
 8001974:	d101      	bne.n	800197a <checkNextToBlock+0x3a>
			temp=1;
 8001976:	2301      	movs	r3, #1
 8001978:	617b      	str	r3, [r7, #20]
	return temp;
}

int checkNextToBlock(uint16_t matrix[128][128], int16_t x0, int16_t y0, int height){
	int temp = 0;
	for(int i=0;i<height;i++)
 800197a:	693b      	ldr	r3, [r7, #16]
 800197c:	3301      	adds	r3, #1
 800197e:	613b      	str	r3, [r7, #16]
 8001980:	693a      	ldr	r2, [r7, #16]
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	429a      	cmp	r2, r3
 8001986:	dbe9      	blt.n	800195c <checkNextToBlock+0x1c>
		if (matrix[x0][y0+i]==3)
			temp=1;
	return temp;
 8001988:	697b      	ldr	r3, [r7, #20]
}
 800198a:	4618      	mov	r0, r3
 800198c:	371c      	adds	r7, #28
 800198e:	46bd      	mov	sp, r7
 8001990:	bc80      	pop	{r7}
 8001992:	4770      	bx	lr

08001994 <checkLineFilled>:

void checkLineFilled(uint16_t matrix[128][128]){
 8001994:	b480      	push	{r7}
 8001996:	f5ad 7d43 	sub.w	sp, sp, #780	; 0x30c
 800199a:	af00      	add	r7, sp, #0
 800199c:	1d3b      	adds	r3, r7, #4
 800199e:	6018      	str	r0, [r3, #0]
	int temp = 0;
 80019a0:	2300      	movs	r3, #0
 80019a2:	f8c7 32f4 	str.w	r3, [r7, #756]	; 0x2f4
	int cRow[127];
	int cCol[60];
	for (int x =0; x<127;x++){
 80019a6:	2300      	movs	r3, #0
 80019a8:	f8c7 3304 	str.w	r3, [r7, #772]	; 0x304
 80019ac:	e00b      	b.n	80019c6 <checkLineFilled+0x32>
		cRow[x]=0;
 80019ae:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 80019b2:	f8d7 2304 	ldr.w	r2, [r7, #772]	; 0x304
 80019b6:	2100      	movs	r1, #0
 80019b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

void checkLineFilled(uint16_t matrix[128][128]){
	int temp = 0;
	int cRow[127];
	int cCol[60];
	for (int x =0; x<127;x++){
 80019bc:	f8d7 3304 	ldr.w	r3, [r7, #772]	; 0x304
 80019c0:	3301      	adds	r3, #1
 80019c2:	f8c7 3304 	str.w	r3, [r7, #772]	; 0x304
 80019c6:	f8d7 3304 	ldr.w	r3, [r7, #772]	; 0x304
 80019ca:	2b7e      	cmp	r3, #126	; 0x7e
 80019cc:	ddef      	ble.n	80019ae <checkLineFilled+0x1a>
		cRow[x]=0;
	}
	for(int i=0;i<127;i++){
 80019ce:	2300      	movs	r3, #0
 80019d0:	f8c7 3300 	str.w	r3, [r7, #768]	; 0x300
 80019d4:	e04a      	b.n	8001a6c <checkLineFilled+0xd8>
		for(int j=57;j<117;j++){
 80019d6:	2339      	movs	r3, #57	; 0x39
 80019d8:	f8c7 32fc 	str.w	r3, [r7, #764]	; 0x2fc
 80019dc:	e01d      	b.n	8001a1a <checkLineFilled+0x86>
			if (matrix[j][i]==3)
 80019de:	f8d7 32fc 	ldr.w	r3, [r7, #764]	; 0x2fc
 80019e2:	021b      	lsls	r3, r3, #8
 80019e4:	1d3a      	adds	r2, r7, #4
 80019e6:	6812      	ldr	r2, [r2, #0]
 80019e8:	4413      	add	r3, r2
 80019ea:	f8d7 2300 	ldr.w	r2, [r7, #768]	; 0x300
 80019ee:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80019f2:	2b03      	cmp	r3, #3
 80019f4:	d10c      	bne.n	8001a10 <checkLineFilled+0x7c>
				cRow[i] += 1;
 80019f6:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 80019fa:	f8d7 2300 	ldr.w	r2, [r7, #768]	; 0x300
 80019fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a02:	1c59      	adds	r1, r3, #1
 8001a04:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8001a08:	f8d7 2300 	ldr.w	r2, [r7, #768]	; 0x300
 8001a0c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	int cCol[60];
	for (int x =0; x<127;x++){
		cRow[x]=0;
	}
	for(int i=0;i<127;i++){
		for(int j=57;j<117;j++){
 8001a10:	f8d7 32fc 	ldr.w	r3, [r7, #764]	; 0x2fc
 8001a14:	3301      	adds	r3, #1
 8001a16:	f8c7 32fc 	str.w	r3, [r7, #764]	; 0x2fc
 8001a1a:	f8d7 32fc 	ldr.w	r3, [r7, #764]	; 0x2fc
 8001a1e:	2b74      	cmp	r3, #116	; 0x74
 8001a20:	dddd      	ble.n	80019de <checkLineFilled+0x4a>
			if (matrix[j][i]==3)
				cRow[i] += 1;
			}
		if (cRow[i]==60){
 8001a22:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8001a26:	f8d7 2300 	ldr.w	r2, [r7, #768]	; 0x300
 8001a2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a2e:	2b3c      	cmp	r3, #60	; 0x3c
 8001a30:	d117      	bne.n	8001a62 <checkLineFilled+0xce>
			for(int j=57;j<117;j++){
 8001a32:	2339      	movs	r3, #57	; 0x39
 8001a34:	f8c7 32f8 	str.w	r3, [r7, #760]	; 0x2f8
 8001a38:	e00f      	b.n	8001a5a <checkLineFilled+0xc6>
				matrix[j][i]=0;
 8001a3a:	f8d7 32f8 	ldr.w	r3, [r7, #760]	; 0x2f8
 8001a3e:	021b      	lsls	r3, r3, #8
 8001a40:	1d3a      	adds	r2, r7, #4
 8001a42:	6812      	ldr	r2, [r2, #0]
 8001a44:	4413      	add	r3, r2
 8001a46:	f8d7 2300 	ldr.w	r2, [r7, #768]	; 0x300
 8001a4a:	2100      	movs	r1, #0
 8001a4c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		for(int j=57;j<117;j++){
			if (matrix[j][i]==3)
				cRow[i] += 1;
			}
		if (cRow[i]==60){
			for(int j=57;j<117;j++){
 8001a50:	f8d7 32f8 	ldr.w	r3, [r7, #760]	; 0x2f8
 8001a54:	3301      	adds	r3, #1
 8001a56:	f8c7 32f8 	str.w	r3, [r7, #760]	; 0x2f8
 8001a5a:	f8d7 32f8 	ldr.w	r3, [r7, #760]	; 0x2f8
 8001a5e:	2b74      	cmp	r3, #116	; 0x74
 8001a60:	ddeb      	ble.n	8001a3a <checkLineFilled+0xa6>
	int cRow[127];
	int cCol[60];
	for (int x =0; x<127;x++){
		cRow[x]=0;
	}
	for(int i=0;i<127;i++){
 8001a62:	f8d7 3300 	ldr.w	r3, [r7, #768]	; 0x300
 8001a66:	3301      	adds	r3, #1
 8001a68:	f8c7 3300 	str.w	r3, [r7, #768]	; 0x300
 8001a6c:	f8d7 3300 	ldr.w	r3, [r7, #768]	; 0x300
 8001a70:	2b7e      	cmp	r3, #126	; 0x7e
 8001a72:	ddb0      	ble.n	80019d6 <checkLineFilled+0x42>
			for(int j=57;j<117;j++){
				matrix[j][i]=0;
			}
		}
	}
}
 8001a74:	bf00      	nop
 8001a76:	f507 7743 	add.w	r7, r7, #780	; 0x30c
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bc80      	pop	{r7}
 8001a7e:	4770      	bx	lr

08001a80 <ADC1_IRQHandler>:
#include "ssd1306.h"
#include "ili9163.h"

volatile int AD_value = 0;

void ADC1_IRQHandler(void) {
 8001a80:	b480      	push	{r7}
 8001a82:	af00      	add	r7, sp, #0
	if (ADC1->SR & ADC_SR_EOC) {
 8001a84:	4b07      	ldr	r3, [pc, #28]	; (8001aa4 <ADC1_IRQHandler+0x24>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	f003 0302 	and.w	r3, r3, #2
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d004      	beq.n	8001a9a <ADC1_IRQHandler+0x1a>
		AD_value = ADC1->DR;
 8001a90:	4b04      	ldr	r3, [pc, #16]	; (8001aa4 <ADC1_IRQHandler+0x24>)
 8001a92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a94:	461a      	mov	r2, r3
 8001a96:	4b04      	ldr	r3, [pc, #16]	; (8001aa8 <ADC1_IRQHandler+0x28>)
 8001a98:	601a      	str	r2, [r3, #0]
	}
}
 8001a9a:	bf00      	nop
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	bc80      	pop	{r7}
 8001aa0:	4770      	bx	lr
 8001aa2:	bf00      	nop
 8001aa4:	40012400 	.word	0x40012400
 8001aa8:	20000034 	.word	0x20000034

08001aac <adc_init>:

void adc_init(void)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b088      	sub	sp, #32
 8001ab0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  ADC_InitTypeDef ADC_InitStructure;
  /* Enable GPIO clock */
  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 8001ab2:	2101      	movs	r1, #1
 8001ab4:	2001      	movs	r0, #1
 8001ab6:	f7ff f8a1 	bl	8000bfc <RCC_AHBPeriphClockCmd>
  /* Configure ADCx Channel 2 as analog input */
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0 ;
 8001aba:	2301      	movs	r3, #1
 8001abc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AN;
 8001abe:	2303      	movs	r3, #3
 8001ac0:	773b      	strb	r3, [r7, #28]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL ;
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	77fb      	strb	r3, [r7, #31]
  GPIO_Init(GPIOA, &GPIO_InitStructure);
 8001ac6:	f107 0318 	add.w	r3, r7, #24
 8001aca:	4619      	mov	r1, r3
 8001acc:	481e      	ldr	r0, [pc, #120]	; (8001b48 <adc_init+0x9c>)
 8001ace:	f7fe ffa7 	bl	8000a20 <GPIO_Init>
  /* Enable the HSI oscillator */
  RCC_HSICmd(ENABLE);
 8001ad2:	2001      	movs	r0, #1
 8001ad4:	f7ff f882 	bl	8000bdc <RCC_HSICmd>
  /* Check that HSI oscillator is ready */
  while(RCC_GetFlagStatus(RCC_FLAG_HSIRDY) == RESET);
 8001ad8:	bf00      	nop
 8001ada:	2021      	movs	r0, #33	; 0x21
 8001adc:	f7ff f8ca 	bl	8000c74 <RCC_GetFlagStatus>
 8001ae0:	4603      	mov	r3, r0
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d0f9      	beq.n	8001ada <adc_init+0x2e>
  /* Enable ADC clock */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1, ENABLE);
 8001ae6:	2101      	movs	r1, #1
 8001ae8:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001aec:	f7ff f8a4 	bl	8000c38 <RCC_APB2PeriphClockCmd>
  /* Initialize ADC structure */
  ADC_StructInit(&ADC_InitStructure);
 8001af0:	463b      	mov	r3, r7
 8001af2:	4618      	mov	r0, r3
 8001af4:	f7fe fda0 	bl	8000638 <ADC_StructInit>
  /* ADC1 configuration */
  ADC_InitStructure.ADC_Resolution = ADC_Resolution_12b;
 8001af8:	2300      	movs	r3, #0
 8001afa:	603b      	str	r3, [r7, #0]
  ADC_InitStructure.ADC_ContinuousConvMode = ENABLE;
 8001afc:	2301      	movs	r3, #1
 8001afe:	717b      	strb	r3, [r7, #5]
  ADC_InitStructure.ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_None;
 8001b00:	2300      	movs	r3, #0
 8001b02:	60bb      	str	r3, [r7, #8]
  ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
 8001b04:	2300      	movs	r3, #0
 8001b06:	613b      	str	r3, [r7, #16]
  ADC_InitStructure.ADC_NbrOfConversion = 1;
 8001b08:	2301      	movs	r3, #1
 8001b0a:	753b      	strb	r3, [r7, #20]
  ADC_Init(ADC1, &ADC_InitStructure);
 8001b0c:	463b      	mov	r3, r7
 8001b0e:	4619      	mov	r1, r3
 8001b10:	480e      	ldr	r0, [pc, #56]	; (8001b4c <adc_init+0xa0>)
 8001b12:	f7fe fd3d 	bl	8000590 <ADC_Init>
  /* ADCx regular channel8 configuration */
  ADC_RegularChannelConfig(ADC1, ADC_Channel_0, 1, ADC_SampleTime_96Cycles);
 8001b16:	2305      	movs	r3, #5
 8001b18:	2201      	movs	r2, #1
 8001b1a:	2100      	movs	r1, #0
 8001b1c:	480b      	ldr	r0, [pc, #44]	; (8001b4c <adc_init+0xa0>)
 8001b1e:	f7fe fdc7 	bl	80006b0 <ADC_RegularChannelConfig>
  /* Enable the ADC */
  ADC_Cmd(ADC1, ENABLE);
 8001b22:	2101      	movs	r1, #1
 8001b24:	4809      	ldr	r0, [pc, #36]	; (8001b4c <adc_init+0xa0>)
 8001b26:	f7fe fda7 	bl	8000678 <ADC_Cmd>

  /* Wait until the ADC1 is ready */
  while(ADC_GetFlagStatus(ADC1, ADC_FLAG_ADONS) == RESET)
 8001b2a:	bf00      	nop
 8001b2c:	2140      	movs	r1, #64	; 0x40
 8001b2e:	4807      	ldr	r0, [pc, #28]	; (8001b4c <adc_init+0xa0>)
 8001b30:	f7fe ff5c 	bl	80009ec <ADC_GetFlagStatus>
 8001b34:	4603      	mov	r3, r0
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d0f8      	beq.n	8001b2c <adc_init+0x80>
  {
  }
  /* Start ADC Software Conversion */
  ADC_SoftwareStartConv(ADC1);
 8001b3a:	4804      	ldr	r0, [pc, #16]	; (8001b4c <adc_init+0xa0>)
 8001b3c:	f7fe ff1e 	bl	800097c <ADC_SoftwareStartConv>
}
 8001b40:	bf00      	nop
 8001b42:	3720      	adds	r7, #32
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bd80      	pop	{r7, pc}
 8001b48:	40020000 	.word	0x40020000
 8001b4c:	40012400 	.word	0x40012400

08001b50 <startupNVIC>:

void startupNVIC(){
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b082      	sub	sp, #8
 8001b54:	af00      	add	r7, sp, #0
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_0);
 8001b56:	f44f 60e0 	mov.w	r0, #1792	; 0x700
 8001b5a:	f7fe fca7 	bl	80004ac <NVIC_PriorityGroupConfig>

	NVIC_InitTypeDef NVIC_InitStructure;
	NVIC_InitStructure.NVIC_IRQChannel = ADC1_IRQn; // nam preruen njdete v sbore stm32l1xx.h
 8001b5e:	2312      	movs	r3, #18
 8001b60:	713b      	strb	r3, [r7, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 2;
 8001b62:	2302      	movs	r3, #2
 8001b64:	717b      	strb	r3, [r7, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8001b66:	2300      	movs	r3, #0
 8001b68:	71bb      	strb	r3, [r7, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8001b6a:	2301      	movs	r3, #1
 8001b6c:	71fb      	strb	r3, [r7, #7]
	NVIC_Init(&NVIC_InitStructure);
 8001b6e:	1d3b      	adds	r3, r7, #4
 8001b70:	4618      	mov	r0, r3
 8001b72:	f7fe fcad 	bl	80004d0 <NVIC_Init>
}
 8001b76:	bf00      	nop
 8001b78:	3708      	adds	r7, #8
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd80      	pop	{r7, pc}
 8001b7e:	bf00      	nop

08001b80 <main>:
**  Abstract: main program
**
**===========================================================================
*/
int main(void)
{
 8001b80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b82:	f5ad 4d0f 	sub.w	sp, sp, #36608	; 0x8f00
 8001b86:	b0b1      	sub	sp, #196	; 0xc4
 8001b88:	af02      	add	r7, sp, #8
	adc_init();
 8001b8a:	f7ff ff8f 	bl	8001aac <adc_init>
	startupNVIC();
 8001b8e:	f7ff ffdf 	bl	8001b50 <startupNVIC>
	ADC_ITConfig(ADC1, ADC_IT_EOC, ENABLE);
 8001b92:	2201      	movs	r2, #1
 8001b94:	f240 2105 	movw	r1, #517	; 0x205
 8001b98:	48c1      	ldr	r0, [pc, #772]	; (8001ea0 <main+0x320>)
 8001b9a:	f7fe feff 	bl	800099c <ADC_ITConfig>
	initSPI2();
 8001b9e:	f7ff f991 	bl	8000ec4 <initSPI2>
	initCD_Pin();
 8001ba2:	f7ff fa21 	bl	8000fe8 <initCD_Pin>
	initCS_Pin();
 8001ba6:	f7ff fa01 	bl	8000fac <initCS_Pin>
	initRES_Pin();
 8001baa:	f7ff fa53 	bl	8001054 <initRES_Pin>
	lcdInitialise(LCD_ORIENTATION0);
 8001bae:	2000      	movs	r0, #0
 8001bb0:	f7ff facc 	bl	800114c <lcdInitialise>

  	// vycisti obrazovku
	lcdClearDisplay(decodeRgbValue(0, 0, 0));
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	2100      	movs	r1, #0
 8001bb8:	2000      	movs	r0, #0
 8001bba:	f7ff fc57 	bl	800146c <decodeRgbValue>
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	f7ff fb9f 	bl	8001304 <lcdClearDisplay>
  	// vypis textov
  	lcdPutS("Tetris", lcdTextX(1), lcdTextY(1), decodeRgbValue(0, 0, 0), decodeRgbValue(31, 31, 31));
 8001bc6:	2001      	movs	r0, #1
 8001bc8:	f7ff fc6c 	bl	80014a4 <lcdTextX>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	461c      	mov	r4, r3
 8001bd0:	2001      	movs	r0, #1
 8001bd2:	f7ff fc77 	bl	80014c4 <lcdTextY>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	461d      	mov	r5, r3
 8001bda:	2200      	movs	r2, #0
 8001bdc:	2100      	movs	r1, #0
 8001bde:	2000      	movs	r0, #0
 8001be0:	f7ff fc44 	bl	800146c <decodeRgbValue>
 8001be4:	4603      	mov	r3, r0
 8001be6:	461e      	mov	r6, r3
 8001be8:	221f      	movs	r2, #31
 8001bea:	211f      	movs	r1, #31
 8001bec:	201f      	movs	r0, #31
 8001bee:	f7ff fc3d 	bl	800146c <decodeRgbValue>
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	9300      	str	r3, [sp, #0]
 8001bf6:	4633      	mov	r3, r6
 8001bf8:	462a      	mov	r2, r5
 8001bfa:	4621      	mov	r1, r4
 8001bfc:	48a9      	ldr	r0, [pc, #676]	; (8001ea4 <main+0x324>)
 8001bfe:	f7ff fc6f 	bl	80014e0 <lcdPutS>
  	lcdPutS("Level", lcdTextX(1), lcdTextY(3), decodeRgbValue(255, 255, 255), decodeRgbValue(0, 0, 0));
 8001c02:	2001      	movs	r0, #1
 8001c04:	f7ff fc4e 	bl	80014a4 <lcdTextX>
 8001c08:	4603      	mov	r3, r0
 8001c0a:	461c      	mov	r4, r3
 8001c0c:	2003      	movs	r0, #3
 8001c0e:	f7ff fc59 	bl	80014c4 <lcdTextY>
 8001c12:	4603      	mov	r3, r0
 8001c14:	461d      	mov	r5, r3
 8001c16:	22ff      	movs	r2, #255	; 0xff
 8001c18:	21ff      	movs	r1, #255	; 0xff
 8001c1a:	20ff      	movs	r0, #255	; 0xff
 8001c1c:	f7ff fc26 	bl	800146c <decodeRgbValue>
 8001c20:	4603      	mov	r3, r0
 8001c22:	461e      	mov	r6, r3
 8001c24:	2200      	movs	r2, #0
 8001c26:	2100      	movs	r1, #0
 8001c28:	2000      	movs	r0, #0
 8001c2a:	f7ff fc1f 	bl	800146c <decodeRgbValue>
 8001c2e:	4603      	mov	r3, r0
 8001c30:	9300      	str	r3, [sp, #0]
 8001c32:	4633      	mov	r3, r6
 8001c34:	462a      	mov	r2, r5
 8001c36:	4621      	mov	r1, r4
 8001c38:	489b      	ldr	r0, [pc, #620]	; (8001ea8 <main+0x328>)
 8001c3a:	f7ff fc51 	bl	80014e0 <lcdPutS>
  	lcdPutS("1", lcdTextX(1), lcdTextY(4), decodeRgbValue(255, 255, 255), decodeRgbValue(0, 0, 0));
 8001c3e:	2001      	movs	r0, #1
 8001c40:	f7ff fc30 	bl	80014a4 <lcdTextX>
 8001c44:	4603      	mov	r3, r0
 8001c46:	461c      	mov	r4, r3
 8001c48:	2004      	movs	r0, #4
 8001c4a:	f7ff fc3b 	bl	80014c4 <lcdTextY>
 8001c4e:	4603      	mov	r3, r0
 8001c50:	461d      	mov	r5, r3
 8001c52:	22ff      	movs	r2, #255	; 0xff
 8001c54:	21ff      	movs	r1, #255	; 0xff
 8001c56:	20ff      	movs	r0, #255	; 0xff
 8001c58:	f7ff fc08 	bl	800146c <decodeRgbValue>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	461e      	mov	r6, r3
 8001c60:	2200      	movs	r2, #0
 8001c62:	2100      	movs	r1, #0
 8001c64:	2000      	movs	r0, #0
 8001c66:	f7ff fc01 	bl	800146c <decodeRgbValue>
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	9300      	str	r3, [sp, #0]
 8001c6e:	4633      	mov	r3, r6
 8001c70:	462a      	mov	r2, r5
 8001c72:	4621      	mov	r1, r4
 8001c74:	488d      	ldr	r0, [pc, #564]	; (8001eac <main+0x32c>)
 8001c76:	f7ff fc33 	bl	80014e0 <lcdPutS>
  	lcdPutS("Score", lcdTextX(1), lcdTextY(6), decodeRgbValue(255, 255, 255), decodeRgbValue(0, 0, 0));
 8001c7a:	2001      	movs	r0, #1
 8001c7c:	f7ff fc12 	bl	80014a4 <lcdTextX>
 8001c80:	4603      	mov	r3, r0
 8001c82:	461c      	mov	r4, r3
 8001c84:	2006      	movs	r0, #6
 8001c86:	f7ff fc1d 	bl	80014c4 <lcdTextY>
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	461d      	mov	r5, r3
 8001c8e:	22ff      	movs	r2, #255	; 0xff
 8001c90:	21ff      	movs	r1, #255	; 0xff
 8001c92:	20ff      	movs	r0, #255	; 0xff
 8001c94:	f7ff fbea 	bl	800146c <decodeRgbValue>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	461e      	mov	r6, r3
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	2100      	movs	r1, #0
 8001ca0:	2000      	movs	r0, #0
 8001ca2:	f7ff fbe3 	bl	800146c <decodeRgbValue>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	9300      	str	r3, [sp, #0]
 8001caa:	4633      	mov	r3, r6
 8001cac:	462a      	mov	r2, r5
 8001cae:	4621      	mov	r1, r4
 8001cb0:	487f      	ldr	r0, [pc, #508]	; (8001eb0 <main+0x330>)
 8001cb2:	f7ff fc15 	bl	80014e0 <lcdPutS>
  	lcdPutS("0", lcdTextX(1), lcdTextY(7), decodeRgbValue(255, 255, 255), decodeRgbValue(0, 0, 0));
 8001cb6:	2001      	movs	r0, #1
 8001cb8:	f7ff fbf4 	bl	80014a4 <lcdTextX>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	461c      	mov	r4, r3
 8001cc0:	2007      	movs	r0, #7
 8001cc2:	f7ff fbff 	bl	80014c4 <lcdTextY>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	461d      	mov	r5, r3
 8001cca:	22ff      	movs	r2, #255	; 0xff
 8001ccc:	21ff      	movs	r1, #255	; 0xff
 8001cce:	20ff      	movs	r0, #255	; 0xff
 8001cd0:	f7ff fbcc 	bl	800146c <decodeRgbValue>
 8001cd4:	4603      	mov	r3, r0
 8001cd6:	461e      	mov	r6, r3
 8001cd8:	2200      	movs	r2, #0
 8001cda:	2100      	movs	r1, #0
 8001cdc:	2000      	movs	r0, #0
 8001cde:	f7ff fbc5 	bl	800146c <decodeRgbValue>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	9300      	str	r3, [sp, #0]
 8001ce6:	4633      	mov	r3, r6
 8001ce8:	462a      	mov	r2, r5
 8001cea:	4621      	mov	r1, r4
 8001cec:	4871      	ldr	r0, [pc, #452]	; (8001eb4 <main+0x334>)
 8001cee:	f7ff fbf7 	bl	80014e0 <lcdPutS>
  	lcdPutS("Objekt", lcdTextX(1), lcdTextY(9), decodeRgbValue(255, 255, 255), decodeRgbValue(0, 0, 0));
 8001cf2:	2001      	movs	r0, #1
 8001cf4:	f7ff fbd6 	bl	80014a4 <lcdTextX>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	461c      	mov	r4, r3
 8001cfc:	2009      	movs	r0, #9
 8001cfe:	f7ff fbe1 	bl	80014c4 <lcdTextY>
 8001d02:	4603      	mov	r3, r0
 8001d04:	461d      	mov	r5, r3
 8001d06:	22ff      	movs	r2, #255	; 0xff
 8001d08:	21ff      	movs	r1, #255	; 0xff
 8001d0a:	20ff      	movs	r0, #255	; 0xff
 8001d0c:	f7ff fbae 	bl	800146c <decodeRgbValue>
 8001d10:	4603      	mov	r3, r0
 8001d12:	461e      	mov	r6, r3
 8001d14:	2200      	movs	r2, #0
 8001d16:	2100      	movs	r1, #0
 8001d18:	2000      	movs	r0, #0
 8001d1a:	f7ff fba7 	bl	800146c <decodeRgbValue>
 8001d1e:	4603      	mov	r3, r0
 8001d20:	9300      	str	r3, [sp, #0]
 8001d22:	4633      	mov	r3, r6
 8001d24:	462a      	mov	r2, r5
 8001d26:	4621      	mov	r1, r4
 8001d28:	4863      	ldr	r0, [pc, #396]	; (8001eb8 <main+0x338>)
 8001d2a:	f7ff fbd9 	bl	80014e0 <lcdPutS>
  	uint8_t ballY[1000]; 		// Y-ova pozicia
  	uint8_t xDir[1000];  		// velkost kroku na X-ovej osi
  	uint8_t yDir[1000];			// velkost kroku na Y-ovej osi
  	char c[4];					// cislo objektu
  	int count;					// pocitadlo objektu
  	int length = 0;				// dlzka objektu
 8001d2e:	2300      	movs	r3, #0
 8001d30:	f507 420f 	add.w	r2, r7, #36608	; 0x8f00
 8001d34:	f102 02a8 	add.w	r2, r2, #168	; 0xa8
 8001d38:	6013      	str	r3, [r2, #0]
  	int height = 0;				// vyska objektu
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	f507 420f 	add.w	r2, r7, #36608	; 0x8f00
 8001d40:	f102 02a4 	add.w	r2, r2, #164	; 0xa4
 8001d44:	6013      	str	r3, [r2, #0]
  	uint16_t matrix[128][128];	// matica hry

  	//vytvorenie objektov
  	for (count = 0; count < 1000; count++){
 8001d46:	2300      	movs	r3, #0
 8001d48:	f507 420f 	add.w	r2, r7, #36608	; 0x8f00
 8001d4c:	f102 02b4 	add.w	r2, r2, #180	; 0xb4
 8001d50:	6013      	str	r3, [r2, #0]
 8001d52:	e03a      	b.n	8001dca <main+0x24a>
		ballX[count] = 87; 	// zaciatocna X-ova pozicia objektu
 8001d54:	f507 420b 	add.w	r2, r7, #35584	; 0x8b00
 8001d58:	f102 02bc 	add.w	r2, r2, #188	; 0xbc
 8001d5c:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8001d60:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	4413      	add	r3, r2
 8001d68:	2257      	movs	r2, #87	; 0x57
 8001d6a:	701a      	strb	r2, [r3, #0]
		ballY[count] = 1; 	// zaciatocna Y-ova pozicia objektu
 8001d6c:	f507 4207 	add.w	r2, r7, #34560	; 0x8700
 8001d70:	f102 02d4 	add.w	r2, r2, #212	; 0xd4
 8001d74:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8001d78:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	4413      	add	r3, r2
 8001d80:	2201      	movs	r2, #1
 8001d82:	701a      	strb	r2, [r3, #0]
		xDir[count] = 6; 	// velkost jedneho kroku na X-ovej osi
 8001d84:	f507 4203 	add.w	r2, r7, #33536	; 0x8300
 8001d88:	f102 02ec 	add.w	r2, r2, #236	; 0xec
 8001d8c:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8001d90:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	4413      	add	r3, r2
 8001d98:	2206      	movs	r2, #6
 8001d9a:	701a      	strb	r2, [r3, #0]
		yDir[count] = 6; 	// velkost jedneho kroku na Y-ovej osi
 8001d9c:	f507 4200 	add.w	r2, r7, #32768	; 0x8000
 8001da0:	f102 0204 	add.w	r2, r2, #4
 8001da4:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8001da8:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	4413      	add	r3, r2
 8001db0:	2206      	movs	r2, #6
 8001db2:	701a      	strb	r2, [r3, #0]
  	int length = 0;				// dlzka objektu
  	int height = 0;				// vyska objektu
  	uint16_t matrix[128][128];	// matica hry

  	//vytvorenie objektov
  	for (count = 0; count < 1000; count++){
 8001db4:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8001db8:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	3301      	adds	r3, #1
 8001dc0:	f507 420f 	add.w	r2, r7, #36608	; 0x8f00
 8001dc4:	f102 02b4 	add.w	r2, r2, #180	; 0xb4
 8001dc8:	6013      	str	r3, [r2, #0]
 8001dca:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8001dce:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001dd8:	dbbc      	blt.n	8001d54 <main+0x1d4>
		ballX[count] = 87; 	// zaciatocna X-ova pozicia objektu
		ballY[count] = 1; 	// zaciatocna Y-ova pozicia objektu
		xDir[count] = 6; 	// velkost jedneho kroku na X-ovej osi
		yDir[count] = 6; 	// velkost jedneho kroku na Y-ovej osi
  	}
  	count = 0; 				// pocitadlo
 8001dda:	2300      	movs	r3, #0
 8001ddc:	f507 420f 	add.w	r2, r7, #36608	; 0x8f00
 8001de0:	f102 02b4 	add.w	r2, r2, #180	; 0xb4
 8001de4:	6013      	str	r3, [r2, #0]


  	// vytvorenie rmy a vyplnit vsetko ine na ciernu farbu
	for(int i=56;i<118;i++){
 8001de6:	2338      	movs	r3, #56	; 0x38
 8001de8:	f507 420f 	add.w	r2, r7, #36608	; 0x8f00
 8001dec:	f102 02b0 	add.w	r2, r2, #176	; 0xb0
 8001df0:	6013      	str	r3, [r2, #0]
 8001df2:	e093      	b.n	8001f1c <main+0x39c>
		for(int j=0;j<128;j++){
 8001df4:	2300      	movs	r3, #0
 8001df6:	f507 420f 	add.w	r2, r7, #36608	; 0x8f00
 8001dfa:	f102 02ac 	add.w	r2, r2, #172	; 0xac
 8001dfe:	6013      	str	r3, [r2, #0]
 8001e00:	e079      	b.n	8001ef6 <main+0x376>
			if(i==56)
 8001e02:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8001e06:	f103 03b0 	add.w	r3, r3, #176	; 0xb0
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	2b38      	cmp	r3, #56	; 0x38
 8001e0e:	d112      	bne.n	8001e36 <main+0x2b6>
				matrix[i][j]=2;
 8001e10:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001e14:	3bb8      	subs	r3, #184	; 0xb8
 8001e16:	f507 420f 	add.w	r2, r7, #36608	; 0x8f00
 8001e1a:	f102 02b0 	add.w	r2, r2, #176	; 0xb0
 8001e1e:	6812      	ldr	r2, [r2, #0]
 8001e20:	01d1      	lsls	r1, r2, #7
 8001e22:	f507 420f 	add.w	r2, r7, #36608	; 0x8f00
 8001e26:	f102 02ac 	add.w	r2, r2, #172	; 0xac
 8001e2a:	6812      	ldr	r2, [r2, #0]
 8001e2c:	440a      	add	r2, r1
 8001e2e:	2102      	movs	r1, #2
 8001e30:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
 8001e34:	e054      	b.n	8001ee0 <main+0x360>
			else if(i==117)
 8001e36:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8001e3a:	f103 03b0 	add.w	r3, r3, #176	; 0xb0
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	2b75      	cmp	r3, #117	; 0x75
 8001e42:	d112      	bne.n	8001e6a <main+0x2ea>
				matrix[i][j]=2;
 8001e44:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001e48:	3bb8      	subs	r3, #184	; 0xb8
 8001e4a:	f507 420f 	add.w	r2, r7, #36608	; 0x8f00
 8001e4e:	f102 02b0 	add.w	r2, r2, #176	; 0xb0
 8001e52:	6812      	ldr	r2, [r2, #0]
 8001e54:	01d1      	lsls	r1, r2, #7
 8001e56:	f507 420f 	add.w	r2, r7, #36608	; 0x8f00
 8001e5a:	f102 02ac 	add.w	r2, r2, #172	; 0xac
 8001e5e:	6812      	ldr	r2, [r2, #0]
 8001e60:	440a      	add	r2, r1
 8001e62:	2102      	movs	r1, #2
 8001e64:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
 8001e68:	e03a      	b.n	8001ee0 <main+0x360>
			else if(j==127)
 8001e6a:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8001e6e:	f103 03ac 	add.w	r3, r3, #172	; 0xac
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	2b7f      	cmp	r3, #127	; 0x7f
 8001e76:	d121      	bne.n	8001ebc <main+0x33c>
				matrix[i][j]=2;
 8001e78:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001e7c:	3bb8      	subs	r3, #184	; 0xb8
 8001e7e:	f507 420f 	add.w	r2, r7, #36608	; 0x8f00
 8001e82:	f102 02b0 	add.w	r2, r2, #176	; 0xb0
 8001e86:	6812      	ldr	r2, [r2, #0]
 8001e88:	01d1      	lsls	r1, r2, #7
 8001e8a:	f507 420f 	add.w	r2, r7, #36608	; 0x8f00
 8001e8e:	f102 02ac 	add.w	r2, r2, #172	; 0xac
 8001e92:	6812      	ldr	r2, [r2, #0]
 8001e94:	440a      	add	r2, r1
 8001e96:	2102      	movs	r1, #2
 8001e98:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
 8001e9c:	e020      	b.n	8001ee0 <main+0x360>
 8001e9e:	bf00      	nop
 8001ea0:	40012400 	.word	0x40012400
 8001ea4:	08002b4c 	.word	0x08002b4c
 8001ea8:	08002b54 	.word	0x08002b54
 8001eac:	08002b5c 	.word	0x08002b5c
 8001eb0:	08002b60 	.word	0x08002b60
 8001eb4:	08002b68 	.word	0x08002b68
 8001eb8:	08002b6c 	.word	0x08002b6c
			else
				matrix[i][j]=0;
 8001ebc:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001ec0:	3bb8      	subs	r3, #184	; 0xb8
 8001ec2:	f507 420f 	add.w	r2, r7, #36608	; 0x8f00
 8001ec6:	f102 02b0 	add.w	r2, r2, #176	; 0xb0
 8001eca:	6812      	ldr	r2, [r2, #0]
 8001ecc:	01d1      	lsls	r1, r2, #7
 8001ece:	f507 420f 	add.w	r2, r7, #36608	; 0x8f00
 8001ed2:	f102 02ac 	add.w	r2, r2, #172	; 0xac
 8001ed6:	6812      	ldr	r2, [r2, #0]
 8001ed8:	440a      	add	r2, r1
 8001eda:	2100      	movs	r1, #0
 8001edc:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
  	count = 0; 				// pocitadlo


  	// vytvorenie rmy a vyplnit vsetko ine na ciernu farbu
	for(int i=56;i<118;i++){
		for(int j=0;j<128;j++){
 8001ee0:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8001ee4:	f103 03ac 	add.w	r3, r3, #172	; 0xac
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	3301      	adds	r3, #1
 8001eec:	f507 420f 	add.w	r2, r7, #36608	; 0x8f00
 8001ef0:	f102 02ac 	add.w	r2, r2, #172	; 0xac
 8001ef4:	6013      	str	r3, [r2, #0]
 8001ef6:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8001efa:	f103 03ac 	add.w	r3, r3, #172	; 0xac
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	2b7f      	cmp	r3, #127	; 0x7f
 8001f02:	f77f af7e 	ble.w	8001e02 <main+0x282>
  	}
  	count = 0; 				// pocitadlo


  	// vytvorenie rmy a vyplnit vsetko ine na ciernu farbu
	for(int i=56;i<118;i++){
 8001f06:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8001f0a:	f103 03b0 	add.w	r3, r3, #176	; 0xb0
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	3301      	adds	r3, #1
 8001f12:	f507 420f 	add.w	r2, r7, #36608	; 0x8f00
 8001f16:	f102 02b0 	add.w	r2, r2, #176	; 0xb0
 8001f1a:	6013      	str	r3, [r2, #0]
 8001f1c:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8001f20:	f103 03b0 	add.w	r3, r3, #176	; 0xb0
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	2b75      	cmp	r3, #117	; 0x75
 8001f28:	f77f af64 	ble.w	8001df4 <main+0x274>
				matrix[i][j]=0;
		}
	}

	// sirka a vyska objektu
	length = 12;
 8001f2c:	230c      	movs	r3, #12
 8001f2e:	f507 420f 	add.w	r2, r7, #36608	; 0x8f00
 8001f32:	f102 02a8 	add.w	r2, r2, #168	; 0xa8
 8001f36:	6013      	str	r3, [r2, #0]
	height = 12;
 8001f38:	230c      	movs	r3, #12
 8001f3a:	f507 420f 	add.w	r2, r7, #36608	; 0x8f00
 8001f3e:	f102 02a4 	add.w	r2, r2, #164	; 0xa4
 8001f42:	6013      	str	r3, [r2, #0]

  /* Infinite loop */
  while (1)
  {
	  // v kazdom kroku aktualizuje maticu
	  matrixPlot(matrix);
 8001f44:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001f48:	3bb8      	subs	r3, #184	; 0xb8
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	f7ff fb04 	bl	8001558 <matrixPlot>
	  // vymaze dany objekt
	  deleteBlock(matrix, ballX[count], ballY[count], length);
 8001f50:	f507 420b 	add.w	r2, r7, #35584	; 0x8b00
 8001f54:	f102 02bc 	add.w	r2, r2, #188	; 0xbc
 8001f58:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8001f5c:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	4413      	add	r3, r2
 8001f64:	781b      	ldrb	r3, [r3, #0]
 8001f66:	b219      	sxth	r1, r3
 8001f68:	f507 4207 	add.w	r2, r7, #34560	; 0x8700
 8001f6c:	f102 02d4 	add.w	r2, r2, #212	; 0xd4
 8001f70:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8001f74:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	4413      	add	r3, r2
 8001f7c:	781b      	ldrb	r3, [r3, #0]
 8001f7e:	b21a      	sxth	r2, r3
 8001f80:	f107 00b8 	add.w	r0, r7, #184	; 0xb8
 8001f84:	38b8      	subs	r0, #184	; 0xb8
 8001f86:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8001f8a:	f103 03a8 	add.w	r3, r3, #168	; 0xa8
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f7ff fc2e 	bl	80017f0 <deleteBlock>

	  // prehodi cislo na string
	  sprintf(c, "%d", count+1);
 8001f94:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8001f98:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	1c5a      	adds	r2, r3, #1
 8001fa0:	f507 4300 	add.w	r3, r7, #32768	; 0x8000
 8001fa4:	49b2      	ldr	r1, [pc, #712]	; (8002270 <main+0x6f0>)
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	f000 fd88 	bl	8002abc <siprintf>

	  // vypise cislo objektu
	  lcdPutS(c, lcdTextX(1), lcdTextY(10), decodeRgbValue(255, 255, 255), decodeRgbValue(0, 0, 0));
 8001fac:	2001      	movs	r0, #1
 8001fae:	f7ff fa79 	bl	80014a4 <lcdTextX>
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	461c      	mov	r4, r3
 8001fb6:	200a      	movs	r0, #10
 8001fb8:	f7ff fa84 	bl	80014c4 <lcdTextY>
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	461d      	mov	r5, r3
 8001fc0:	22ff      	movs	r2, #255	; 0xff
 8001fc2:	21ff      	movs	r1, #255	; 0xff
 8001fc4:	20ff      	movs	r0, #255	; 0xff
 8001fc6:	f7ff fa51 	bl	800146c <decodeRgbValue>
 8001fca:	4603      	mov	r3, r0
 8001fcc:	461e      	mov	r6, r3
 8001fce:	2200      	movs	r2, #0
 8001fd0:	2100      	movs	r1, #0
 8001fd2:	2000      	movs	r0, #0
 8001fd4:	f7ff fa4a 	bl	800146c <decodeRgbValue>
 8001fd8:	4603      	mov	r3, r0
 8001fda:	f507 4000 	add.w	r0, r7, #32768	; 0x8000
 8001fde:	9300      	str	r3, [sp, #0]
 8001fe0:	4633      	mov	r3, r6
 8001fe2:	462a      	mov	r2, r5
 8001fe4:	4621      	mov	r1, r4
 8001fe6:	f7ff fa7b 	bl	80014e0 <lcdPutS>

	  // v kazdom kroku posunuje objekt dolnym smerom
	  ballY[count] += yDir[count];
 8001fea:	f507 4207 	add.w	r2, r7, #34560	; 0x8700
 8001fee:	f102 02d4 	add.w	r2, r2, #212	; 0xd4
 8001ff2:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8001ff6:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	4413      	add	r3, r2
 8001ffe:	781a      	ldrb	r2, [r3, #0]
 8002000:	f507 4100 	add.w	r1, r7, #32768	; 0x8000
 8002004:	f101 0104 	add.w	r1, r1, #4
 8002008:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 800200c:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	440b      	add	r3, r1
 8002014:	781b      	ldrb	r3, [r3, #0]
 8002016:	4413      	add	r3, r2
 8002018:	b2d9      	uxtb	r1, r3
 800201a:	f507 4207 	add.w	r2, r7, #34560	; 0x8700
 800201e:	f102 02d4 	add.w	r2, r2, #212	; 0xd4
 8002022:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8002026:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	4413      	add	r3, r2
 800202e:	460a      	mov	r2, r1
 8002030:	701a      	strb	r2, [r3, #0]

	  // ked gombiky su stlacene, tak posunuje objekt dolava alebo doprava
	  if ((AD_value>1700) && (AD_value<2300)){
 8002032:	4b90      	ldr	r3, [pc, #576]	; (8002274 <main+0x6f4>)
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f240 62a4 	movw	r2, #1700	; 0x6a4
 800203a:	4293      	cmp	r3, r2
 800203c:	dd29      	ble.n	8002092 <main+0x512>
 800203e:	4b8d      	ldr	r3, [pc, #564]	; (8002274 <main+0x6f4>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f640 02fb 	movw	r2, #2299	; 0x8fb
 8002046:	4293      	cmp	r3, r2
 8002048:	dc23      	bgt.n	8002092 <main+0x512>
		  ballX[count] -= xDir[count]; // dolava
 800204a:	f507 420b 	add.w	r2, r7, #35584	; 0x8b00
 800204e:	f102 02bc 	add.w	r2, r2, #188	; 0xbc
 8002052:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8002056:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	4413      	add	r3, r2
 800205e:	781a      	ldrb	r2, [r3, #0]
 8002060:	f507 4103 	add.w	r1, r7, #33536	; 0x8300
 8002064:	f101 01ec 	add.w	r1, r1, #236	; 0xec
 8002068:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 800206c:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	440b      	add	r3, r1
 8002074:	781b      	ldrb	r3, [r3, #0]
 8002076:	1ad3      	subs	r3, r2, r3
 8002078:	b2d9      	uxtb	r1, r3
 800207a:	f507 420b 	add.w	r2, r7, #35584	; 0x8b00
 800207e:	f102 02bc 	add.w	r2, r2, #188	; 0xbc
 8002082:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8002086:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	4413      	add	r3, r2
 800208e:	460a      	mov	r2, r1
 8002090:	701a      	strb	r2, [r3, #0]
	  }
	  if ((AD_value>2500) && (AD_value<3200)){
 8002092:	4b78      	ldr	r3, [pc, #480]	; (8002274 <main+0x6f4>)
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	f640 12c4 	movw	r2, #2500	; 0x9c4
 800209a:	4293      	cmp	r3, r2
 800209c:	dd28      	ble.n	80020f0 <main+0x570>
 800209e:	4b75      	ldr	r3, [pc, #468]	; (8002274 <main+0x6f4>)
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f5b3 6f48 	cmp.w	r3, #3200	; 0xc80
 80020a6:	da23      	bge.n	80020f0 <main+0x570>
		  ballX[count] += xDir[count]; // doprava
 80020a8:	f507 420b 	add.w	r2, r7, #35584	; 0x8b00
 80020ac:	f102 02bc 	add.w	r2, r2, #188	; 0xbc
 80020b0:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 80020b4:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	4413      	add	r3, r2
 80020bc:	781a      	ldrb	r2, [r3, #0]
 80020be:	f507 4103 	add.w	r1, r7, #33536	; 0x8300
 80020c2:	f101 01ec 	add.w	r1, r1, #236	; 0xec
 80020c6:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 80020ca:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	440b      	add	r3, r1
 80020d2:	781b      	ldrb	r3, [r3, #0]
 80020d4:	4413      	add	r3, r2
 80020d6:	b2d9      	uxtb	r1, r3
 80020d8:	f507 420b 	add.w	r2, r7, #35584	; 0x8b00
 80020dc:	f102 02bc 	add.w	r2, r2, #188	; 0xbc
 80020e0:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 80020e4:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	4413      	add	r3, r2
 80020ec:	460a      	mov	r2, r1
 80020ee:	701a      	strb	r2, [r3, #0]
	  }

	  // v kazdom kroku checkuje ci sa nenachadza nieco na lavej objektu
	  if (ballX[count]-1 < 57 || checkNextToBlock(matrix, ballX[count]-1,ballY[count], height)){ // lava strana
 80020f0:	f507 420b 	add.w	r2, r7, #35584	; 0x8b00
 80020f4:	f102 02bc 	add.w	r2, r2, #188	; 0xbc
 80020f8:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 80020fc:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	4413      	add	r3, r2
 8002104:	781b      	ldrb	r3, [r3, #0]
 8002106:	3b01      	subs	r3, #1
 8002108:	2b38      	cmp	r3, #56	; 0x38
 800210a:	dd27      	ble.n	800215c <main+0x5dc>
 800210c:	f507 420b 	add.w	r2, r7, #35584	; 0x8b00
 8002110:	f102 02bc 	add.w	r2, r2, #188	; 0xbc
 8002114:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8002118:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	4413      	add	r3, r2
 8002120:	781b      	ldrb	r3, [r3, #0]
 8002122:	b29b      	uxth	r3, r3
 8002124:	3b01      	subs	r3, #1
 8002126:	b29b      	uxth	r3, r3
 8002128:	b219      	sxth	r1, r3
 800212a:	f507 4207 	add.w	r2, r7, #34560	; 0x8700
 800212e:	f102 02d4 	add.w	r2, r2, #212	; 0xd4
 8002132:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8002136:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	4413      	add	r3, r2
 800213e:	781b      	ldrb	r3, [r3, #0]
 8002140:	b21a      	sxth	r2, r3
 8002142:	f107 00b8 	add.w	r0, r7, #184	; 0xb8
 8002146:	38b8      	subs	r0, #184	; 0xb8
 8002148:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 800214c:	f103 03a4 	add.w	r3, r3, #164	; 0xa4
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	f7ff fbf5 	bl	8001940 <checkNextToBlock>
 8002156:	4603      	mov	r3, r0
 8002158:	2b00      	cmp	r3, #0
 800215a:	d022      	beq.n	80021a2 <main+0x622>
		  xDir[count] = 0;
 800215c:	f507 4203 	add.w	r2, r7, #33536	; 0x8300
 8002160:	f102 02ec 	add.w	r2, r2, #236	; 0xec
 8002164:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8002168:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	4413      	add	r3, r2
 8002170:	2200      	movs	r2, #0
 8002172:	701a      	strb	r2, [r3, #0]
		  if ((AD_value>2500) && (AD_value<3200)){
 8002174:	4b3f      	ldr	r3, [pc, #252]	; (8002274 <main+0x6f4>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f640 12c4 	movw	r2, #2500	; 0x9c4
 800217c:	4293      	cmp	r3, r2
 800217e:	dd10      	ble.n	80021a2 <main+0x622>
 8002180:	4b3c      	ldr	r3, [pc, #240]	; (8002274 <main+0x6f4>)
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f5b3 6f48 	cmp.w	r3, #3200	; 0xc80
 8002188:	da0b      	bge.n	80021a2 <main+0x622>
			  xDir[count] = 6;
 800218a:	f507 4203 	add.w	r2, r7, #33536	; 0x8300
 800218e:	f102 02ec 	add.w	r2, r2, #236	; 0xec
 8002192:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8002196:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	4413      	add	r3, r2
 800219e:	2206      	movs	r2, #6
 80021a0:	701a      	strb	r2, [r3, #0]
		  }
	  }
	  // v kazdom kroku checkuje ci sa nenachadza nieco na pravej objektu
	  if (ballX[count]+length > 116 || checkNextToBlock(matrix, ballX[count]+length,ballY[count], height)){ // prava strana
 80021a2:	f507 420b 	add.w	r2, r7, #35584	; 0x8b00
 80021a6:	f102 02bc 	add.w	r2, r2, #188	; 0xbc
 80021aa:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 80021ae:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	4413      	add	r3, r2
 80021b6:	781b      	ldrb	r3, [r3, #0]
 80021b8:	461a      	mov	r2, r3
 80021ba:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 80021be:	f103 03a8 	add.w	r3, r3, #168	; 0xa8
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	4413      	add	r3, r2
 80021c6:	2b74      	cmp	r3, #116	; 0x74
 80021c8:	dc2d      	bgt.n	8002226 <main+0x6a6>
 80021ca:	f507 420b 	add.w	r2, r7, #35584	; 0x8b00
 80021ce:	f102 02bc 	add.w	r2, r2, #188	; 0xbc
 80021d2:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 80021d6:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	4413      	add	r3, r2
 80021de:	781b      	ldrb	r3, [r3, #0]
 80021e0:	b29a      	uxth	r2, r3
 80021e2:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 80021e6:	f103 03a8 	add.w	r3, r3, #168	; 0xa8
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	b29b      	uxth	r3, r3
 80021ee:	4413      	add	r3, r2
 80021f0:	b29b      	uxth	r3, r3
 80021f2:	b219      	sxth	r1, r3
 80021f4:	f507 4207 	add.w	r2, r7, #34560	; 0x8700
 80021f8:	f102 02d4 	add.w	r2, r2, #212	; 0xd4
 80021fc:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8002200:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	4413      	add	r3, r2
 8002208:	781b      	ldrb	r3, [r3, #0]
 800220a:	b21a      	sxth	r2, r3
 800220c:	f107 00b8 	add.w	r0, r7, #184	; 0xb8
 8002210:	38b8      	subs	r0, #184	; 0xb8
 8002212:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8002216:	f103 03a4 	add.w	r3, r3, #164	; 0xa4
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	f7ff fb90 	bl	8001940 <checkNextToBlock>
 8002220:	4603      	mov	r3, r0
 8002222:	2b00      	cmp	r3, #0
 8002224:	d028      	beq.n	8002278 <main+0x6f8>
		  xDir[count] = 0;
 8002226:	f507 4203 	add.w	r2, r7, #33536	; 0x8300
 800222a:	f102 02ec 	add.w	r2, r2, #236	; 0xec
 800222e:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8002232:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	4413      	add	r3, r2
 800223a:	2200      	movs	r2, #0
 800223c:	701a      	strb	r2, [r3, #0]
		  if ((AD_value>1700) && (AD_value<2300)){
 800223e:	4b0d      	ldr	r3, [pc, #52]	; (8002274 <main+0x6f4>)
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f240 62a4 	movw	r2, #1700	; 0x6a4
 8002246:	4293      	cmp	r3, r2
 8002248:	dd16      	ble.n	8002278 <main+0x6f8>
 800224a:	4b0a      	ldr	r3, [pc, #40]	; (8002274 <main+0x6f4>)
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f640 02fb 	movw	r2, #2299	; 0x8fb
 8002252:	4293      	cmp	r3, r2
 8002254:	dc10      	bgt.n	8002278 <main+0x6f8>
			  xDir[count] = 6;
 8002256:	f507 4203 	add.w	r2, r7, #33536	; 0x8300
 800225a:	f102 02ec 	add.w	r2, r2, #236	; 0xec
 800225e:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8002262:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	4413      	add	r3, r2
 800226a:	2206      	movs	r2, #6
 800226c:	701a      	strb	r2, [r3, #0]
 800226e:	e003      	b.n	8002278 <main+0x6f8>
 8002270:	08002b74 	.word	0x08002b74
 8002274:	20000034 	.word	0x20000034
		  }
	  }
	  // v kazdom kroku checkuje ci sa nenachadza medzi ramcom na lavej strane a objektom na pravej strane
	  if (ballX[count]-1 < 57 && checkNextToBlock(matrix, ballX[count]+length,ballY[count], height)){
 8002278:	f507 420b 	add.w	r2, r7, #35584	; 0x8b00
 800227c:	f102 02bc 	add.w	r2, r2, #188	; 0xbc
 8002280:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8002284:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	4413      	add	r3, r2
 800228c:	781b      	ldrb	r3, [r3, #0]
 800228e:	3b01      	subs	r3, #1
 8002290:	2b38      	cmp	r3, #56	; 0x38
 8002292:	dc39      	bgt.n	8002308 <main+0x788>
 8002294:	f507 420b 	add.w	r2, r7, #35584	; 0x8b00
 8002298:	f102 02bc 	add.w	r2, r2, #188	; 0xbc
 800229c:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 80022a0:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	4413      	add	r3, r2
 80022a8:	781b      	ldrb	r3, [r3, #0]
 80022aa:	b29a      	uxth	r2, r3
 80022ac:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 80022b0:	f103 03a8 	add.w	r3, r3, #168	; 0xa8
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	b29b      	uxth	r3, r3
 80022b8:	4413      	add	r3, r2
 80022ba:	b29b      	uxth	r3, r3
 80022bc:	b219      	sxth	r1, r3
 80022be:	f507 4207 	add.w	r2, r7, #34560	; 0x8700
 80022c2:	f102 02d4 	add.w	r2, r2, #212	; 0xd4
 80022c6:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 80022ca:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	4413      	add	r3, r2
 80022d2:	781b      	ldrb	r3, [r3, #0]
 80022d4:	b21a      	sxth	r2, r3
 80022d6:	f107 00b8 	add.w	r0, r7, #184	; 0xb8
 80022da:	38b8      	subs	r0, #184	; 0xb8
 80022dc:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 80022e0:	f103 03a4 	add.w	r3, r3, #164	; 0xa4
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f7ff fb2b 	bl	8001940 <checkNextToBlock>
 80022ea:	4603      	mov	r3, r0
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d00b      	beq.n	8002308 <main+0x788>
		  xDir[count] = 0;
 80022f0:	f507 4203 	add.w	r2, r7, #33536	; 0x8300
 80022f4:	f102 02ec 	add.w	r2, r2, #236	; 0xec
 80022f8:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 80022fc:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	4413      	add	r3, r2
 8002304:	2200      	movs	r2, #0
 8002306:	701a      	strb	r2, [r3, #0]
	  }
	  // v kazdom kroku checkuje ci sa nenachadza medzi ramcom na pravej strane a objektom na lavej strane
	  if (ballX[count]+length > 116 && checkNextToBlock(matrix, ballX[count]-1,ballY[count], height)){
 8002308:	f507 420b 	add.w	r2, r7, #35584	; 0x8b00
 800230c:	f102 02bc 	add.w	r2, r2, #188	; 0xbc
 8002310:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8002314:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	4413      	add	r3, r2
 800231c:	781b      	ldrb	r3, [r3, #0]
 800231e:	461a      	mov	r2, r3
 8002320:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8002324:	f103 03a8 	add.w	r3, r3, #168	; 0xa8
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	4413      	add	r3, r2
 800232c:	2b74      	cmp	r3, #116	; 0x74
 800232e:	dd33      	ble.n	8002398 <main+0x818>
 8002330:	f507 420b 	add.w	r2, r7, #35584	; 0x8b00
 8002334:	f102 02bc 	add.w	r2, r2, #188	; 0xbc
 8002338:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 800233c:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	4413      	add	r3, r2
 8002344:	781b      	ldrb	r3, [r3, #0]
 8002346:	b29b      	uxth	r3, r3
 8002348:	3b01      	subs	r3, #1
 800234a:	b29b      	uxth	r3, r3
 800234c:	b219      	sxth	r1, r3
 800234e:	f507 4207 	add.w	r2, r7, #34560	; 0x8700
 8002352:	f102 02d4 	add.w	r2, r2, #212	; 0xd4
 8002356:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 800235a:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	4413      	add	r3, r2
 8002362:	781b      	ldrb	r3, [r3, #0]
 8002364:	b21a      	sxth	r2, r3
 8002366:	f107 00b8 	add.w	r0, r7, #184	; 0xb8
 800236a:	38b8      	subs	r0, #184	; 0xb8
 800236c:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8002370:	f103 03a4 	add.w	r3, r3, #164	; 0xa4
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	f7ff fae3 	bl	8001940 <checkNextToBlock>
 800237a:	4603      	mov	r3, r0
 800237c:	2b00      	cmp	r3, #0
 800237e:	d00b      	beq.n	8002398 <main+0x818>
		  xDir[count] = 0;
 8002380:	f507 4203 	add.w	r2, r7, #33536	; 0x8300
 8002384:	f102 02ec 	add.w	r2, r2, #236	; 0xec
 8002388:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 800238c:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	4413      	add	r3, r2
 8002394:	2200      	movs	r2, #0
 8002396:	701a      	strb	r2, [r3, #0]
	  }
	  // v kazdom kroku checkuje ci sa nenachadza medzi ramcom na pravej strane a ramcom na lavej strane
	  if (checkNextToBlock(matrix, ballX[count]+length,ballY[count], height) && checkNextToBlock(matrix, ballX[count]-1,ballY[count], height)){
 8002398:	f507 420b 	add.w	r2, r7, #35584	; 0x8b00
 800239c:	f102 02bc 	add.w	r2, r2, #188	; 0xbc
 80023a0:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 80023a4:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	4413      	add	r3, r2
 80023ac:	781b      	ldrb	r3, [r3, #0]
 80023ae:	b29a      	uxth	r2, r3
 80023b0:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 80023b4:	f103 03a8 	add.w	r3, r3, #168	; 0xa8
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	b29b      	uxth	r3, r3
 80023bc:	4413      	add	r3, r2
 80023be:	b29b      	uxth	r3, r3
 80023c0:	b219      	sxth	r1, r3
 80023c2:	f507 4207 	add.w	r2, r7, #34560	; 0x8700
 80023c6:	f102 02d4 	add.w	r2, r2, #212	; 0xd4
 80023ca:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 80023ce:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	4413      	add	r3, r2
 80023d6:	781b      	ldrb	r3, [r3, #0]
 80023d8:	b21a      	sxth	r2, r3
 80023da:	f107 00b8 	add.w	r0, r7, #184	; 0xb8
 80023de:	38b8      	subs	r0, #184	; 0xb8
 80023e0:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 80023e4:	f103 03a4 	add.w	r3, r3, #164	; 0xa4
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f7ff faa9 	bl	8001940 <checkNextToBlock>
 80023ee:	4603      	mov	r3, r0
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d033      	beq.n	800245c <main+0x8dc>
 80023f4:	f507 420b 	add.w	r2, r7, #35584	; 0x8b00
 80023f8:	f102 02bc 	add.w	r2, r2, #188	; 0xbc
 80023fc:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8002400:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	4413      	add	r3, r2
 8002408:	781b      	ldrb	r3, [r3, #0]
 800240a:	b29b      	uxth	r3, r3
 800240c:	3b01      	subs	r3, #1
 800240e:	b29b      	uxth	r3, r3
 8002410:	b219      	sxth	r1, r3
 8002412:	f507 4207 	add.w	r2, r7, #34560	; 0x8700
 8002416:	f102 02d4 	add.w	r2, r2, #212	; 0xd4
 800241a:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 800241e:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	4413      	add	r3, r2
 8002426:	781b      	ldrb	r3, [r3, #0]
 8002428:	b21a      	sxth	r2, r3
 800242a:	f107 00b8 	add.w	r0, r7, #184	; 0xb8
 800242e:	38b8      	subs	r0, #184	; 0xb8
 8002430:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8002434:	f103 03a4 	add.w	r3, r3, #164	; 0xa4
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f7ff fa81 	bl	8001940 <checkNextToBlock>
 800243e:	4603      	mov	r3, r0
 8002440:	2b00      	cmp	r3, #0
 8002442:	d00b      	beq.n	800245c <main+0x8dc>
		  xDir[count] = 0;
 8002444:	f507 4203 	add.w	r2, r7, #33536	; 0x8300
 8002448:	f102 02ec 	add.w	r2, r2, #236	; 0xec
 800244c:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8002450:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	4413      	add	r3, r2
 8002458:	2200      	movs	r2, #0
 800245a:	701a      	strb	r2, [r3, #0]
	  }

	  // ak stlacime treti tlacidlo, tak posunutie dole je zrychlene
	  if ((AD_value>3300) && (AD_value<3600)){
 800245c:	4b8e      	ldr	r3, [pc, #568]	; (8002698 <main+0xb18>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f640 42e4 	movw	r2, #3300	; 0xce4
 8002464:	4293      	cmp	r3, r2
 8002466:	dd65      	ble.n	8002534 <main+0x9b4>
 8002468:	4b8b      	ldr	r3, [pc, #556]	; (8002698 <main+0xb18>)
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f5b3 6f61 	cmp.w	r3, #3600	; 0xe10
 8002470:	da60      	bge.n	8002534 <main+0x9b4>
		  if (checkBlockade(matrix, ballX[count],ballY[count]+height+6, length))
 8002472:	f507 420b 	add.w	r2, r7, #35584	; 0x8b00
 8002476:	f102 02bc 	add.w	r2, r2, #188	; 0xbc
 800247a:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 800247e:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	4413      	add	r3, r2
 8002486:	781b      	ldrb	r3, [r3, #0]
 8002488:	b219      	sxth	r1, r3
 800248a:	f507 4207 	add.w	r2, r7, #34560	; 0x8700
 800248e:	f102 02d4 	add.w	r2, r2, #212	; 0xd4
 8002492:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8002496:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	4413      	add	r3, r2
 800249e:	781b      	ldrb	r3, [r3, #0]
 80024a0:	b29a      	uxth	r2, r3
 80024a2:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 80024a6:	f103 03a4 	add.w	r3, r3, #164	; 0xa4
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	b29b      	uxth	r3, r3
 80024ae:	4413      	add	r3, r2
 80024b0:	b29b      	uxth	r3, r3
 80024b2:	3306      	adds	r3, #6
 80024b4:	b29b      	uxth	r3, r3
 80024b6:	b21a      	sxth	r2, r3
 80024b8:	f107 00b8 	add.w	r0, r7, #184	; 0xb8
 80024bc:	38b8      	subs	r0, #184	; 0xb8
 80024be:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 80024c2:	f103 03a8 	add.w	r3, r3, #168	; 0xa8
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f7ff fa02 	bl	80018d0 <checkBlockade>
 80024cc:	4603      	mov	r3, r0
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d017      	beq.n	8002502 <main+0x982>
			  ballY[count] += 0;
 80024d2:	f507 4207 	add.w	r2, r7, #34560	; 0x8700
 80024d6:	f102 02d4 	add.w	r2, r2, #212	; 0xd4
 80024da:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 80024de:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	4413      	add	r3, r2
 80024e6:	7819      	ldrb	r1, [r3, #0]
 80024e8:	f507 4207 	add.w	r2, r7, #34560	; 0x8700
 80024ec:	f102 02d4 	add.w	r2, r2, #212	; 0xd4
 80024f0:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 80024f4:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	4413      	add	r3, r2
 80024fc:	460a      	mov	r2, r1
 80024fe:	701a      	strb	r2, [r3, #0]
 8002500:	e018      	b.n	8002534 <main+0x9b4>
		  else
			  ballY[count] += 6;
 8002502:	f507 4207 	add.w	r2, r7, #34560	; 0x8700
 8002506:	f102 02d4 	add.w	r2, r2, #212	; 0xd4
 800250a:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 800250e:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	4413      	add	r3, r2
 8002516:	781b      	ldrb	r3, [r3, #0]
 8002518:	3306      	adds	r3, #6
 800251a:	b2d9      	uxtb	r1, r3
 800251c:	f507 4207 	add.w	r2, r7, #34560	; 0x8700
 8002520:	f102 02d4 	add.w	r2, r2, #212	; 0xd4
 8002524:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8002528:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	4413      	add	r3, r2
 8002530:	460a      	mov	r2, r1
 8002532:	701a      	strb	r2, [r3, #0]
	  }

	  // v kazdom kroku checkuje, ci sa nenachadza dalsi objekt alebo ramec pred objektom
	  if (matrix[ballX[count]][ballY[count]+6] == 2 || checkBlockade(matrix, ballX[count],ballY[count]+6, length))
 8002534:	f507 420b 	add.w	r2, r7, #35584	; 0x8b00
 8002538:	f102 02bc 	add.w	r2, r2, #188	; 0xbc
 800253c:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8002540:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	4413      	add	r3, r2
 8002548:	781b      	ldrb	r3, [r3, #0]
 800254a:	4619      	mov	r1, r3
 800254c:	f507 4207 	add.w	r2, r7, #34560	; 0x8700
 8002550:	f102 02d4 	add.w	r2, r2, #212	; 0xd4
 8002554:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8002558:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	4413      	add	r3, r2
 8002560:	781b      	ldrb	r3, [r3, #0]
 8002562:	1d9a      	adds	r2, r3, #6
 8002564:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8002568:	3bb8      	subs	r3, #184	; 0xb8
 800256a:	01c9      	lsls	r1, r1, #7
 800256c:	440a      	add	r2, r1
 800256e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002572:	2b02      	cmp	r3, #2
 8002574:	d027      	beq.n	80025c6 <main+0xa46>
 8002576:	f507 420b 	add.w	r2, r7, #35584	; 0x8b00
 800257a:	f102 02bc 	add.w	r2, r2, #188	; 0xbc
 800257e:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8002582:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	4413      	add	r3, r2
 800258a:	781b      	ldrb	r3, [r3, #0]
 800258c:	b219      	sxth	r1, r3
 800258e:	f507 4207 	add.w	r2, r7, #34560	; 0x8700
 8002592:	f102 02d4 	add.w	r2, r2, #212	; 0xd4
 8002596:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 800259a:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	4413      	add	r3, r2
 80025a2:	781b      	ldrb	r3, [r3, #0]
 80025a4:	b29b      	uxth	r3, r3
 80025a6:	3306      	adds	r3, #6
 80025a8:	b29b      	uxth	r3, r3
 80025aa:	b21a      	sxth	r2, r3
 80025ac:	f107 00b8 	add.w	r0, r7, #184	; 0xb8
 80025b0:	38b8      	subs	r0, #184	; 0xb8
 80025b2:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 80025b6:	f103 03a8 	add.w	r3, r3, #168	; 0xa8
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f7ff f988 	bl	80018d0 <checkBlockade>
 80025c0:	4603      	mov	r3, r0
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d03b      	beq.n	800263e <main+0xabe>
	  {
		  // zastavi sa objekt
		  yDir[count] = 0;
 80025c6:	f507 4200 	add.w	r2, r7, #32768	; 0x8000
 80025ca:	f102 0204 	add.w	r2, r2, #4
 80025ce:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 80025d2:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	4413      	add	r3, r2
 80025da:	2200      	movs	r2, #0
 80025dc:	701a      	strb	r2, [r3, #0]
		  // necha objekt ja konecnom mieste
		  setBlockFixed(matrix, ballX[count], ballY[count]-6, length);
 80025de:	f507 420b 	add.w	r2, r7, #35584	; 0x8b00
 80025e2:	f102 02bc 	add.w	r2, r2, #188	; 0xbc
 80025e6:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 80025ea:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	4413      	add	r3, r2
 80025f2:	781b      	ldrb	r3, [r3, #0]
 80025f4:	b219      	sxth	r1, r3
 80025f6:	f507 4207 	add.w	r2, r7, #34560	; 0x8700
 80025fa:	f102 02d4 	add.w	r2, r2, #212	; 0xd4
 80025fe:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8002602:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	4413      	add	r3, r2
 800260a:	781b      	ldrb	r3, [r3, #0]
 800260c:	b29b      	uxth	r3, r3
 800260e:	3b06      	subs	r3, #6
 8002610:	b29b      	uxth	r3, r3
 8002612:	b21a      	sxth	r2, r3
 8002614:	f107 00b8 	add.w	r0, r7, #184	; 0xb8
 8002618:	38b8      	subs	r0, #184	; 0xb8
 800261a:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 800261e:	f103 03a8 	add.w	r3, r3, #168	; 0xa8
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f7ff f924 	bl	8001870 <setBlockFixed>
		  // vygenerujeme dalsi objekt
		  count++;
 8002628:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 800262c:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	3301      	adds	r3, #1
 8002634:	f507 420f 	add.w	r2, r7, #36608	; 0x8f00
 8002638:	f102 02b4 	add.w	r2, r2, #180	; 0xb4
 800263c:	6013      	str	r3, [r2, #0]
	  }
	  // checkuje naplnene riadky
	  checkLineFilled(matrix);
 800263e:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8002642:	3bb8      	subs	r3, #184	; 0xb8
 8002644:	4618      	mov	r0, r3
 8002646:	f7ff f9a5 	bl	8001994 <checkLineFilled>
	  // vykresli dany objekt
	  createBlock(matrix, ballX[count], ballY[count], length);
 800264a:	f507 420b 	add.w	r2, r7, #35584	; 0x8b00
 800264e:	f102 02bc 	add.w	r2, r2, #188	; 0xbc
 8002652:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8002656:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	4413      	add	r3, r2
 800265e:	781b      	ldrb	r3, [r3, #0]
 8002660:	b219      	sxth	r1, r3
 8002662:	f507 4207 	add.w	r2, r7, #34560	; 0x8700
 8002666:	f102 02d4 	add.w	r2, r2, #212	; 0xd4
 800266a:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 800266e:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	4413      	add	r3, r2
 8002676:	781b      	ldrb	r3, [r3, #0]
 8002678:	b21a      	sxth	r2, r3
 800267a:	f107 00b8 	add.w	r0, r7, #184	; 0xb8
 800267e:	38b8      	subs	r0, #184	; 0xb8
 8002680:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8002684:	f103 03a8 	add.w	r3, r3, #168	; 0xa8
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f7ff f881 	bl	8001790 <createBlock>
	  Delay(1000);
 800268e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002692:	f000 f803 	bl	800269c <Delay>
  }
 8002696:	e455      	b.n	8001f44 <main+0x3c4>
 8002698:	20000034 	.word	0x20000034

0800269c <Delay>:
				Write_Data(*(n+16*k+i));
				}
}

void Delay(uint16_t n)
{
 800269c:	b480      	push	{r7}
 800269e:	b085      	sub	sp, #20
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	4603      	mov	r3, r0
 80026a4:	80fb      	strh	r3, [r7, #6]
	uint32_t nl = n*2;
 80026a6:	88fb      	ldrh	r3, [r7, #6]
 80026a8:	005b      	lsls	r3, r3, #1
 80026aa:	60fb      	str	r3, [r7, #12]
	while(nl--);
 80026ac:	bf00      	nop
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	1e5a      	subs	r2, r3, #1
 80026b2:	60fa      	str	r2, [r7, #12]
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d1fa      	bne.n	80026ae <Delay+0x12>


	return;
 80026b8:	bf00      	nop
}
 80026ba:	3714      	adds	r7, #20
 80026bc:	46bd      	mov	sp, r7
 80026be:	bc80      	pop	{r7}
 80026c0:	4770      	bx	lr
 80026c2:	bf00      	nop

080026c4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80026c4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80026fc <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80026c8:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80026ca:	e003      	b.n	80026d4 <LoopCopyDataInit>

080026cc <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80026cc:	4b0c      	ldr	r3, [pc, #48]	; (8002700 <LoopFillZerobss+0x18>)
  ldr r3, [r3, r1]
 80026ce:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80026d0:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80026d2:	3104      	adds	r1, #4

080026d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80026d4:	480b      	ldr	r0, [pc, #44]	; (8002704 <LoopFillZerobss+0x1c>)
  ldr r3, =_edata
 80026d6:	4b0c      	ldr	r3, [pc, #48]	; (8002708 <LoopFillZerobss+0x20>)
  adds r2, r0, r1
 80026d8:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80026da:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80026dc:	d3f6      	bcc.n	80026cc <CopyDataInit>
  ldr r2, =_sbss
 80026de:	4a0b      	ldr	r2, [pc, #44]	; (800270c <LoopFillZerobss+0x24>)
  b LoopFillZerobss
 80026e0:	e002      	b.n	80026e8 <LoopFillZerobss>

080026e2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80026e2:	2300      	movs	r3, #0
  str r3, [r2], #4
 80026e4:	f842 3b04 	str.w	r3, [r2], #4

080026e8 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80026e8:	4b09      	ldr	r3, [pc, #36]	; (8002710 <LoopFillZerobss+0x28>)
  cmp r2, r3
 80026ea:	429a      	cmp	r2, r3
  bcc FillZerobss
 80026ec:	d3f9      	bcc.n	80026e2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80026ee:	f000 f841 	bl	8002774 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80026f2:	f000 f9f9 	bl	8002ae8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80026f6:	f7ff fa43 	bl	8001b80 <main>
  bx lr
 80026fa:	4770      	bx	lr

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80026fc:	20014000 	.word	0x20014000
/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
  b LoopCopyDataInit

CopyDataInit:
  ldr r3, =_sidata
 8002700:	08003188 	.word	0x08003188
  ldr r3, [r3, r1]
  str r3, [r0, r1]
  adds r1, r1, #4

LoopCopyDataInit:
  ldr r0, =_sdata
 8002704:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002708:	20000004 	.word	0x20000004
  adds r2, r0, r1
  cmp r2, r3
  bcc CopyDataInit
  ldr r2, =_sbss
 800270c:	20000008 	.word	0x20000008
FillZerobss:
  movs r3, #0
  str r3, [r2], #4

LoopFillZerobss:
  ldr r3, = _ebss
 8002710:	20000038 	.word	0x20000038

08002714 <AES_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002714:	e7fe      	b.n	8002714 <AES_IRQHandler>
	...

08002718 <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8002718:	b480      	push	{r7}
 800271a:	af00      	add	r7, sp, #0
}
 800271c:	bf00      	nop
 800271e:	46bd      	mov	sp, r7
 8002720:	bc80      	pop	{r7}
 8002722:	4770      	bx	lr

08002724 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8002724:	b480      	push	{r7}
 8002726:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
  }
 8002728:	e7fe      	b.n	8002728 <HardFault_Handler+0x4>
 800272a:	bf00      	nop

0800272c <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 800272c:	b480      	push	{r7}
 800272e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
  {
  }
 8002730:	e7fe      	b.n	8002730 <MemManage_Handler+0x4>
 8002732:	bf00      	nop

08002734 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8002734:	b480      	push	{r7}
 8002736:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
  {
  }
 8002738:	e7fe      	b.n	8002738 <BusFault_Handler+0x4>
 800273a:	bf00      	nop

0800273c <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 800273c:	b480      	push	{r7}
 800273e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
  {
  }
 8002740:	e7fe      	b.n	8002740 <UsageFault_Handler+0x4>
 8002742:	bf00      	nop

08002744 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8002744:	b480      	push	{r7}
 8002746:	af00      	add	r7, sp, #0
}
 8002748:	bf00      	nop
 800274a:	46bd      	mov	sp, r7
 800274c:	bc80      	pop	{r7}
 800274e:	4770      	bx	lr

08002750 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8002750:	b480      	push	{r7}
 8002752:	af00      	add	r7, sp, #0
}
 8002754:	bf00      	nop
 8002756:	46bd      	mov	sp, r7
 8002758:	bc80      	pop	{r7}
 800275a:	4770      	bx	lr

0800275c <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 800275c:	b480      	push	{r7}
 800275e:	af00      	add	r7, sp, #0
}
 8002760:	bf00      	nop
 8002762:	46bd      	mov	sp, r7
 8002764:	bc80      	pop	{r7}
 8002766:	4770      	bx	lr

08002768 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8002768:	b480      	push	{r7}
 800276a:	af00      	add	r7, sp, #0
	/*  TimingDelay_Decrement(); */
#ifdef USE_STM32L_DISCOVERY
  TimingDelay_Decrement();
#endif
}
 800276c:	bf00      	nop
 800276e:	46bd      	mov	sp, r7
 8002770:	bc80      	pop	{r7}
 8002772:	4770      	bx	lr

08002774 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	af00      	add	r7, sp, #0
  /*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100;
 8002778:	4a15      	ldr	r2, [pc, #84]	; (80027d0 <SystemInit+0x5c>)
 800277a:	4b15      	ldr	r3, [pc, #84]	; (80027d0 <SystemInit+0x5c>)
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002782:	6013      	str	r3, [r2, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t)0x88FFC00C;
 8002784:	4912      	ldr	r1, [pc, #72]	; (80027d0 <SystemInit+0x5c>)
 8002786:	4b12      	ldr	r3, [pc, #72]	; (80027d0 <SystemInit+0x5c>)
 8002788:	689a      	ldr	r2, [r3, #8]
 800278a:	4b12      	ldr	r3, [pc, #72]	; (80027d4 <SystemInit+0x60>)
 800278c:	4013      	ands	r3, r2
 800278e:	608b      	str	r3, [r1, #8]
  
  /*!< Reset HSION, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xEEFEFFFE;
 8002790:	4a0f      	ldr	r2, [pc, #60]	; (80027d0 <SystemInit+0x5c>)
 8002792:	4b0f      	ldr	r3, [pc, #60]	; (80027d0 <SystemInit+0x5c>)
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 800279a:	f023 1301 	bic.w	r3, r3, #65537	; 0x10001
 800279e:	6013      	str	r3, [r2, #0]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80027a0:	4a0b      	ldr	r2, [pc, #44]	; (80027d0 <SystemInit+0x5c>)
 80027a2:	4b0b      	ldr	r3, [pc, #44]	; (80027d0 <SystemInit+0x5c>)
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80027aa:	6013      	str	r3, [r2, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFF;
 80027ac:	4a08      	ldr	r2, [pc, #32]	; (80027d0 <SystemInit+0x5c>)
 80027ae:	4b08      	ldr	r3, [pc, #32]	; (80027d0 <SystemInit+0x5c>)
 80027b0:	689b      	ldr	r3, [r3, #8]
 80027b2:	f423 037d 	bic.w	r3, r3, #16580608	; 0xfd0000
 80027b6:	6093      	str	r3, [r2, #8]

  /*!< Disable all interrupts */
  RCC->CIR = 0x00000000;
 80027b8:	4b05      	ldr	r3, [pc, #20]	; (80027d0 <SystemInit+0x5c>)
 80027ba:	2200      	movs	r2, #0
 80027bc:	60da      	str	r2, [r3, #12]
#ifdef DATA_IN_ExtSRAM
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
    
  /* Configure the System clock frequency, AHB/APBx prescalers and Flash settings */
  SetSysClock();
 80027be:	f000 f80d 	bl	80027dc <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80027c2:	4b05      	ldr	r3, [pc, #20]	; (80027d8 <SystemInit+0x64>)
 80027c4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80027c8:	609a      	str	r2, [r3, #8]
#endif
}
 80027ca:	bf00      	nop
 80027cc:	bd80      	pop	{r7, pc}
 80027ce:	bf00      	nop
 80027d0:	40023800 	.word	0x40023800
 80027d4:	88ffc00c 	.word	0x88ffc00c
 80027d8:	e000ed00 	.word	0xe000ed00

080027dc <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 80027dc:	b480      	push	{r7}
 80027de:	b083      	sub	sp, #12
 80027e0:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 80027e2:	2300      	movs	r3, #0
 80027e4:	607b      	str	r3, [r7, #4]
 80027e6:	2300      	movs	r3, #0
 80027e8:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 80027ea:	4a41      	ldr	r2, [pc, #260]	; (80028f0 <SetSysClock+0x114>)
 80027ec:	4b40      	ldr	r3, [pc, #256]	; (80028f0 <SetSysClock+0x114>)
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80027f4:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 80027f6:	4b3e      	ldr	r3, [pc, #248]	; (80028f0 <SetSysClock+0x114>)
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027fe:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	3301      	adds	r3, #1
 8002804:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8002806:	683b      	ldr	r3, [r7, #0]
 8002808:	2b00      	cmp	r3, #0
 800280a:	d103      	bne.n	8002814 <SetSysClock+0x38>
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8002812:	d1f0      	bne.n	80027f6 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8002814:	4b36      	ldr	r3, [pc, #216]	; (80028f0 <SetSysClock+0x114>)
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800281c:	2b00      	cmp	r3, #0
 800281e:	d002      	beq.n	8002826 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8002820:	2301      	movs	r3, #1
 8002822:	603b      	str	r3, [r7, #0]
 8002824:	e001      	b.n	800282a <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8002826:	2300      	movs	r3, #0
 8002828:	603b      	str	r3, [r7, #0]
  }
  
  if (HSEStatus == (uint32_t)0x01)
 800282a:	683b      	ldr	r3, [r7, #0]
 800282c:	2b01      	cmp	r3, #1
 800282e:	d15a      	bne.n	80028e6 <SetSysClock+0x10a>
  {
    /* Enable 64-bit access */
    FLASH->ACR |= FLASH_ACR_ACC64;
 8002830:	4a30      	ldr	r2, [pc, #192]	; (80028f4 <SetSysClock+0x118>)
 8002832:	4b30      	ldr	r3, [pc, #192]	; (80028f4 <SetSysClock+0x118>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f043 0304 	orr.w	r3, r3, #4
 800283a:	6013      	str	r3, [r2, #0]
    
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTEN;
 800283c:	4a2d      	ldr	r2, [pc, #180]	; (80028f4 <SetSysClock+0x118>)
 800283e:	4b2d      	ldr	r3, [pc, #180]	; (80028f4 <SetSysClock+0x118>)
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f043 0302 	orr.w	r3, r3, #2
 8002846:	6013      	str	r3, [r2, #0]

    /* Flash 1 wait state */
    FLASH->ACR |= FLASH_ACR_LATENCY;
 8002848:	4a2a      	ldr	r2, [pc, #168]	; (80028f4 <SetSysClock+0x118>)
 800284a:	4b2a      	ldr	r3, [pc, #168]	; (80028f4 <SetSysClock+0x118>)
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f043 0301 	orr.w	r3, r3, #1
 8002852:	6013      	str	r3, [r2, #0]
    
    /* Power enable */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8002854:	4a26      	ldr	r2, [pc, #152]	; (80028f0 <SetSysClock+0x114>)
 8002856:	4b26      	ldr	r3, [pc, #152]	; (80028f0 <SetSysClock+0x114>)
 8002858:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800285a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800285e:	6253      	str	r3, [r2, #36]	; 0x24
  
    /* Select the Voltage Range 1 (1.8 V) */
    PWR->CR = PWR_CR_VOS_0;
 8002860:	4b25      	ldr	r3, [pc, #148]	; (80028f8 <SetSysClock+0x11c>)
 8002862:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002866:	601a      	str	r2, [r3, #0]
  
    /* Wait Until the Voltage Regulator is ready */
    while((PWR->CSR & PWR_CSR_VOSF) != RESET)
 8002868:	bf00      	nop
 800286a:	4b23      	ldr	r3, [pc, #140]	; (80028f8 <SetSysClock+0x11c>)
 800286c:	685b      	ldr	r3, [r3, #4]
 800286e:	f003 0310 	and.w	r3, r3, #16
 8002872:	2b00      	cmp	r3, #0
 8002874:	d1f9      	bne.n	800286a <SetSysClock+0x8e>
    {
    }
        
    /* HCLK = SYSCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 8002876:	4a1e      	ldr	r2, [pc, #120]	; (80028f0 <SetSysClock+0x114>)
 8002878:	4b1d      	ldr	r3, [pc, #116]	; (80028f0 <SetSysClock+0x114>)
 800287a:	689b      	ldr	r3, [r3, #8]
 800287c:	6093      	str	r3, [r2, #8]
  
    /* PCLK2 = HCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 800287e:	4a1c      	ldr	r2, [pc, #112]	; (80028f0 <SetSysClock+0x114>)
 8002880:	4b1b      	ldr	r3, [pc, #108]	; (80028f0 <SetSysClock+0x114>)
 8002882:	689b      	ldr	r3, [r3, #8]
 8002884:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;
 8002886:	4a1a      	ldr	r2, [pc, #104]	; (80028f0 <SetSysClock+0x114>)
 8002888:	4b19      	ldr	r3, [pc, #100]	; (80028f0 <SetSysClock+0x114>)
 800288a:	689b      	ldr	r3, [r3, #8]
 800288c:	6093      	str	r3, [r2, #8]
    
    /*  PLL configuration */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLMUL |
 800288e:	4a18      	ldr	r2, [pc, #96]	; (80028f0 <SetSysClock+0x114>)
 8002890:	4b17      	ldr	r3, [pc, #92]	; (80028f0 <SetSysClock+0x114>)
 8002892:	689b      	ldr	r3, [r3, #8]
 8002894:	f423 037d 	bic.w	r3, r3, #16580608	; 0xfd0000
 8002898:	6093      	str	r3, [r2, #8]
                                        RCC_CFGR_PLLDIV));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMUL12 | RCC_CFGR_PLLDIV3);
 800289a:	4a15      	ldr	r2, [pc, #84]	; (80028f0 <SetSysClock+0x114>)
 800289c:	4b14      	ldr	r3, [pc, #80]	; (80028f0 <SetSysClock+0x114>)
 800289e:	689b      	ldr	r3, [r3, #8]
 80028a0:	f443 0311 	orr.w	r3, r3, #9502720	; 0x910000
 80028a4:	6093      	str	r3, [r2, #8]

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 80028a6:	4a12      	ldr	r2, [pc, #72]	; (80028f0 <SetSysClock+0x114>)
 80028a8:	4b11      	ldr	r3, [pc, #68]	; (80028f0 <SetSysClock+0x114>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80028b0:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80028b2:	bf00      	nop
 80028b4:	4b0e      	ldr	r3, [pc, #56]	; (80028f0 <SetSysClock+0x114>)
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d0f9      	beq.n	80028b4 <SetSysClock+0xd8>
    {
    }
        
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80028c0:	4a0b      	ldr	r2, [pc, #44]	; (80028f0 <SetSysClock+0x114>)
 80028c2:	4b0b      	ldr	r3, [pc, #44]	; (80028f0 <SetSysClock+0x114>)
 80028c4:	689b      	ldr	r3, [r3, #8]
 80028c6:	f023 0303 	bic.w	r3, r3, #3
 80028ca:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;
 80028cc:	4a08      	ldr	r2, [pc, #32]	; (80028f0 <SetSysClock+0x114>)
 80028ce:	4b08      	ldr	r3, [pc, #32]	; (80028f0 <SetSysClock+0x114>)
 80028d0:	689b      	ldr	r3, [r3, #8]
 80028d2:	f043 0303 	orr.w	r3, r3, #3
 80028d6:	6093      	str	r3, [r2, #8]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL)
 80028d8:	bf00      	nop
 80028da:	4b05      	ldr	r3, [pc, #20]	; (80028f0 <SetSysClock+0x114>)
 80028dc:	689b      	ldr	r3, [r3, #8]
 80028de:	f003 030c 	and.w	r3, r3, #12
 80028e2:	2b0c      	cmp	r3, #12
 80028e4:	d1f9      	bne.n	80028da <SetSysClock+0xfe>
  else
  {
    /* If HSE fails to start-up, the application will have wrong clock
       configuration. User can add here some code to deal with this error */
  }
}
 80028e6:	bf00      	nop
 80028e8:	370c      	adds	r7, #12
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bc80      	pop	{r7}
 80028ee:	4770      	bx	lr
 80028f0:	40023800 	.word	0x40023800
 80028f4:	40023c00 	.word	0x40023c00
 80028f8:	40007000 	.word	0x40007000

080028fc <ts_itoa>:
**  Abstract: Convert integer to ascii
**  Returns:  void
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
 80028fc:	b480      	push	{r7}
 80028fe:	b087      	sub	sp, #28
 8002900:	af00      	add	r7, sp, #0
 8002902:	60f8      	str	r0, [r7, #12]
 8002904:	60b9      	str	r1, [r7, #8]
 8002906:	607a      	str	r2, [r7, #4]
	int div = 1;
 8002908:	2301      	movs	r3, #1
 800290a:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 800290c:	e004      	b.n	8002918 <ts_itoa+0x1c>
		div *= base;
 800290e:	697b      	ldr	r3, [r7, #20]
 8002910:	687a      	ldr	r2, [r7, #4]
 8002912:	fb02 f303 	mul.w	r3, r2, r3
 8002916:	617b      	str	r3, [r7, #20]
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
	int div = 1;
	while (d/div >= base)
 8002918:	697b      	ldr	r3, [r7, #20]
 800291a:	68ba      	ldr	r2, [r7, #8]
 800291c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	429a      	cmp	r2, r3
 8002924:	d2f3      	bcs.n	800290e <ts_itoa+0x12>
		div *= base;

	while (div != 0)
 8002926:	e029      	b.n	800297c <ts_itoa+0x80>
	{
		int num = d/div;
 8002928:	697b      	ldr	r3, [r7, #20]
 800292a:	68ba      	ldr	r2, [r7, #8]
 800292c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002930:	613b      	str	r3, [r7, #16]
		d = d%div;
 8002932:	697a      	ldr	r2, [r7, #20]
 8002934:	68bb      	ldr	r3, [r7, #8]
 8002936:	fbb3 f1f2 	udiv	r1, r3, r2
 800293a:	fb02 f201 	mul.w	r2, r2, r1
 800293e:	1a9b      	subs	r3, r3, r2
 8002940:	60bb      	str	r3, [r7, #8]
		div /= base;
 8002942:	697a      	ldr	r2, [r7, #20]
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	fb92 f3f3 	sdiv	r3, r2, r3
 800294a:	617b      	str	r3, [r7, #20]
		if (num > 9)
 800294c:	693b      	ldr	r3, [r7, #16]
 800294e:	2b09      	cmp	r3, #9
 8002950:	dd0a      	ble.n	8002968 <ts_itoa+0x6c>
			*((*buf)++) = (num-10) + 'A';
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	1c59      	adds	r1, r3, #1
 8002958:	68fa      	ldr	r2, [r7, #12]
 800295a:	6011      	str	r1, [r2, #0]
 800295c:	693a      	ldr	r2, [r7, #16]
 800295e:	b2d2      	uxtb	r2, r2
 8002960:	3237      	adds	r2, #55	; 0x37
 8002962:	b2d2      	uxtb	r2, r2
 8002964:	701a      	strb	r2, [r3, #0]
 8002966:	e009      	b.n	800297c <ts_itoa+0x80>
		else
			*((*buf)++) = num + '0';
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	1c59      	adds	r1, r3, #1
 800296e:	68fa      	ldr	r2, [r7, #12]
 8002970:	6011      	str	r1, [r2, #0]
 8002972:	693a      	ldr	r2, [r7, #16]
 8002974:	b2d2      	uxtb	r2, r2
 8002976:	3230      	adds	r2, #48	; 0x30
 8002978:	b2d2      	uxtb	r2, r2
 800297a:	701a      	strb	r2, [r3, #0]
{
	int div = 1;
	while (d/div >= base)
		div *= base;

	while (div != 0)
 800297c:	697b      	ldr	r3, [r7, #20]
 800297e:	2b00      	cmp	r3, #0
 8002980:	d1d2      	bne.n	8002928 <ts_itoa+0x2c>
		if (num > 9)
			*((*buf)++) = (num-10) + 'A';
		else
			*((*buf)++) = num + '0';
	}
}
 8002982:	bf00      	nop
 8002984:	371c      	adds	r7, #28
 8002986:	46bd      	mov	sp, r7
 8002988:	bc80      	pop	{r7}
 800298a:	4770      	bx	lr

0800298c <ts_formatstring>:
**  Abstract: Writes arguments va to buffer buf according to format fmt
**  Returns:  Length of string
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	b088      	sub	sp, #32
 8002990:	af00      	add	r7, sp, #0
 8002992:	60f8      	str	r0, [r7, #12]
 8002994:	60b9      	str	r1, [r7, #8]
 8002996:	607a      	str	r2, [r7, #4]
	char *start_buf = buf;
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	617b      	str	r3, [r7, #20]
	while(*fmt)
 800299c:	e07d      	b.n	8002a9a <ts_formatstring+0x10e>
	{
		/* Character needs formating? */
		if (*fmt == '%')
 800299e:	68bb      	ldr	r3, [r7, #8]
 80029a0:	781b      	ldrb	r3, [r3, #0]
 80029a2:	2b25      	cmp	r3, #37	; 0x25
 80029a4:	d171      	bne.n	8002a8a <ts_formatstring+0xfe>
		{
			switch (*(++fmt))
 80029a6:	68bb      	ldr	r3, [r7, #8]
 80029a8:	3301      	adds	r3, #1
 80029aa:	60bb      	str	r3, [r7, #8]
 80029ac:	68bb      	ldr	r3, [r7, #8]
 80029ae:	781b      	ldrb	r3, [r3, #0]
 80029b0:	2b64      	cmp	r3, #100	; 0x64
 80029b2:	d01e      	beq.n	80029f2 <ts_formatstring+0x66>
 80029b4:	2b64      	cmp	r3, #100	; 0x64
 80029b6:	dc06      	bgt.n	80029c6 <ts_formatstring+0x3a>
 80029b8:	2b58      	cmp	r3, #88	; 0x58
 80029ba:	d050      	beq.n	8002a5e <ts_formatstring+0xd2>
 80029bc:	2b63      	cmp	r3, #99	; 0x63
 80029be:	d00e      	beq.n	80029de <ts_formatstring+0x52>
 80029c0:	2b25      	cmp	r3, #37	; 0x25
 80029c2:	d058      	beq.n	8002a76 <ts_formatstring+0xea>
 80029c4:	e05d      	b.n	8002a82 <ts_formatstring+0xf6>
 80029c6:	2b73      	cmp	r3, #115	; 0x73
 80029c8:	d02b      	beq.n	8002a22 <ts_formatstring+0x96>
 80029ca:	2b73      	cmp	r3, #115	; 0x73
 80029cc:	dc02      	bgt.n	80029d4 <ts_formatstring+0x48>
 80029ce:	2b69      	cmp	r3, #105	; 0x69
 80029d0:	d00f      	beq.n	80029f2 <ts_formatstring+0x66>
 80029d2:	e056      	b.n	8002a82 <ts_formatstring+0xf6>
 80029d4:	2b75      	cmp	r3, #117	; 0x75
 80029d6:	d037      	beq.n	8002a48 <ts_formatstring+0xbc>
 80029d8:	2b78      	cmp	r3, #120	; 0x78
 80029da:	d040      	beq.n	8002a5e <ts_formatstring+0xd2>
 80029dc:	e051      	b.n	8002a82 <ts_formatstring+0xf6>
			{
			  case 'c':
				*buf++ = va_arg(va, int);
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	1c5a      	adds	r2, r3, #1
 80029e2:	60fa      	str	r2, [r7, #12]
 80029e4:	687a      	ldr	r2, [r7, #4]
 80029e6:	1d11      	adds	r1, r2, #4
 80029e8:	6079      	str	r1, [r7, #4]
 80029ea:	6812      	ldr	r2, [r2, #0]
 80029ec:	b2d2      	uxtb	r2, r2
 80029ee:	701a      	strb	r2, [r3, #0]
				break;
 80029f0:	e047      	b.n	8002a82 <ts_formatstring+0xf6>
			  case 'd':
			  case 'i':
				{
					signed int val = va_arg(va, signed int);
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	1d1a      	adds	r2, r3, #4
 80029f6:	607a      	str	r2, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	61fb      	str	r3, [r7, #28]
					if (val < 0)
 80029fc:	69fb      	ldr	r3, [r7, #28]
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	da07      	bge.n	8002a12 <ts_formatstring+0x86>
					{
						val *= -1;
 8002a02:	69fb      	ldr	r3, [r7, #28]
 8002a04:	425b      	negs	r3, r3
 8002a06:	61fb      	str	r3, [r7, #28]
						*buf++ = '-';
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	1c5a      	adds	r2, r3, #1
 8002a0c:	60fa      	str	r2, [r7, #12]
 8002a0e:	222d      	movs	r2, #45	; 0x2d
 8002a10:	701a      	strb	r2, [r3, #0]
					}
					ts_itoa(&buf, val, 10);
 8002a12:	69f9      	ldr	r1, [r7, #28]
 8002a14:	f107 030c 	add.w	r3, r7, #12
 8002a18:	220a      	movs	r2, #10
 8002a1a:	4618      	mov	r0, r3
 8002a1c:	f7ff ff6e 	bl	80028fc <ts_itoa>
				}
				break;
 8002a20:	e02f      	b.n	8002a82 <ts_formatstring+0xf6>
			  case 's':
				{
					char * arg = va_arg(va, char *);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	1d1a      	adds	r2, r3, #4
 8002a26:	607a      	str	r2, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	61bb      	str	r3, [r7, #24]
					while (*arg)
 8002a2c:	e007      	b.n	8002a3e <ts_formatstring+0xb2>
					{
						*buf++ = *arg++;
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	1c5a      	adds	r2, r3, #1
 8002a32:	60fa      	str	r2, [r7, #12]
 8002a34:	69ba      	ldr	r2, [r7, #24]
 8002a36:	1c51      	adds	r1, r2, #1
 8002a38:	61b9      	str	r1, [r7, #24]
 8002a3a:	7812      	ldrb	r2, [r2, #0]
 8002a3c:	701a      	strb	r2, [r3, #0]
				}
				break;
			  case 's':
				{
					char * arg = va_arg(va, char *);
					while (*arg)
 8002a3e:	69bb      	ldr	r3, [r7, #24]
 8002a40:	781b      	ldrb	r3, [r3, #0]
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d1f3      	bne.n	8002a2e <ts_formatstring+0xa2>
					{
						*buf++ = *arg++;
					}
				}
				break;
 8002a46:	e01c      	b.n	8002a82 <ts_formatstring+0xf6>
			  case 'u':
					ts_itoa(&buf, va_arg(va, unsigned int), 10);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	1d1a      	adds	r2, r3, #4
 8002a4c:	607a      	str	r2, [r7, #4]
 8002a4e:	6819      	ldr	r1, [r3, #0]
 8002a50:	f107 030c 	add.w	r3, r7, #12
 8002a54:	220a      	movs	r2, #10
 8002a56:	4618      	mov	r0, r3
 8002a58:	f7ff ff50 	bl	80028fc <ts_itoa>
				break;
 8002a5c:	e011      	b.n	8002a82 <ts_formatstring+0xf6>
			  case 'x':
			  case 'X':
					ts_itoa(&buf, va_arg(va, int), 16);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	1d1a      	adds	r2, r3, #4
 8002a62:	607a      	str	r2, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	4619      	mov	r1, r3
 8002a68:	f107 030c 	add.w	r3, r7, #12
 8002a6c:	2210      	movs	r2, #16
 8002a6e:	4618      	mov	r0, r3
 8002a70:	f7ff ff44 	bl	80028fc <ts_itoa>
				break;
 8002a74:	e005      	b.n	8002a82 <ts_formatstring+0xf6>
			  case '%':
				  *buf++ = '%';
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	1c5a      	adds	r2, r3, #1
 8002a7a:	60fa      	str	r2, [r7, #12]
 8002a7c:	2225      	movs	r2, #37	; 0x25
 8002a7e:	701a      	strb	r2, [r3, #0]
				  break;
 8002a80:	bf00      	nop
			}
			fmt++;
 8002a82:	68bb      	ldr	r3, [r7, #8]
 8002a84:	3301      	adds	r3, #1
 8002a86:	60bb      	str	r3, [r7, #8]
 8002a88:	e007      	b.n	8002a9a <ts_formatstring+0x10e>
		}
		/* Else just copy */
		else
		{
			*buf++ = *fmt++;
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	1c5a      	adds	r2, r3, #1
 8002a8e:	60fa      	str	r2, [r7, #12]
 8002a90:	68ba      	ldr	r2, [r7, #8]
 8002a92:	1c51      	adds	r1, r2, #1
 8002a94:	60b9      	str	r1, [r7, #8]
 8002a96:	7812      	ldrb	r2, [r2, #0]
 8002a98:	701a      	strb	r2, [r3, #0]
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
	char *start_buf = buf;
	while(*fmt)
 8002a9a:	68bb      	ldr	r3, [r7, #8]
 8002a9c:	781b      	ldrb	r3, [r3, #0]
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	f47f af7d 	bne.w	800299e <ts_formatstring+0x12>
		else
		{
			*buf++ = *fmt++;
		}
	}
	*buf = 0;
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	701a      	strb	r2, [r3, #0]

	return (int)(buf - start_buf);
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	461a      	mov	r2, r3
 8002aae:	697b      	ldr	r3, [r7, #20]
 8002ab0:	1ad3      	subs	r3, r2, r3
}
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	3720      	adds	r7, #32
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	bd80      	pop	{r7, pc}
 8002aba:	bf00      	nop

08002abc <siprintf>:
**            given character string according to the format parameter.
**  Returns:  Number of bytes written
**===========================================================================
*/
int siprintf(char *buf, const char *fmt, ...)
{
 8002abc:	b40e      	push	{r1, r2, r3}
 8002abe:	b580      	push	{r7, lr}
 8002ac0:	b085      	sub	sp, #20
 8002ac2:	af00      	add	r7, sp, #0
 8002ac4:	6078      	str	r0, [r7, #4]
	int length;
	va_list va;
	va_start(va, fmt);
 8002ac6:	f107 0320 	add.w	r3, r7, #32
 8002aca:	60bb      	str	r3, [r7, #8]
	length = ts_formatstring(buf, fmt, va);
 8002acc:	68ba      	ldr	r2, [r7, #8]
 8002ace:	69f9      	ldr	r1, [r7, #28]
 8002ad0:	6878      	ldr	r0, [r7, #4]
 8002ad2:	f7ff ff5b 	bl	800298c <ts_formatstring>
 8002ad6:	60f8      	str	r0, [r7, #12]
	va_end(va);
	return length;
 8002ad8:	68fb      	ldr	r3, [r7, #12]
}
 8002ada:	4618      	mov	r0, r3
 8002adc:	3714      	adds	r7, #20
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002ae4:	b003      	add	sp, #12
 8002ae6:	4770      	bx	lr

08002ae8 <__libc_init_array>:
 8002ae8:	4b0e      	ldr	r3, [pc, #56]	; (8002b24 <__libc_init_array+0x3c>)
 8002aea:	b570      	push	{r4, r5, r6, lr}
 8002aec:	461e      	mov	r6, r3
 8002aee:	4c0e      	ldr	r4, [pc, #56]	; (8002b28 <__libc_init_array+0x40>)
 8002af0:	2500      	movs	r5, #0
 8002af2:	1ae4      	subs	r4, r4, r3
 8002af4:	10a4      	asrs	r4, r4, #2
 8002af6:	42a5      	cmp	r5, r4
 8002af8:	d004      	beq.n	8002b04 <__libc_init_array+0x1c>
 8002afa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002afe:	4798      	blx	r3
 8002b00:	3501      	adds	r5, #1
 8002b02:	e7f8      	b.n	8002af6 <__libc_init_array+0xe>
 8002b04:	f000 f816 	bl	8002b34 <_init>
 8002b08:	4b08      	ldr	r3, [pc, #32]	; (8002b2c <__libc_init_array+0x44>)
 8002b0a:	4c09      	ldr	r4, [pc, #36]	; (8002b30 <__libc_init_array+0x48>)
 8002b0c:	461e      	mov	r6, r3
 8002b0e:	1ae4      	subs	r4, r4, r3
 8002b10:	10a4      	asrs	r4, r4, #2
 8002b12:	2500      	movs	r5, #0
 8002b14:	42a5      	cmp	r5, r4
 8002b16:	d004      	beq.n	8002b22 <__libc_init_array+0x3a>
 8002b18:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002b1c:	4798      	blx	r3
 8002b1e:	3501      	adds	r5, #1
 8002b20:	e7f8      	b.n	8002b14 <__libc_init_array+0x2c>
 8002b22:	bd70      	pop	{r4, r5, r6, pc}
 8002b24:	08003180 	.word	0x08003180
 8002b28:	08003180 	.word	0x08003180
 8002b2c:	08003180 	.word	0x08003180
 8002b30:	08003184 	.word	0x08003184

08002b34 <_init>:
 8002b34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b36:	bf00      	nop
 8002b38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b3a:	bc08      	pop	{r3}
 8002b3c:	469e      	mov	lr, r3
 8002b3e:	4770      	bx	lr

08002b40 <_fini>:
 8002b40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b42:	bf00      	nop
 8002b44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b46:	bc08      	pop	{r3}
 8002b48:	469e      	mov	lr, r3
 8002b4a:	4770      	bx	lr
