

================================================================
== Synthesis Summary Report of 'conv_ds'
================================================================
+ General Information: 
    * Date:           Wed May  7 03:47:50 2025
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        conv_ds
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+------------+-------------+-----+
    |                                       Modules                                       | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |          |            |             |     |
    |                                       & Loops                                       | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |     FF     |     LUT     | URAM|
    +-------------------------------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+------------+-------------+-----+
    |+ conv_ds                                                                            |     -|  0.02|   100523|  5.026e+05|         -|   100524|     -|        no|     -|  10 (~0%)|  7573 (~0%)|  10362 (~0%)|    -|
    | + conv_ds_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_31_3_VITIS_LOOP_36_5_VITIS_LOOP_37_6  |     -|  0.02|   100505|  5.025e+05|         -|   100505|     -|        no|     -|  10 (~0%)|  5441 (~0%)|  10028 (~0%)|    -|
    |  o VITIS_LOOP_29_1_VITIS_LOOP_31_3_VITIS_LOOP_36_5_VITIS_LOOP_37_6                  |    II|  3.65|   100503|  5.025e+05|       168|       16|  6272|       yes|     -|         -|           -|            -|    -|
    +-------------------------------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------------+----------+
| Interface        | Bitwidth |
+------------------+----------+
| bias_address0    | 5        |
| bias_address1    | 5        |
| bias_q0          | 32       |
| bias_q1          | 32       |
| in_fm_address0   | 15       |
| in_fm_address1   | 15       |
| in_fm_q0         | 32       |
| in_fm_q1         | 32       |
| out_fm_address0  | 13       |
| out_fm_d0        | 32       |
| weights_address0 | 10       |
| weights_address1 | 10       |
| weights_q0       | 32       |
| weights_q1       | 32       |
+------------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| out_fm   | out       | float*   |
| in_fm    | in        | float*   |
| weights  | in        | float*   |
| bias     | in        | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+------------------+---------+----------+
| Argument | HW Interface     | HW Type | HW Usage |
+----------+------------------+---------+----------+
| out_fm   | out_fm_address0  | port    | offset   |
| out_fm   | out_fm_ce0       | port    |          |
| out_fm   | out_fm_we0       | port    |          |
| out_fm   | out_fm_d0        | port    |          |
| in_fm    | in_fm_address0   | port    | offset   |
| in_fm    | in_fm_ce0        | port    |          |
| in_fm    | in_fm_q0         | port    |          |
| in_fm    | in_fm_address1   | port    | offset   |
| in_fm    | in_fm_ce1        | port    |          |
| in_fm    | in_fm_q1         | port    |          |
| weights  | weights_address0 | port    | offset   |
| weights  | weights_ce0      | port    |          |
| weights  | weights_q0       | port    |          |
| weights  | weights_address1 | port    | offset   |
| weights  | weights_ce1      | port    |          |
| weights  | weights_q1       | port    |          |
| bias     | bias_address0    | port    | offset   |
| bias     | bias_ce0         | port    |          |
| bias     | bias_q0          | port    |          |
| bias     | bias_address1    | port    | offset   |
| bias     | bias_ce1         | port    |          |
| bias     | bias_q1          | port    |          |
+----------+------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-------------------------------------------------------------------------------------+-----+--------+-------------+------+---------+---------+
| Name                                                                                | DSP | Pragma | Variable    | Op   | Impl    | Latency |
+-------------------------------------------------------------------------------------+-----+--------+-------------+------+---------+---------+
| + conv_ds                                                                           | 10  |        |             |      |         |         |
|  + conv_ds_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_31_3_VITIS_LOOP_36_5_VITIS_LOOP_37_6 | 10  |        |             |      |         |         |
|    empty_6_fu_1797_p2                                                               | -   |        | empty_6     | sub  | fabric  | 0       |
|    empty_8_fu_1825_p2                                                               | -   |        | empty_8     | sub  | fabric  | 0       |
|    empty_10_fu_2342_p2                                                              | -   |        | empty_10    | sub  | fabric  | 0       |
|    empty_12_fu_2368_p2                                                              | -   |        | empty_12    | sub  | fabric  | 0       |
|    add_ln34_fu_1847_p2                                                              | -   |        | add_ln34    | add  | fabric  | 0       |
|    empty_14_fu_1862_p2                                                              | -   |        | empty_14    | add  | fabric  | 0       |
|    empty_15_fu_1880_p2                                                              | -   |        | empty_15    | add  | fabric  | 0       |
|    add_ln29_1_fu_1892_p2                                                            | -   |        | add_ln29_1  | add  | fabric  | 0       |
|    add_ln29_fu_1913_p2                                                              | -   |        | add_ln29    | add  | fabric  | 0       |
|    p_mid1647_fu_1953_p2                                                             | -   |        | p_mid1647   | sub  | fabric  | 0       |
|    p_mid1649_fu_1989_p2                                                             | -   |        | p_mid1649   | sub  | fabric  | 0       |
|    add_ln30_fu_2073_p2                                                              | -   |        | add_ln30    | add  | fabric  | 0       |
|    p_mid1389_fu_2435_p2                                                             | -   |        | p_mid1389   | sub  | fabric  | 0       |
|    p_mid1391_fu_2468_p2                                                             | -   |        | p_mid1391   | sub  | fabric  | 0       |
|    add_ln31_fu_2143_p2                                                              | -   |        | add_ln31    | add  | fabric  | 0       |
|    add_ln33_fu_2545_p2                                                              | -   |        | add_ln33    | add  | fabric  | 0       |
|    add_ln34_1_fu_2551_p2                                                            | -   |        | add_ln34_1  | add  | fabric  | 0       |
|    add_ln36_fu_2268_p2                                                              | -   |        | add_ln36    | add  | fabric  | 0       |
|    p_mid1_fu_2278_p2                                                                | -   |        | p_mid1      | add  | fabric  | 0       |
|    p_mid16_fu_2304_p2                                                               | -   |        | p_mid16     | add  | fabric  | 0       |
|    sub_ln49_fu_2712_p2                                                              | -   |        | sub_ln49    | sub  | fabric  | 0       |
|    empty_22_fu_2745_p2                                                              | -   |        | empty_22    | add  | fabric  | 0       |
|    add_ln49_31_fu_2755_p2                                                           | -   |        | add_ln49_31 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3                                                 | 3   |        | mul         | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1                                                | 2   |        | acc_2       | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4                                                 | 3   |        | mul_0_1     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1                                                | 2   |        | acc_2_0_1   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3                                                 | 3   |        | mul_0_2     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1                                                | 2   |        | acc_2_0_2   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4                                                 | 3   |        | mul_0_3     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1                                                | 2   |        | acc_2_0_3   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3                                                 | 3   |        | mul_0_4     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1                                                | 2   |        | acc_2_0_4   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4                                                 | 3   |        | mul_0_5     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1                                                | 2   |        | acc_2_0_5   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3                                                 | 3   |        | mul_0_6     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1                                                | 2   |        | acc_2_0_6   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4                                                 | 3   |        | mul_0_7     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1                                                | 2   |        | acc_2_0_7   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3                                                 | 3   |        | mul_0_8     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1                                                | 2   |        | acc_2_0_8   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4                                                 | 3   |        | mul_0_9     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1                                                | 2   |        | acc_2_0_9   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3                                                 | 3   |        | mul_0_s     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1                                                | 2   |        | acc_2_0_s   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4                                                 | 3   |        | mul_0_10    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1                                                | 2   |        | acc_2_0_10  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3                                                 | 3   |        | mul_0_11    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1                                                | 2   |        | acc_2_0_11  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4                                                 | 3   |        | mul_0_12    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1                                                | 2   |        | acc_2_0_12  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3                                                 | 3   |        | mul_0_13    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1                                                | 2   |        | acc_2_0_13  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4                                                 | 3   |        | mul_0_14    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1                                                | 2   |        | acc_2_0_14  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3                                                 | 3   |        | mul_1       | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2                                                | 2   |        | acc_2_1     | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4                                                 | 3   |        | mul_1_1     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2                                                | 2   |        | acc_2_1_1   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3                                                 | 3   |        | mul_1_2     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2                                                | 2   |        | acc_2_1_2   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4                                                 | 3   |        | mul_1_3     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2                                                | 2   |        | acc_2_1_3   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3                                                 | 3   |        | mul_1_4     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2                                                | 2   |        | acc_2_1_4   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4                                                 | 3   |        | mul_1_5     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2                                                | 2   |        | acc_2_1_5   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3                                                 | 3   |        | mul_1_6     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2                                                | 2   |        | acc_2_1_6   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4                                                 | 3   |        | mul_1_7     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2                                                | 2   |        | acc_2_1_7   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3                                                 | 3   |        | mul_1_8     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2                                                | 2   |        | acc_2_1_8   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4                                                 | 3   |        | mul_1_9     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2                                                | 2   |        | acc_2_1_9   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3                                                 | 3   |        | mul_1_s     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2                                                | 2   |        | acc_2_1_s   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4                                                 | 3   |        | mul_1_10    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2                                                | 2   |        | acc_2_1_10  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3                                                 | 3   |        | mul_1_11    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2                                                | 2   |        | acc_2_1_11  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4                                                 | 3   |        | mul_1_12    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2                                                | 2   |        | acc_2_1_12  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3                                                 | 3   |        | mul_1_13    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2                                                | 2   |        | acc_2_1_13  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4                                                 | 3   |        | mul_1_14    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2                                                | 2   |        | acc_2_1_14  | fadd | fulldsp | 4       |
|    add_ln39_fu_2777_p2                                                              | -   |        | add_ln39    | add  | fabric  | 0       |
|    add_ln37_fu_2793_p2                                                              | -   |        | add_ln37    | add  | fabric  | 0       |
|    add_ln36_1_fu_5354_p2                                                            | -   |        | add_ln36_1  | add  | fabric  | 0       |
|    add_ln33_1_fu_5366_p2                                                            | -   |        | add_ln33_1  | add  | fabric  | 0       |
|    add_ln31_1_fu_5378_p2                                                            | -   |        | add_ln31_1  | add  | fabric  | 0       |
|    add_ln30_1_fu_5390_p2                                                            | -   |        | add_ln30_1  | add  | fabric  | 0       |
+-------------------------------------------------------------------------------------+-----+--------+-------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+----------------------------------------------+-------------------------------------------------+
| Type            | Options                                      | Location                                        |
+-----------------+----------------------------------------------+-------------------------------------------------+
| inline          | off                                          | conv_ds_fast.cpp:15 in conv_small               |
| array_partition | variable=out_buf complete dim=1              | conv_ds_fast.cpp:17 in conv_small, out_buf      |
| array_partition | variable=in_buf complete dim=1               | conv_ds_fast.cpp:18 in conv_small, in_buf       |
| array_partition | variable=wt_buf complete dim=1               | conv_ds_fast.cpp:19 in conv_small, wt_buf       |
| array_partition | variable=bias_buf complete dim=1             | conv_ds_fast.cpp:20 in conv_small, bias_buf     |
| pipeline        | II=1                                         | conv_ds_fast.cpp:25 in conv_small               |
| unroll          |                                              | conv_ds_fast.cpp:28 in conv_small               |
| inline          | off                                          | conv_ds_fast.cpp:41 in index_calc               |
| inline          | off                                          | conv_ds_fast.cpp:52 in conv_ds                  |
| interface       | m_axi depth=1 port=in_feature_map bundle=ds  | conv_ds_fast.cpp:54 in conv_ds, in_feature_map  |
| interface       | m_axi depth=1 port=layer_weights bundle=ds   | conv_ds_fast.cpp:55 in conv_ds, layer_weights   |
| interface       | m_axi depth=1 port=layer_bias bundle=ds      | conv_ds_fast.cpp:56 in conv_ds, layer_bias      |
| interface       | m_axi depth=1 port=out_feature_map bundle=ds | conv_ds_fast.cpp:57 in conv_ds, out_feature_map |
| interface       | s_axilite register port=return               | conv_ds_fast.cpp:58 in conv_ds, return          |
| pipeline        | II=1                                         | conv_ds_fast.cpp:93 in conv_ds                  |
| pipeline        | II=1                                         | conv_ds_fast.cpp:105 in conv_ds                 |
| pipeline        | II=1                                         | conv_ds_fast.cpp:118 in conv_ds                 |
+-----------------+----------------------------------------------+-------------------------------------------------+


