rule_1: ExGntd = true -> ExGntd = true
rule_2: ExGntd = true -> ExGntd = true
rule_3: CurCmd = ReqE -> CurCmd != ReqS
rule_4: ExGntd = true -> CurCmd = Empty
rule_5: ExGntd = true -> CurCmd != ReqS
rule_6: CurCmd = ReqS -> CurCmd != ReqE
rule_7: CurCmd = ReqE -> ExGntd = false
rule_8: ExGntd = true -> CurCmd = Empty
rule_9: CurCmd = ReqS -> ExGntd = false
rule_10: ExGntd = true -> CurCmd != ReqE
rule_11: ExGntd = true -> CurCmd != ReqS
rule_12: CurCmd = ReqS -> ExGntd = false
rule_13: CurCmd = ReqE -> ExGntd = false
rule_14: ExGntd = true -> CurCmd != ReqE
rule_15: CurCmd = Empty -> CurCmd != ReqS
rule_16: CurCmd = ReqS -> CurCmd != Empty
rule_17: ExGntd = false -> ExGntd = false
rule_18: ExGntd = false -> ExGntd = false
rule_19: CurCmd = ReqE -> CurCmd != Empty
rule_20: CurCmd = Empty -> CurCmd != ReqE
rule_21: CurCmd != Empty -> ExGntd = false
rule_22: CurCmd != Empty -> ExGntd = false
rule_23: ExGntd = true -> ShrSet[NODE_1] = true
rule_24: ExGntd = true -> ShrSet[NODE_1] = true
rule_25: ExGntd = true -> ShrSet[NODE_1] = true
rule_26: ExGntd = true -> ShrSet[NODE_1] = true
rule_27: ExGntd = true -> ShrSet[NODE_1] = true
rule_28: ExGntd = true -> ShrSet[NODE_1] = true
rule_29: CurCmd = ReqS -> ShrSet[NODE_2] = false
rule_30: CurCmd = ReqS -> InvSet[NODE_2] = false
rule_31: ExGntd = true -> InvSet[NODE_2] = false
rule_32: CurCmd = ReqS -> InvSet[NODE_1] = false
rule_33: ShrSet[NODE_1] = true -> CurCmd = Empty
rule_34: CurCmd = ReqE -> ShrSet[NODE_2] = false
rule_35: ExGntd = true -> InvSet[NODE_1] = false
rule_36: CurCmd = ReqS -> ShrSet[NODE_1] = false
rule_37: ExGntd = true -> InvSet[NODE_2] = false
rule_38: CurCmd = ReqS -> InvSet[NODE_1] = false
rule_39: ExGntd = true -> InvSet[NODE_1] = false
rule_40: CurCmd = ReqE -> ShrSet[NODE_2] = false
rule_41: ExGntd = true -> ShrSet[NODE_2] = false
rule_42: CurCmd = ReqE -> ShrSet[NODE_1] = false
rule_43: CurCmd = ReqE -> InvSet[NODE_1] = false
rule_44: ExGntd = true -> InvSet[NODE_2] = false
rule_45: ExGntd = true -> InvSet[NODE_1] = false
rule_46: ShrSet[NODE_1] = true -> CurCmd != ReqS
rule_47: ExGntd = true -> InvSet[NODE_2] = false
rule_48: CurCmd = ReqE -> InvSet[NODE_2] = false
rule_49: CurCmd = ReqS -> InvSet[NODE_2] = false
rule_50: CurCmd = ReqE -> InvSet[NODE_2] = false
rule_51: ShrSet[NODE_1] = true -> CurCmd != ReqS
rule_52: CurCmd = ReqS -> ShrSet[NODE_2] = false
rule_53: ShrSet[NODE_1] = true -> CurCmd = Empty
rule_54: CurCmd = ReqE -> ShrSet[NODE_1] = false
rule_55: ExGntd = true -> ShrSet[NODE_2] = false
rule_56: ExGntd = true -> InvSet[NODE_1] = false
rule_57: ShrSet[NODE_1] = true -> CurCmd != ReqE
rule_58: CurCmd = ReqS -> ShrSet[NODE_1] = false
rule_59: ExGntd = true -> ShrSet[NODE_2] = false
rule_60: ExGntd = true -> ShrSet[NODE_2] = false
rule_61: CurCmd = ReqE -> InvSet[NODE_1] = false
rule_62: ShrSet[NODE_1] = true -> CurCmd != ReqE
rule_63: ExGntd = true -> ShrSet[NODE_2] = false
rule_64: ExGntd = true -> InvSet[NODE_2] = false
rule_65: ExGntd = true -> InvSet[NODE_1] = false
rule_66: ExGntd = true -> InvSet[NODE_1] = false
rule_67: ShrSet[NODE_1] = true -> CurCmd != ReqS
rule_68: ShrSet[NODE_1] = true -> CurCmd != ReqE
rule_69: ExGntd = true -> InvSet[NODE_2] = false
rule_70: ShrSet[NODE_1] = true -> CurCmd = Empty
rule_71: ExGntd = true -> ShrSet[NODE_2] = false
rule_72: CurCmd != ReqS -> ShrSet[NODE_2] = false
rule_73: CurCmd = Empty -> ShrSet[NODE_2] = false
rule_74: CurCmd = Empty -> InvSet[NODE_2] = false
rule_75: CurCmd != ReqE -> InvSet[NODE_2] = false
rule_76: ExGntd = false -> InvSet[NODE_1] = false
rule_77: ExGntd = false -> ShrSet[NODE_2] = false
rule_78: ExGntd = true -> Cache[NODE_1].State = I
rule_79: ExGntd = false -> InvSet[NODE_2] = false
rule_80: CurCmd != ReqS -> InvSet[NODE_1] = false
rule_81: ShrSet[NODE_1] = false -> ExGntd = false
rule_82: CurCmd != ReqS -> InvSet[NODE_1] = false
rule_83: CurCmd != ReqE -> InvSet[NODE_1] = false
rule_84: ExGntd = false -> ShrSet[NODE_2] = false
rule_85: CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_86: CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_87: CurCmd != ReqS -> InvSet[NODE_2] = false
rule_88: ExGntd = false -> InvSet[NODE_1] = false
rule_89: ShrSet[NODE_1] = false -> ExGntd = false
rule_90: CurCmd = ReqE -> Cache[NODE_1].State = I
rule_91: CurCmd = Empty -> InvSet[NODE_2] = false
rule_92: ShrSet[NODE_1] = false -> ExGntd = false
rule_93: ExGntd = false -> InvSet[NODE_2] = false
rule_94: CurCmd != ReqS -> ShrSet[NODE_2] = false
rule_95: ExGntd = false -> InvSet[NODE_2] = false
rule_96: CurCmd = ReqE -> Cache[NODE_2].State = I
rule_97: ExGntd = true -> Cache[NODE_1].State = I
rule_98: CurCmd != ReqE -> InvSet[NODE_1] = false
rule_99: CurCmd != ReqS -> InvSet[NODE_2] = false
rule_100: CurCmd = Empty -> InvSet[NODE_1] = false
rule_101: CurCmd = Empty -> InvSet[NODE_1] = false
rule_102: ExGntd = false -> InvSet[NODE_2] = false
rule_103: ExGntd = false -> ShrSet[NODE_2] = false
rule_104: ExGntd = false -> InvSet[NODE_1] = false
rule_105: ExGntd = false -> ShrSet[NODE_2] = false
rule_106: CurCmd = ReqS -> Cache[NODE_1].State = I
rule_107: ShrSet[NODE_1] = false -> ExGntd = false
rule_108: ExGntd = true -> Cache[NODE_2].State = I
rule_109: CurCmd != ReqE -> InvSet[NODE_2] = false
rule_110: CurCmd = ReqS -> Cache[NODE_2].State = I
rule_111: ExGntd = false -> InvSet[NODE_1] = false
rule_112: ExGntd = true -> Cache[NODE_2].State = I
rule_113: CurCmd = Empty -> ShrSet[NODE_2] = false
rule_114: ExGntd = true -> Cache[NODE_2].State = I
rule_115: ShrSet[NODE_1] = false -> ExGntd = false
rule_116: ExGntd = false -> ShrSet[NODE_2] = false
rule_117: ExGntd = false -> ShrSet[NODE_2] = false
rule_118: ExGntd = false -> InvSet[NODE_2] = false
rule_119: ShrSet[NODE_1] = false -> ExGntd = false
rule_120: ExGntd = true -> Cache[NODE_1].State = I
rule_121: ExGntd = false -> InvSet[NODE_1] = false
rule_122: ExGntd = false -> InvSet[NODE_1] = false
rule_123: ExGntd = false -> InvSet[NODE_2] = false
rule_124: CurCmd != ReqE -> Cache[NODE_1].State = I
rule_125: CurCmd = Empty -> Cache[NODE_1].State = I
rule_126: CurCmd = Empty -> Cache[NODE_2].State = I
rule_127: ExGntd = true -> Cache[NODE_1].State != E
rule_128: ExGntd = false -> Cache[NODE_2].State = I
rule_129: CurCmd != Empty -> InvSet[NODE_2] = false
rule_130: Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_131: ExGntd = true -> Chan2[NODE_1].Cmd = GntE
rule_132: CurCmd != ReqS -> Cache[NODE_2].State = I
rule_133: ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_134: CurCmd != Empty -> ShrSet[NODE_1] = false
rule_135: CurCmd = ReqE -> Cache[NODE_2].State != E
rule_136: ExGntd = false -> Cache[NODE_2].State = I
rule_137: CurCmd = ReqS -> Cache[NODE_1].State != S
rule_138: CurCmd != Empty -> ShrSet[NODE_2] = false
rule_139: CurCmd != ReqS -> Cache[NODE_1].State = I
rule_140: ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_141: ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_142: CurCmd = ReqE -> Cache[NODE_2].State != S
rule_143: CurCmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_144: CurCmd != ReqE -> Cache[NODE_2].State = I
rule_145: ExGntd = true -> Cache[NODE_1].State != E
rule_146: CurCmd = ReqS -> Cache[NODE_2].State != S
rule_147: CurCmd = ReqE -> Cache[NODE_1].State != S
rule_148: CurCmd = ReqS -> Cache[NODE_2].State != E
rule_149: ExGntd = true -> Cache[NODE_2].State != E
rule_150: ExGntd = false -> Cache[NODE_1].State = I
rule_151: CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_152: CurCmd = ReqS -> Cache[NODE_1].State != E
rule_153: CurCmd != Empty -> ShrSet[NODE_2] = false
rule_154: CurCmd != Empty -> InvSet[NODE_1] = false
rule_155: CurCmd != Empty -> InvSet[NODE_1] = false
rule_156: CurCmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_157: CurCmd != Empty -> ShrSet[NODE_1] = false
rule_158: ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_159: CurCmd = ReqE -> Cache[NODE_1].State != E
rule_160: ExGntd = true -> Chan2[NODE_1].Cmd = GntE
rule_161: Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_162: ExGntd = true -> Cache[NODE_1].State != S
rule_163: ExGntd = true -> Cache[NODE_2].State != S
rule_164: ExGntd = false -> Cache[NODE_1].State = I
rule_165: ExGntd = true -> Cache[NODE_1].State != S
rule_166: ExGntd = true -> Cache[NODE_2].State != S
rule_167: CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_168: CurCmd != Empty -> InvSet[NODE_2] = false
rule_169: ExGntd = true -> Cache[NODE_2].State != E
rule_170: ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_171: ExGntd = true -> Chan2[NODE_1].Cmd = GntE
rule_172: ExGntd = true -> Cache[NODE_2].State != S
rule_173: ExGntd = false -> Cache[NODE_1].State = I
rule_174: ExGntd = true -> Cache[NODE_1].State != S
rule_175: ExGntd = true -> Cache[NODE_1].State != E
rule_176: ExGntd = true -> Cache[NODE_2].State != E
rule_177: ExGntd = false -> Cache[NODE_2].State = I
rule_178: ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_179: CurCmd = Empty -> Cache[NODE_2].State != S
rule_180: ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_181: CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_182: ExGntd = false -> Cache[NODE_2].State != S
rule_183: ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_184: CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_185: ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_186: CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_187: Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqE
rule_188: CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_189: CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_190: ExGntd = true -> Chan1[NODE_2].Cmd = Empty
rule_191: CurCmd != ReqE -> Cache[NODE_1].State != S
rule_192: Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_193: ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_194: Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqE
rule_195: ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_196: Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_197: CurCmd != ReqS -> Cache[NODE_1].State != E
rule_198: CurCmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_199: CurCmd != ReqS -> Cache[NODE_2].State != S
rule_200: CurCmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_201: CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_202: ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_203: ExGntd = false -> Cache[NODE_1].State != E
rule_204: ExGntd = true -> Chan1[NODE_2].Cmd != ReqE
rule_205: CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_206: Chan2[NODE_1].Cmd = GntS -> CurCmd = Empty
rule_207: Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqS
rule_208: CurCmd = Empty -> Cache[NODE_1].State != S
rule_209: Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_210: Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_211: CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_212: CurCmd != Empty -> Cache[NODE_2].State = I
rule_213: CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_214: CurCmd != ReqE -> Cache[NODE_2].State != E
rule_215: CurCmd != ReqS -> Cache[NODE_2].State != E
rule_216: ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_217: CurCmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_218: ExGntd = true -> Chan1[NODE_2].Cmd = Empty
rule_219: ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_220: ExGntd = true -> Chan1[NODE_2].Cmd != ReqS
rule_221: CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_222: Chan2[NODE_1].Cmd = GntE -> CurCmd = Empty
rule_223: CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_224: Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_225: ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_226: Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqS
rule_227: CurCmd = Empty -> Cache[NODE_1].State != E
rule_228: ExGntd = true -> Chan1[NODE_1].Cmd = Empty
rule_229: ExGntd = false -> Cache[NODE_2].State != S
rule_230: CurCmd != ReqE -> Cache[NODE_2].State != S
rule_231: ExGntd = true -> Chan1[NODE_2].Cmd != ReqS
rule_232: Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_233: CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_234: ExGntd = true -> Chan1[NODE_1].Cmd != ReqS
rule_235: ExGntd = true -> Chan1[NODE_1].Cmd = Empty
rule_236: CurCmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_237: CurCmd != Empty -> Cache[NODE_1].State = I
rule_238: Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_239: ExGntd = true -> Chan1[NODE_1].Cmd != ReqS
rule_240: CurCmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_241: ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_242: CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_243: CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_244: ExGntd = true -> Chan1[NODE_1].Cmd != ReqE
rule_245: ExGntd = false -> Cache[NODE_1].State != S
rule_246: CurCmd != ReqE -> Cache[NODE_1].State != E
rule_247: ExGntd = false -> Cache[NODE_2].State != E
rule_248: ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_249: Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_250: ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_251: Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_252: CurCmd != ReqS -> Cache[NODE_1].State != S
rule_253: ExGntd = true -> Chan1[NODE_1].Cmd != ReqE
rule_254: ExGntd = true -> Chan1[NODE_2].Cmd != ReqE
rule_255: CurCmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_256: Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_257: ExGntd = false -> Cache[NODE_1].State != S
rule_258: ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_259: ExGntd = false -> Cache[NODE_1].State != E
rule_260: CurCmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_261: ExGntd = false -> Cache[NODE_2].State != E
rule_262: ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_263: ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_264: ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_265: CurCmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_266: CurCmd = Empty -> Cache[NODE_2].State != E
rule_267: ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_268: ExGntd = true -> Chan1[NODE_2].Cmd != ReqE
rule_269: ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_270: ExGntd = true -> Chan1[NODE_1].Cmd != ReqE
rule_271: ExGntd = true -> Chan1[NODE_2].Cmd = Empty
rule_272: ExGntd = true -> Chan1[NODE_1].Cmd != ReqS
rule_273: ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_274: ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_275: ExGntd = false -> Cache[NODE_2].State != S
rule_276: ExGntd = false -> Cache[NODE_1].State != E
rule_277: ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_278: ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_279: ExGntd = true -> Chan1[NODE_2].Cmd != ReqS
rule_280: ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_281: ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_282: ExGntd = true -> Chan1[NODE_1].Cmd = Empty
rule_283: ExGntd = false -> Cache[NODE_1].State != S
rule_284: ExGntd = false -> Cache[NODE_2].State != E
rule_285: CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_286: CurCmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_287: ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_288: ExGntd = true -> Chan2[NODE_1].Cmd != Empty
rule_289: ExGntd = false -> Chan2[NODE_2].Cmd = Empty
rule_290: ExGntd = false -> Chan2[NODE_2].Cmd != GntS
rule_291: CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_292: CurCmd != Empty -> Cache[NODE_1].State != S
rule_293: CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_294: CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_295: CurCmd != Empty -> Cache[NODE_2].State != S
rule_296: CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_297: CurCmd != Empty -> Cache[NODE_2].State != E
rule_298: ExGntd = true -> Chan2[NODE_1].Cmd != Empty
rule_299: CurCmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_300: CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_301: CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_302: CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_303: ExGntd = false -> Chan2[NODE_2].Cmd = Empty
rule_304: ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_305: CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_306: Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_307: ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_308: ExGntd = false -> Chan2[NODE_2].Cmd != GntS
rule_309: CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_310: Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_311: ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_312: CurCmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_313: CurCmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_314: ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_315: ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_316: Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_317: CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_318: ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_319: CurCmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_320: Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_321: CurCmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_322: CurCmd != Empty -> Cache[NODE_1].State != E
rule_323: ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_324: ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_325: ExGntd = false -> Chan2[NODE_2].Cmd = Empty
rule_326: ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_327: ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_328: ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_329: ExGntd = true -> Chan2[NODE_1].Cmd != Empty
rule_330: ExGntd = false -> Chan2[NODE_2].Cmd != GntS
rule_331: ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_332: CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_333: CurCmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_334: CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_335: ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_336: ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_337: Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_338: Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_339: CurCmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_340: CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_341: ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_342: Chan2[NODE_1].Cmd != Empty -> CurCmd != ReqE
rule_343: CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_344: CurCmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_345: Chan2[NODE_1].Cmd != Empty -> CurCmd = Empty
rule_346: CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_347: Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_348: Chan2[NODE_1].Cmd != Empty -> CurCmd != ReqS
rule_349: CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_350: Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_351: CurCmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_352: CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_353: CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_354: ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_355: ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_356: ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_357: CurCmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_358: ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_359: ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_360: CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_361: CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_362: CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_363: ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_364: CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_365: CurCmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_366: ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_367: ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_368: ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_369: ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_370: CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_371: CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_372: ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_373: ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_374: ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_375: ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_376: ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_377: ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_378: ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_379: ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_380: ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_381: ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_382: ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_383: ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_384: ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_385: ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_386: ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_387: ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_388: ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_389: ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_390: ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_391: ShrSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_392: ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_393: ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_394: InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_395: InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_396: InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_397: InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_398: InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_399: ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_400: ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_401: ShrSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_402: ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_403: InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_404: InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_405: InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_406: ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_407: InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_408: ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_409: ShrSet[NODE_1] = true -> Cache[NODE_1].State = I
rule_410: ShrSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_411: ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_412: InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_413: ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_414: ShrSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_415: InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_416: ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_417: ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_418: InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_419: ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_420: ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_421: InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_422: InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_423: ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_424: ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_425: InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_426: ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_427: ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_428: InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_429: InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_430: InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_431: InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_432: ShrSet[NODE_1] = true -> Cache[NODE_1].State = I
rule_433: ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_434: ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_435: ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_436: InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_437: ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_438: ShrSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_439: InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_440: ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_441: InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_442: ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_443: ShrSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_444: ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_445: InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_446: ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_447: ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_448: InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_449: InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_450: ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_451: ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_452: ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_453: ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_454: InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_455: InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_456: ShrSet[NODE_1] = true -> Cache[NODE_1].State = I
rule_457: InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_458: ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_459: ShrSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_460: Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_461: InvSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_462: ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_463: Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_464: ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_465: ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_466: ShrSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_467: InvSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_468: Cache[NODE_2].State = I -> InvSet[NODE_2] = false
rule_469: ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_470: ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_471: ShrSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_472: InvSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_473: Cache[NODE_2].State = I -> InvSet[NODE_1] = false
rule_474: ShrSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_475: Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_476: ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_477: ShrSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_478: InvSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_479: Cache[NODE_2].State = I -> InvSet[NODE_1] = false
rule_480: Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_481: ShrSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_482: InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_483: Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_484: ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_485: Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_486: Cache[NODE_2].State = I -> ShrSet[NODE_2] = false
rule_487: ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_488: Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_489: ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_490: Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_491: ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_492: ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_493: Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_494: InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_495: Cache[NODE_2].State = I -> InvSet[NODE_2] = false
rule_496: InvSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_497: InvSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_498: Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_499: Cache[NODE_2].State = I -> ShrSet[NODE_2] = false
rule_500: ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_501: ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_502: InvSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_503: ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_504: ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_505: InvSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_506: ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_507: ShrSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_508: ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_509: ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_510: InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_511: ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_512: ShrSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_513: ShrSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_514: InvSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_515: ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_516: ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_517: Cache[NODE_2].State != E -> ShrSet[NODE_2] = false
rule_518: Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_519: InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_520: Cache[NODE_1].State != S -> InvSet[NODE_2] = false
rule_521: InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_522: Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_523: ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqS
rule_524: ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd = Empty
rule_525: ShrSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_526: InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_527: Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_2] = false
rule_528: ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_529: Cache[NODE_2].State != E -> ShrSet[NODE_2] = false
rule_530: ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqE
rule_531: Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = false
rule_532: Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = false
rule_533: Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_534: Cache[NODE_1].State != E -> ShrSet[NODE_2] = false
rule_535: ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_536: Cache[NODE_1].State != E -> InvSet[NODE_1] = false
rule_537: InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_538: ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_539: Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_540: ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_541: Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_542: ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_543: Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = false
rule_544: ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_545: ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_546: Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = false
rule_547: Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_548: Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_549: Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_550: Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_551: Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = false
rule_552: InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_553: Cache[NODE_1].State != S -> InvSet[NODE_1] = false
rule_554: ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_555: InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_556: Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_557: Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = false
rule_558: ShrSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_559: Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_560: Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
rule_561: ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_562: ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_563: Cache[NODE_1].State != E -> InvSet[NODE_2] = false
rule_564: InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_565: InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_566: Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_1] = false
rule_567: Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_568: Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_569: InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_570: Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_571: InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_572: Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_1] = false
rule_573: ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqE
rule_574: Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_575: Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_576: ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_577: Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_578: InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_579: Cache[NODE_1].State != E -> InvSet[NODE_1] = false
rule_580: Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_581: ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd = Empty
rule_582: ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqS
rule_583: InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_584: Cache[NODE_2].State != E -> InvSet[NODE_1] = false
rule_585: Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_586: Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
rule_587: ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_588: ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_589: Cache[NODE_1].State != E -> InvSet[NODE_2] = false
rule_590: InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_591: Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_592: Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_593: Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_594: ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_595: ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_596: Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_597: InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_598: Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = false
rule_599: ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqE
rule_600: Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_601: Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_602: InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_603: Cache[NODE_2].State != E -> InvSet[NODE_1] = false
rule_604: ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd = Empty
rule_605: ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_606: ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqS
rule_607: InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_608: Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_2] = false
rule_609: Cache[NODE_1].State = I -> Cache[NODE_2].State = I
rule_610: Cache[NODE_2].State = I -> Cache[NODE_1].State = I
rule_611: Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_612: Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_613: Cache[NODE_1].State != S -> ShrSet[NODE_2] = false
rule_614: ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_615: Cache[NODE_1].State != S -> InvSet[NODE_2] = false
rule_616: InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_617: InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_618: Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_2] = false
rule_619: Cache[NODE_1].State != E -> ShrSet[NODE_2] = false
rule_620: ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_621: Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_622: Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_623: Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_624: InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_625: Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_626: Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_627: Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_628: Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_629: InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_630: Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_631: ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_632: Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_633: ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqS
rule_634: ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_635: Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_636: Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = false
rule_637: InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_638: InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_639: Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_640: Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = false
rule_641: ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_642: ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_643: Cache[NODE_1].State != S -> ShrSet[NODE_2] = false
rule_644: ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_645: ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd = Empty
rule_646: Cache[NODE_1].State != S -> InvSet[NODE_1] = false
rule_647: InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_648: ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_649: Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_2] = false
rule_650: ShrSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_651: ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqE
rule_652: Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_653: Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_654: ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_655: Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_2] = false
rule_656: ShrSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_657: Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_2] = false
rule_658: InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_659: ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_660: Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_661: ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_662: Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_663: ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_664: Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_665: Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = false
rule_666: Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_667: ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_668: InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_669: InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_670: InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_671: ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_672: ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_673: ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_674: ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_675: ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_676: ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqS
rule_677: InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_678: ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd = Empty
rule_679: ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_680: InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_681: InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_682: ShrSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_683: ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_684: InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_685: ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_686: ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_687: InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_688: ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_689: ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqE
rule_690: ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_691: InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_692: ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_693: ShrSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_694: InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_695: ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqE
rule_696: ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqS
rule_697: InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_698: ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd = Empty
rule_699: ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_700: ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_701: ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_702: InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_703: Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_2] = false
rule_704: Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_705: Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_706: InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_707: Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_1] = false
rule_708: Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_1] = false
rule_709: Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_710: InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_711: InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_712: Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_713: ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_714: Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_715: Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_716: Cache[NODE_1].State != E -> Cache[NODE_2].State = I
rule_717: Cache[NODE_2].State = I -> Cache[NODE_1].State != E
rule_718: Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_719: InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_720: Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_2] = false
rule_721: Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = false
rule_722: ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_723: ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_724: Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_2] = false
rule_725: Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_726: ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_727: InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_728: Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_1] = false
rule_729: Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_730: Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State = I
rule_731: Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_732: Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_733: Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_734: InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_735: Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_736: Cache[NODE_1].State != E -> Cache[NODE_1].State = I
rule_737: Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_738: Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_739: ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_740: ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_741: Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_742: Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State = I
rule_743: Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_744: Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_745: InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_746: Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_747: Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_748: Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_749: Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = false
rule_750: ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_751: InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_752: Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_753: Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_754: Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_755: InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_756: Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_757: Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State = I
rule_758: ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_759: Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = false
rule_760: Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_761: Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = false
rule_762: Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_763: Cache[NODE_2].State != E -> Cache[NODE_2].State = I
rule_764: Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_765: Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State = I
rule_766: Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_767: ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_768: Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_769: InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_770: Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_771: Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_772: Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_773: Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_774: Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_775: Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = false
rule_776: ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_777: Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_778: Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_779: Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_780: Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State = I
rule_781: Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_782: Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_1] = false
rule_783: Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State = I
rule_784: Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_785: ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_786: Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_787: ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_788: Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State = I
rule_789: ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_790: Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_791: Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_792: Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_793: Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State = I
rule_794: ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_795: Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_796: Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State = I
rule_797: ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_798: Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_799: ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_800: Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_801: Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_802: ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_803: Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_804: InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_805: Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_806: Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_807: InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_808: Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_2] = false
rule_809: Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
rule_810: Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State = I
rule_811: Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_812: Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_2] = false
rule_813: Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_814: ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_815: InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_816: Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_2] = false
rule_817: Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_2] = false
rule_818: InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_819: Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_820: Cache[NODE_1].State = I -> Cache[NODE_2].State != S
rule_821: Cache[NODE_2].State != S -> Cache[NODE_1].State = I
rule_822: InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_823: Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_1] = false
rule_824: Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_825: ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_826: InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_827: Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_828: Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_829: Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_1] = false
rule_830: InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_831: Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_832: Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_833: Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_834: Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_835: Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_1] = false
rule_836: Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_837: Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_838: ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_839: InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_840: Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_841: ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_842: Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_843: Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_844: Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_2] = false
rule_845: Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_846: Cache[NODE_2].State != E -> Cache[NODE_1].State = I
rule_847: Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_848: Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_849: ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_850: ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_851: Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_852: Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_853: ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_854: Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_1] = false
rule_855: ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_856: Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_857: InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_858: Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != Inv
rule_859: Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State = I
rule_860: Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State = I
rule_861: InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_862: Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_863: Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_864: Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_865: ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_866: Cache[NODE_1].State != S -> Cache[NODE_2].State = I
rule_867: Cache[NODE_2].State = I -> Cache[NODE_1].State != S
rule_868: Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_869: ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_870: Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State = I
rule_871: Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State = I
rule_872: ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_873: Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = false
rule_874: Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_875: ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_876: InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_877: InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_878: ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_879: ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_880: InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_881: InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_882: ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_883: InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_884: InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_885: ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_886: ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_887: ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_888: InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_889: ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_890: ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_891: InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_892: ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_893: ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_894: InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_895: ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_896: ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_897: ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_898: InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_899: ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_900: Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_901: Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_902: Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_903: ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_904: Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != Inv
rule_905: Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
rule_906: Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_907: Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_908: Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_909: Cache[NODE_2].State != E -> Cache[NODE_1].State != S
rule_910: Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_911: Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_912: Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_913: Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != S
rule_914: Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Inv
rule_915: Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != S
rule_916: Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_917: Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != S
rule_918: Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_919: Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State = I
rule_920: Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_921: Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntS
rule_922: Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State = I
rule_923: Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_924: Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != S
rule_925: Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_926: Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_927: Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_928: Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != S
rule_929: Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_930: Cache[NODE_2].State != E -> Cache[NODE_2].State != S
rule_931: Cache[NODE_1].State != E -> Cache[NODE_2].State != S
rule_932: Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_933: Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
rule_934: Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_935: Cache[NODE_1].State != E -> Cache[NODE_2].State != E
rule_936: Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_937: Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_938: Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd = Empty
rule_939: Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State = I
rule_940: Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_941: Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != S
rule_942: Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_943: Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_944: Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_945: Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
rule_946: Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = false
rule_947: Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_948: Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State = I
rule_949: Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_950: Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State = I
rule_951: Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_952: Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntE
rule_953: Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State = I
rule_954: Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State = I
rule_955: Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_956: Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_957: Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State = I
rule_958: Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State = I
rule_959: Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != Inv
rule_960: Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != E
rule_961: Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_962: Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != S
rule_963: Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = false
rule_964: Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_965: Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = Empty
rule_966: Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_967: Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_968: Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_969: Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != Inv
rule_970: Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_971: Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State = I
rule_972: Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_973: Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_974: Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != S
rule_975: Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_976: Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_977: Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_978: Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd = Empty
rule_979: Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_980: Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_981: Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_982: Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_983: Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
rule_984: Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_985: Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_986: Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_987: Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State = I
rule_988: Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_989: Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_990: Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_991: Cache[NODE_1].State != S -> Cache[NODE_2].State != S
rule_992: Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_993: ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_994: Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_995: Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = false
rule_996: Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_997: Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_998: Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_999: Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_1000: Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State = I
rule_1001: Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_1002: Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_1003: Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_1004: Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Inv
rule_1005: Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != Inv
rule_1006: Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd = Empty
rule_1007: Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_1008: Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_1009: Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State = I
rule_1010: Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State = I
rule_1011: Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd = Empty
rule_1012: Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_1013: Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_1014: ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_1015: Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_1016: Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_1017: Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
rule_1018: Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_1019: Cache[NODE_1].State != E -> Cache[NODE_1].State != S
rule_1020: Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_1021: Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
rule_1022: Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = false
rule_1023: Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_1024: Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_1025: Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State = I
rule_1026: Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntS
rule_1027: Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_1028: Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State = I
rule_1029: ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_1030: ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_1031: Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_1032: Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != E
rule_1033: Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
rule_1034: InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_1035: Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_1036: Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_1037: ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_1038: Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_1039: Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_1040: Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd = Empty
rule_1041: Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqS
rule_1042: Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntS
rule_1043: Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_1044: Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_1045: Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_1046: Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_1047: Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != S
rule_1048: Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_1049: Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_1050: Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != S
rule_1051: Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_1052: Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_1053: Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_1054: Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_1055: Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_1056: Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_1057: Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd = Empty
rule_1058: Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_1059: Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd = Empty
rule_1060: Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_1061: Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_1062: Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_1063: Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_1064: Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_1065: Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd = Empty
rule_1066: Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd = Empty
rule_1067: Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_1068: Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_1069: Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqE
rule_1070: ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_1071: Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_1072: Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd != ReqS
rule_1073: Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_1074: Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_1075: Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_1076: ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_1077: Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_1078: Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntS
rule_1079: Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != S
rule_1080: Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd = Empty
rule_1081: Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_1082: Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd = Empty
rule_1083: Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntS
rule_1084: Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != S
rule_1085: Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_1086: Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd = Empty
rule_1087: Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_1088: Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_1089: Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_1090: Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd = Empty
rule_1091: Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_1092: Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_1093: Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_1094: Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_1095: Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_1096: Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_1097: ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_1098: Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_1099: ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_1100: Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_1101: Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_1102: Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_1103: Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_1104: Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_1105: Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd = Empty
rule_1106: Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
rule_1107: Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntS
rule_1108: Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
rule_1109: Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_1110: Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
rule_1111: ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_1112: Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_1113: Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_1114: Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_1115: Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_1116: Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqE
rule_1117: Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_1118: Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_1119: Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd = Empty
rule_1120: Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_1121: Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_1122: Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_1123: Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd = Empty
rule_1124: Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_1125: Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = false
rule_1126: InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_1127: Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != S
rule_1128: Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_1129: Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_1130: Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_1131: Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_1132: Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqS
rule_1133: Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_1134: Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != S
rule_1135: Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_1136: Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
rule_1137: Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_1138: InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_1139: Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_1140: Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqS
rule_1141: Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_1142: ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_1143: Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_1144: Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_1145: Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_1146: Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != S
rule_1147: Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_1148: Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqE
rule_1149: Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_1150: Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_1151: InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_1152: Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != E
rule_1153: Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_1154: Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != S
rule_1155: Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_1156: Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != S
rule_1157: Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntE
rule_1158: Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
rule_1159: Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_1160: ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_1161: Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_1162: Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_1163: Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != S
rule_1164: Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_1165: Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_1166: Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_1167: Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_1168: Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd = Empty
rule_1169: Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_1170: Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_1171: Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_1172: Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_1173: Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_1174: Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_1175: Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != S
rule_1176: Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_1177: Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_1178: Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != S
rule_1179: Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_1180: InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_1181: Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = false
rule_1182: Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_1183: Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_1184: Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_1185: Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_1186: Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_1187: Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_1188: Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_1189: Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_1190: Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd != ReqE
rule_1191: Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_1192: Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != E
rule_1193: Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_1194: Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != E
rule_1195: Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_1196: Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_1197: Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != S
rule_1198: Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_1199: Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != S
rule_1200: Cache[NODE_1].State != E -> Chan3[NODE_2].Cmd = Empty
rule_1201: Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_1202: Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_1203: Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_1204: Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_1205: Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = Empty
rule_1206: Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_1207: Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_1208: InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_1209: Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_1210: Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_1211: Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_1212: Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_1213: Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_1214: Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
rule_1215: Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_1216: InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_1217: Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_1218: Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_1219: Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_1220: Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_1221: Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != E
rule_1222: Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_1223: Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_1224: Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != S
rule_1225: Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_1226: Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_1227: Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_1228: Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_1229: Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_1230: Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_1231: Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_1232: Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_1233: InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_1234: Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_1235: Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_1236: Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_1237: Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_1238: Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd = Empty
rule_1239: Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_1240: Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_1241: ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_1242: InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_1243: InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_1244: ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_1245: ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_1246: InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_1247: ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_1248: InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_1249: Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_1250: Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_1251: Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_1252: Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_1253: Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_1254: Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_1255: Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_1256: Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_1257: Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_1258: Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_1259: Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_1260: Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_1261: Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_1262: Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_1263: Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_1264: Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_1265: Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_1266: Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_1267: Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_1268: Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_1269: Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_1270: Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_1271: Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_1272: Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_1273: Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State = I
rule_1274: Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_1275: Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_1276: Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_1277: Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_1278: Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_1279: Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_1280: Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State = I
rule_1281: Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_1282: Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_1283: Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_1284: Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_1285: Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_1286: Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_1287: Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_1288: Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_1289: Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_1290: Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_1291: Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_1292: Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_1293: Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_1294: Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_1295: Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_1296: Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_1297: Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_1298: Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_1299: Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_1300: Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_1301: Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_1302: Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_1303: Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_1304: Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_1305: Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_1306: Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_1307: Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_1308: Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_1309: Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_1310: Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_1311: Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_1312: Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_1313: Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_1314: Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_1315: Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_1316: Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State = I
rule_1317: Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_1318: Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_1319: Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_1320: Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_1321: Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_1322: Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_1323: Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_1324: Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_1325: Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd = Empty
rule_1326: Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_1327: Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_1328: Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_1329: Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_1330: Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_1331: Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_1332: Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_1333: Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_1334: Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_1335: Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_1336: Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_1337: Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_1338: Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_1339: Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_1340: Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_1341: Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_1342: Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_1343: Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_1344: Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_1345: Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntS
rule_1346: Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_1347: Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State = I
rule_1348: Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_1349: Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_1350: Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd = Empty
rule_1351: Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_1352: ShrSet[NODE_1] = true & ExGntd = true -> ExGntd = true
rule_1353: ShrSet[NODE_1] = true & ExGntd = true -> ExGntd = true
rule_1354: ShrSet[NODE_1] = true & ExGntd = true -> ExGntd = true
rule_1355: ShrSet[NODE_1] = true & ExGntd = true -> ExGntd = true
rule_1356: Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_1357: Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_1358: Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_1359: Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_1360: Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != S
rule_1361: Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_1362: Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_1363: Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_1364: Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_1365: Chan2[NODE_1].Cmd != Empty -> Chan1[NODE_1].Cmd != ReqS
rule_1366: Cache[NODE_1].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_1367: Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_1368: Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_1369: Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_1370: Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_1371: Chan2[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqS
rule_1372: Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_1373: Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_1374: Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_1375: Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_1376: Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_1377: Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_1378: Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_1379: Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_1380: Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_1381: Chan2[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqE
rule_1382: Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_1383: Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_1384: Chan2[NODE_1].Cmd != Empty -> Chan1[NODE_1].Cmd != ReqE
rule_1385: Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_1386: Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_1387: Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_1388: Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_1389: Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_1390: Chan2[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd = Empty
rule_1391: Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_1392: Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_1393: Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_1394: Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_1395: Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_1396: Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_1397: Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_1398: Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_1399: Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != S
rule_1400: Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_1401: Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != S
rule_1402: Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_1403: Chan2[NODE_1].Cmd != Empty -> Chan1[NODE_1].Cmd = Empty
rule_1404: Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_1405: Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_1406: Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_1407: Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_1408: Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_1409: Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_1410: Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != S
rule_1411: Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_1412: Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_1413: Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_1414: Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_1415: Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_1416: Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_1417: Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_1418: Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_1419: ExGntd = true & ShrSet[NODE_2] = false -> ExGntd = true
rule_1420: ExGntd = true & ShrSet[NODE_2] = false -> ExGntd = true
rule_1421: InvSet[NODE_2] = false & ExGntd = true -> ExGntd = true
rule_1422: InvSet[NODE_2] = false & ExGntd = true -> ExGntd = true
rule_1423: InvSet[NODE_1] = false & ExGntd = true -> ExGntd = true
rule_1424: InvSet[NODE_1] = false & ExGntd = true -> ExGntd = true
rule_1425: ShrSet[NODE_1] = true & ExGntd = true -> CurCmd != ReqS
rule_1426: CurCmd != ReqS & ExGntd = true -> ShrSet[NODE_1] = true
rule_1427: ShrSet[NODE_1] = true & ExGntd = true -> CurCmd != ReqE
rule_1428: ExGntd = true & CurCmd != ReqE -> ShrSet[NODE_1] = true
rule_1429: InvSet[NODE_1] = false & ExGntd = true -> ExGntd = true
rule_1430: InvSet[NODE_1] = false & ExGntd = true -> ExGntd = true
rule_1431: ShrSet[NODE_1] = true & ExGntd = true -> CurCmd != ReqE
rule_1432: ExGntd = true & CurCmd != ReqE -> ShrSet[NODE_1] = true
rule_1433: ShrSet[NODE_1] = true & ExGntd = true -> CurCmd != ReqS
rule_1434: CurCmd != ReqS & ExGntd = true -> ShrSet[NODE_1] = true
rule_1435: ShrSet[NODE_1] = true & ExGntd = true -> CurCmd != ReqE
rule_1436: ExGntd = true & CurCmd != ReqE -> ShrSet[NODE_1] = true
rule_1437: ShrSet[NODE_1] = true & ExGntd = true -> CurCmd = Empty
rule_1438: CurCmd = Empty & ExGntd = true -> ShrSet[NODE_1] = true
rule_1439: ShrSet[NODE_1] = true & ExGntd = true -> CurCmd != ReqE
rule_1440: ExGntd = true & CurCmd != ReqE -> ShrSet[NODE_1] = true
rule_1441: CurCmd = Empty & ExGntd = true -> ShrSet[NODE_1] = true
rule_1442: ShrSet[NODE_1] = true & ExGntd = true -> CurCmd = Empty
rule_1443: InvSet[NODE_2] = false & ExGntd = true -> ExGntd = true
rule_1444: InvSet[NODE_2] = false & ExGntd = true -> ExGntd = true
rule_1445: ShrSet[NODE_1] = true & ExGntd = true -> CurCmd != ReqS
rule_1446: CurCmd != ReqS & ExGntd = true -> ShrSet[NODE_1] = true
rule_1447: ShrSet[NODE_1] = true & ExGntd = true -> CurCmd = Empty
rule_1448: CurCmd = Empty & ExGntd = true -> ShrSet[NODE_1] = true
rule_1449: ExGntd = true & ShrSet[NODE_2] = false -> ExGntd = true
rule_1450: ExGntd = true & ShrSet[NODE_2] = false -> ExGntd = true
rule_1451: ShrSet[NODE_1] = true & ExGntd = true -> CurCmd != ReqS
rule_1452: CurCmd != ReqS & ExGntd = true -> ShrSet[NODE_1] = true
rule_1453: CurCmd = Empty & ExGntd = true -> ShrSet[NODE_1] = true
rule_1454: ShrSet[NODE_1] = true & ExGntd = true -> CurCmd = Empty
rule_1455: Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_1456: Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_1457: Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_1458: Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_1459: Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_1460: Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_1461: Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_1462: Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_1463: Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_1464: Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_1465: Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_1466: Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_1467: Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_1468: Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_1469: Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_1470: Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_1471: Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_1472: Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_1473: Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_1474: Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_1475: Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_1476: Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_1477: Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_1478: Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_1479: Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_1480: Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_1481: Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_1482: Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_1483: Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_1484: Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_1485: Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_1486: Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_1487: Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_1488: Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_1489: Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_1490: Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_1491: Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_1492: Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_1493: InvSet[NODE_2] = false & ExGntd = true -> CurCmd != ReqS
rule_1494: CurCmd != ReqS & ExGntd = true -> InvSet[NODE_2] = false
rule_1495: InvSet[NODE_2] = false & ExGntd = true -> CurCmd = Empty
rule_1496: CurCmd = Empty & ExGntd = true -> InvSet[NODE_2] = false
rule_1497: InvSet[NODE_1] = false & ExGntd = true -> CurCmd = Empty
rule_1498: CurCmd = Empty & ExGntd = true -> InvSet[NODE_1] = false
rule_1499: ExGntd = true & ShrSet[NODE_2] = false -> CurCmd != ReqE
rule_1500: ExGntd = true & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_1501: InvSet[NODE_1] = false & ExGntd = true -> CurCmd != ReqS
rule_1502: CurCmd != ReqS & ExGntd = true -> InvSet[NODE_1] = false
rule_1503: CurCmd = ReqS & ShrSet[NODE_2] = false -> ExGntd = false
rule_1504: ExGntd = false & CurCmd = ReqS -> ShrSet[NODE_2] = false
rule_1505: InvSet[NODE_2] = false & CurCmd = ReqS -> ExGntd = false
rule_1506: ExGntd = false & CurCmd = ReqS -> InvSet[NODE_2] = false
rule_1507: Cache[NODE_2].State = I & ExGntd = true -> ExGntd = true
rule_1508: Cache[NODE_2].State = I & ExGntd = true -> ExGntd = true
rule_1509: InvSet[NODE_2] = false & ExGntd = true -> CurCmd = Empty
rule_1510: CurCmd = Empty & ExGntd = true -> InvSet[NODE_2] = false
rule_1511: InvSet[NODE_2] = false & ExGntd = true -> CurCmd != ReqE
rule_1512: ExGntd = true & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_1513: ExGntd = true & ShrSet[NODE_2] = false -> CurCmd != ReqS
rule_1514: CurCmd != ReqS & ExGntd = true -> ShrSet[NODE_2] = false
rule_1515: ExGntd = false & ShrSet[NODE_1] = true -> CurCmd != ReqS
rule_1516: ExGntd = true & ShrSet[NODE_2] = false -> CurCmd = Empty
rule_1517: CurCmd = Empty & ExGntd = true -> ShrSet[NODE_2] = false
rule_1518: CurCmd = ReqE & CurCmd != ReqS -> ShrSet[NODE_1] = false
rule_1519: ShrSet[NODE_1] = false & CurCmd = ReqE -> CurCmd != ReqS
rule_1520: InvSet[NODE_1] = false & CurCmd = ReqS -> ExGntd = false
rule_1521: ExGntd = false & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_1522: ShrSet[NODE_1] = false & CurCmd = ReqE -> ExGntd = false
rule_1523: ExGntd = false & CurCmd = ReqE -> ShrSet[NODE_1] = false
rule_1524: ExGntd = false & ShrSet[NODE_1] = true -> ExGntd = false
rule_1525: ExGntd = false & ShrSet[NODE_1] = true -> ExGntd = false
rule_1526: CurCmd = ReqE & ShrSet[NODE_2] = false -> CurCmd != ReqS
rule_1527: CurCmd = ReqE & CurCmd != ReqS -> ShrSet[NODE_2] = false
rule_1528: InvSet[NODE_2] = false & CurCmd = ReqE -> ExGntd = false
rule_1529: ExGntd = false & CurCmd = ReqE -> InvSet[NODE_2] = false
rule_1530: InvSet[NODE_2] = false & CurCmd = ReqS -> ExGntd = false
rule_1531: ExGntd = false & CurCmd = ReqS -> InvSet[NODE_2] = false
rule_1532: ExGntd = false & ShrSet[NODE_1] = true -> CurCmd = Empty
rule_1533: CurCmd = Empty & ShrSet[NODE_1] = true -> CurCmd != ReqE
rule_1534: ShrSet[NODE_1] = true & CurCmd != ReqE -> CurCmd = Empty
rule_1535: ExGntd = false & CurCmd = ReqS -> ShrSet[NODE_1] = false
rule_1536: ShrSet[NODE_1] = false & CurCmd = ReqS -> ExGntd = false
rule_1537: InvSet[NODE_2] = false & ExGntd = true -> CurCmd != ReqS
rule_1538: CurCmd != ReqS & ExGntd = true -> InvSet[NODE_2] = false
rule_1539: InvSet[NODE_1] = false & CurCmd = ReqS -> ExGntd = false
rule_1540: ExGntd = false & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_1541: InvSet[NODE_2] = false & CurCmd = ReqS -> ExGntd = false
rule_1542: ExGntd = false & CurCmd = ReqS -> InvSet[NODE_2] = false
rule_1543: InvSet[NODE_2] = false & ExGntd = true -> CurCmd = Empty
rule_1544: CurCmd = Empty & ExGntd = true -> InvSet[NODE_2] = false
rule_1545: InvSet[NODE_1] = false & ExGntd = true -> CurCmd != ReqS
rule_1546: CurCmd != ReqS & ExGntd = true -> InvSet[NODE_1] = false
rule_1547: InvSet[NODE_2] = false & CurCmd = ReqS -> CurCmd != ReqE
rule_1548: CurCmd = ReqS & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_1549: InvSet[NODE_1] = false & ExGntd = true -> CurCmd != ReqE
rule_1550: ExGntd = true & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_1551: ExGntd = false & ShrSet[NODE_1] = true -> CurCmd != ReqS
rule_1552: CurCmd = ReqE & ShrSet[NODE_2] = false -> ExGntd = false
rule_1553: ExGntd = false & CurCmd = ReqE -> ShrSet[NODE_2] = false
rule_1554: ExGntd = false & ShrSet[NODE_1] = true -> ExGntd = false
rule_1555: ExGntd = false & ShrSet[NODE_1] = true -> ExGntd = false
rule_1556: Cache[NODE_1].State = I & ExGntd = true -> ExGntd = true
rule_1557: Cache[NODE_1].State = I & ExGntd = true -> ExGntd = true
rule_1558: InvSet[NODE_2] = false & ExGntd = true -> CurCmd != ReqE
rule_1559: ExGntd = true & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_1560: InvSet[NODE_1] = false & ExGntd = true -> CurCmd != ReqS
rule_1561: CurCmd != ReqS & ExGntd = true -> InvSet[NODE_1] = false
rule_1562: InvSet[NODE_1] = false & ExGntd = true -> CurCmd != ReqE
rule_1563: ExGntd = true & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_1564: InvSet[NODE_2] = false & ExGntd = true -> CurCmd != ReqE
rule_1565: ExGntd = true & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_1566: ExGntd = false & ShrSet[NODE_1] = true -> CurCmd != ReqE
rule_1567: ShrSet[NODE_1] = false & CurCmd = ReqS -> CurCmd != ReqE
rule_1568: CurCmd = ReqS & CurCmd != ReqE -> ShrSet[NODE_1] = false
rule_1569: InvSet[NODE_1] = false & CurCmd = ReqE -> ExGntd = false
rule_1570: ExGntd = false & CurCmd = ReqE -> InvSet[NODE_1] = false
rule_1571: ExGntd = true & ShrSet[NODE_2] = false -> CurCmd != ReqS
rule_1572: CurCmd != ReqS & ExGntd = true -> ShrSet[NODE_2] = false
rule_1573: InvSet[NODE_2] = false & CurCmd = ReqE -> CurCmd != ReqS
rule_1574: CurCmd = ReqE & CurCmd != ReqS -> InvSet[NODE_2] = false
rule_1575: ExGntd = false & ShrSet[NODE_1] = true -> CurCmd = Empty
rule_1576: CurCmd = ReqS & ShrSet[NODE_2] = false -> ExGntd = false
rule_1577: ExGntd = false & CurCmd = ReqS -> ShrSet[NODE_2] = false
rule_1578: ExGntd = false & CurCmd = ReqS -> ShrSet[NODE_1] = false
rule_1579: ShrSet[NODE_1] = false & CurCmd = ReqS -> ExGntd = false
rule_1580: InvSet[NODE_1] = false & CurCmd = ReqE -> CurCmd != ReqS
rule_1581: CurCmd = ReqE & CurCmd != ReqS -> InvSet[NODE_1] = false
rule_1582: ExGntd = true & ShrSet[NODE_2] = false -> CurCmd = Empty
rule_1583: CurCmd = Empty & ExGntd = true -> ShrSet[NODE_2] = false
rule_1584: InvSet[NODE_1] = false & ExGntd = true -> CurCmd = Empty
rule_1585: CurCmd = Empty & ExGntd = true -> InvSet[NODE_1] = false
rule_1586: ShrSet[NODE_1] = true & CurCmd != ReqS -> CurCmd != ReqE
rule_1587: ShrSet[NODE_1] = true & CurCmd != ReqE -> CurCmd != ReqS
rule_1588: ShrSet[NODE_1] = true & CurCmd != ReqS -> CurCmd != ReqE
rule_1589: ShrSet[NODE_1] = true & CurCmd != ReqE -> CurCmd != ReqS
rule_1590: CurCmd = ReqS & ShrSet[NODE_2] = false -> ExGntd = false
rule_1591: ExGntd = false & CurCmd = ReqS -> ShrSet[NODE_2] = false
rule_1592: ShrSet[NODE_1] = false & CurCmd = ReqS -> CurCmd != ReqE
rule_1593: CurCmd = ReqS & CurCmd != ReqE -> ShrSet[NODE_1] = false
rule_1594: InvSet[NODE_1] = false & CurCmd = ReqE -> ExGntd = false
rule_1595: ExGntd = false & CurCmd = ReqE -> InvSet[NODE_1] = false
rule_1596: InvSet[NODE_1] = false & ExGntd = true -> CurCmd != ReqE
rule_1597: ExGntd = true & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_1598: ExGntd = false & CurCmd = ReqE -> ShrSet[NODE_2] = false
rule_1599: CurCmd = ReqE & ShrSet[NODE_2] = false -> ExGntd = false
rule_1600: CurCmd = ReqE & ShrSet[NODE_2] = false -> ExGntd = false
rule_1601: ExGntd = false & CurCmd = ReqE -> ShrSet[NODE_2] = false
rule_1602: InvSet[NODE_2] = false & CurCmd = ReqE -> CurCmd != ReqS
rule_1603: CurCmd = ReqE & CurCmd != ReqS -> InvSet[NODE_2] = false
rule_1604: ExGntd = false & ShrSet[NODE_1] = true -> CurCmd != ReqS
rule_1605: CurCmd = ReqS & ShrSet[NODE_2] = false -> CurCmd != ReqE
rule_1606: CurCmd = ReqS & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_1607: ExGntd = false & ShrSet[NODE_1] = true -> CurCmd != ReqE
rule_1608: ExGntd = false & ShrSet[NODE_1] = true -> CurCmd != ReqE
rule_1609: InvSet[NODE_1] = false & CurCmd = ReqS -> ExGntd = false
rule_1610: ExGntd = false & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_1611: ExGntd = true & ShrSet[NODE_2] = false -> CurCmd != ReqE
rule_1612: ExGntd = true & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_1613: ExGntd = true & ShrSet[NODE_2] = false -> CurCmd != ReqE
rule_1614: ExGntd = true & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_1615: ExGntd = false & CurCmd = ReqE -> InvSet[NODE_2] = false
rule_1616: InvSet[NODE_2] = false & CurCmd = ReqE -> ExGntd = false
rule_1617: InvSet[NODE_2] = false & ExGntd = true -> CurCmd != ReqE
rule_1618: ExGntd = true & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_1619: CurCmd = ReqS & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_1620: CurCmd = ReqS & ShrSet[NODE_2] = false -> CurCmd != ReqE
rule_1621: ExGntd = false & ShrSet[NODE_1] = true -> CurCmd = Empty
rule_1622: CurCmd = ReqS & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_1623: InvSet[NODE_1] = false & CurCmd = ReqS -> CurCmd != ReqE
rule_1624: InvSet[NODE_1] = false & CurCmd = ReqE -> ExGntd = false
rule_1625: ExGntd = false & CurCmd = ReqE -> InvSet[NODE_1] = false
rule_1626: ExGntd = false & ShrSet[NODE_1] = true -> CurCmd = Empty
rule_1627: CurCmd = Empty & ShrSet[NODE_1] = true -> CurCmd != ReqE
rule_1628: ShrSet[NODE_1] = true & CurCmd != ReqE -> CurCmd = Empty
rule_1629: ExGntd = false & ShrSet[NODE_1] = true -> CurCmd != ReqE
rule_1630: ExGntd = true & ShrSet[NODE_2] = false -> CurCmd = Empty
rule_1631: CurCmd = Empty & ExGntd = true -> ShrSet[NODE_2] = false
rule_1632: ExGntd = false & CurCmd = ReqE -> ShrSet[NODE_1] = false
rule_1633: ShrSet[NODE_1] = false & CurCmd = ReqE -> ExGntd = false
rule_1634: ExGntd = false & ShrSet[NODE_1] = true -> CurCmd != ReqS
rule_1635: ExGntd = true & ShrSet[NODE_2] = false -> CurCmd = Empty
rule_1636: CurCmd = Empty & ExGntd = true -> ShrSet[NODE_2] = false
rule_1637: InvSet[NODE_1] = false & CurCmd = ReqE -> CurCmd != ReqS
rule_1638: CurCmd = ReqE & CurCmd != ReqS -> InvSet[NODE_1] = false
rule_1639: ExGntd = false & CurCmd = ReqS -> InvSet[NODE_2] = false
rule_1640: InvSet[NODE_2] = false & CurCmd = ReqS -> ExGntd = false
rule_1641: InvSet[NODE_1] = false & ExGntd = true -> CurCmd = Empty
rule_1642: CurCmd = Empty & ExGntd = true -> InvSet[NODE_1] = false
rule_1643: CurCmd = ReqE & ShrSet[NODE_2] = false -> CurCmd != ReqS
rule_1644: CurCmd = ReqE & CurCmd != ReqS -> ShrSet[NODE_2] = false
rule_1645: InvSet[NODE_2] = false & CurCmd = ReqE -> ExGntd = false
rule_1646: ExGntd = false & CurCmd = ReqE -> InvSet[NODE_2] = false
rule_1647: InvSet[NODE_1] = false & ExGntd = true -> CurCmd != ReqE
rule_1648: ExGntd = true & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_1649: ExGntd = false & CurCmd = ReqS -> ShrSet[NODE_2] = false
rule_1650: CurCmd = ReqS & ShrSet[NODE_2] = false -> ExGntd = false
rule_1651: InvSet[NODE_2] = false & CurCmd = ReqS -> CurCmd != ReqE
rule_1652: CurCmd = ReqS & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_1653: ExGntd = true & ShrSet[NODE_2] = false -> CurCmd != ReqS
rule_1654: CurCmd != ReqS & ExGntd = true -> ShrSet[NODE_2] = false
rule_1655: InvSet[NODE_2] = false & CurCmd = ReqE -> ExGntd = false
rule_1656: ExGntd = false & CurCmd = ReqE -> InvSet[NODE_2] = false
rule_1657: CurCmd = ReqE & ShrSet[NODE_2] = false -> ExGntd = false
rule_1658: ExGntd = false & CurCmd = ReqE -> ShrSet[NODE_2] = false
rule_1659: ExGntd = true & ShrSet[NODE_2] = false -> CurCmd != ReqE
rule_1660: ExGntd = true & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_1661: ShrSet[NODE_1] = false & CurCmd = ReqS -> ExGntd = false
rule_1662: ExGntd = false & CurCmd = ReqS -> ShrSet[NODE_1] = false
rule_1663: ExGntd = false & CurCmd = ReqE -> ShrSet[NODE_1] = false
rule_1664: ShrSet[NODE_1] = false & CurCmd = ReqE -> ExGntd = false
rule_1665: InvSet[NODE_1] = false & CurCmd = ReqE -> ExGntd = false
rule_1666: ExGntd = false & CurCmd = ReqE -> InvSet[NODE_1] = false
rule_1667: ShrSet[NODE_1] = false & CurCmd = ReqE -> CurCmd != ReqS
rule_1668: CurCmd = ReqE & CurCmd != ReqS -> ShrSet[NODE_1] = false
rule_1669: ExGntd = true & ShrSet[NODE_2] = false -> CurCmd != ReqS
rule_1670: CurCmd != ReqS & ExGntd = true -> ShrSet[NODE_2] = false
rule_1671: InvSet[NODE_1] = false & CurCmd = ReqS -> ExGntd = false
rule_1672: ExGntd = false & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_1673: InvSet[NODE_1] = false & CurCmd = ReqS -> CurCmd != ReqE
rule_1674: CurCmd = ReqS & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_1675: CurCmd = Empty & ShrSet[NODE_1] = true -> CurCmd != ReqS
rule_1676: ShrSet[NODE_1] = true & CurCmd != ReqS -> CurCmd = Empty
rule_1677: InvSet[NODE_1] = false & ExGntd = true -> CurCmd = Empty
rule_1678: CurCmd = Empty & ExGntd = true -> InvSet[NODE_1] = false
rule_1679: ExGntd = false & CurCmd = ReqS -> ShrSet[NODE_1] = false
rule_1680: ShrSet[NODE_1] = false & CurCmd = ReqS -> ExGntd = false
rule_1681: InvSet[NODE_2] = false & ExGntd = true -> CurCmd = Empty
rule_1682: CurCmd = Empty & ExGntd = true -> InvSet[NODE_2] = false
rule_1683: InvSet[NODE_2] = false & ExGntd = true -> CurCmd != ReqS
rule_1684: CurCmd != ReqS & ExGntd = true -> InvSet[NODE_2] = false
rule_1685: ShrSet[NODE_1] = false & CurCmd = ReqE -> ExGntd = false
rule_1686: ExGntd = false & CurCmd = ReqE -> ShrSet[NODE_1] = false
rule_1687: InvSet[NODE_1] = false & ExGntd = true -> CurCmd != ReqS
rule_1688: CurCmd != ReqS & ExGntd = true -> InvSet[NODE_1] = false
rule_1689: InvSet[NODE_2] = false & ExGntd = true -> CurCmd != ReqS
rule_1690: CurCmd != ReqS & ExGntd = true -> InvSet[NODE_2] = false
rule_1691: CurCmd = Empty & ShrSet[NODE_1] = true -> CurCmd != ReqS
rule_1692: ShrSet[NODE_1] = true & CurCmd != ReqS -> CurCmd = Empty
rule_1693: Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_1694: Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_1695: Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_1696: Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_1697: Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_1698: Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_1699: ExGntd = false & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_1700: ExGntd = false & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_1701: ExGntd = false & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_1702: ShrSet[NODE_1] = false & CurCmd = ReqE -> CurCmd != Empty
rule_1703: CurCmd = ReqE & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_1704: Cache[NODE_2].State = I & CurCmd = ReqE -> ExGntd = false
rule_1705: ExGntd = false & CurCmd = ReqE -> Cache[NODE_2].State = I
rule_1706: CurCmd != ReqS & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_1707: ExGntd = false & ShrSet[NODE_2] = false -> ExGntd = false
rule_1708: ExGntd = false & ShrSet[NODE_2] = false -> ExGntd = false
rule_1709: ShrSet[NODE_1] = false & CurCmd = Empty -> CurCmd != ReqS
rule_1710: InvSet[NODE_2] = false & CurCmd = ReqS -> CurCmd != Empty
rule_1711: CurCmd = ReqS & CurCmd != Empty -> InvSet[NODE_2] = false
rule_1712: CurCmd != ReqS & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_1713: ExGntd = false & ShrSet[NODE_2] = false -> ExGntd = false
rule_1714: ExGntd = false & ShrSet[NODE_2] = false -> ExGntd = false
rule_1715: ExGntd = false & InvSet[NODE_2] = false -> ExGntd = false
rule_1716: ExGntd = false & InvSet[NODE_2] = false -> ExGntd = false
rule_1717: ExGntd = false & CurCmd != ReqS -> InvSet[NODE_1] = false
rule_1718: Cache[NODE_2].State = I & CurCmd = ReqS -> ExGntd = false
rule_1719: ExGntd = false & CurCmd = ReqS -> Cache[NODE_2].State = I
rule_1720: ExGntd = false & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_1721: ExGntd = false & CurCmd = Empty -> ShrSet[NODE_2] = false
rule_1722: ExGntd = false & CurCmd != ReqS -> InvSet[NODE_2] = false
rule_1723: InvSet[NODE_2] = false & CurCmd = ReqE -> CurCmd != Empty
rule_1724: CurCmd = ReqE & CurCmd != Empty -> InvSet[NODE_2] = false
rule_1725: ExGntd = false & CurCmd != ReqS -> InvSet[NODE_2] = false
rule_1726: ExGntd = false & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_1727: CurCmd = Empty & InvSet[NODE_1] = false -> CurCmd != ReqE
rule_1728: CurCmd = Empty & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_1729: ExGntd = false & CurCmd != ReqS -> InvSet[NODE_2] = false
rule_1730: Chan2[NODE_2].Cmd != Inv & ExGntd = true -> ExGntd = true
rule_1731: Chan2[NODE_2].Cmd != Inv & ExGntd = true -> ExGntd = true
rule_1732: CurCmd = Empty & InvSet[NODE_1] = false -> CurCmd != ReqS
rule_1733: CurCmd = Empty & CurCmd != ReqS -> InvSet[NODE_1] = false
rule_1734: ExGntd = false & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_1735: InvSet[NODE_2] = false & CurCmd = ReqS -> CurCmd != Empty
rule_1736: CurCmd = ReqS & CurCmd != Empty -> InvSet[NODE_2] = false
rule_1737: InvSet[NODE_1] = false & CurCmd = ReqE -> CurCmd != Empty
rule_1738: CurCmd = ReqE & CurCmd != Empty -> InvSet[NODE_1] = false
rule_1739: ExGntd = false & CurCmd != ReqS -> ShrSet[NODE_2] = false
rule_1740: CurCmd = Empty & InvSet[NODE_1] = false -> CurCmd != ReqS
rule_1741: CurCmd = Empty & CurCmd != ReqS -> InvSet[NODE_1] = false
rule_1742: CurCmd = ReqS & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_1743: CurCmd = ReqS & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_1744: ExGntd = false & CurCmd = Empty -> InvSet[NODE_2] = false
rule_1745: Cache[NODE_2].State = I & ExGntd = true -> CurCmd != ReqE
rule_1746: ExGntd = true & CurCmd != ReqE -> Cache[NODE_2].State = I
rule_1747: Cache[NODE_2].State = I & ExGntd = true -> CurCmd = Empty
rule_1748: CurCmd = Empty & ExGntd = true -> Cache[NODE_2].State = I
rule_1749: InvSet[NODE_2] = false & CurCmd = Empty -> CurCmd != ReqS
rule_1750: CurCmd = Empty & CurCmd != ReqS -> InvSet[NODE_2] = false
rule_1751: InvSet[NODE_1] = false & CurCmd = ReqS -> CurCmd != Empty
rule_1752: CurCmd = ReqS & CurCmd != Empty -> InvSet[NODE_1] = false
rule_1753: CurCmd != ReqS & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_1754: Cache[NODE_1].State = I & ExGntd = true -> CurCmd = Empty
rule_1755: CurCmd = Empty & ExGntd = true -> Cache[NODE_1].State = I
rule_1756: Cache[NODE_2].State = I & CurCmd = ReqS -> CurCmd != ReqE
rule_1757: CurCmd = ReqS & CurCmd != ReqE -> Cache[NODE_2].State = I
rule_1758: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_1759: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_1760: ShrSet[NODE_1] = false & CurCmd = Empty -> ExGntd = false
rule_1761: ShrSet[NODE_1] = false & ExGntd = false -> ExGntd = false
rule_1762: ShrSet[NODE_1] = false & ExGntd = false -> ExGntd = false
rule_1763: ExGntd = false & InvSet[NODE_1] = false -> ExGntd = false
rule_1764: ExGntd = false & InvSet[NODE_1] = false -> ExGntd = false
rule_1765: ShrSet[NODE_1] = false & CurCmd != ReqE -> ExGntd = false
rule_1766: CurCmd = ReqS & Cache[NODE_1].State = I -> CurCmd != ReqE
rule_1767: CurCmd = ReqS & CurCmd != ReqE -> Cache[NODE_1].State = I
rule_1768: ExGntd = false & ShrSet[NODE_1] = false -> ExGntd = false
rule_1769: ExGntd = false & ShrSet[NODE_1] = false -> ExGntd = false
rule_1770: Cache[NODE_2].State = I & CurCmd = ReqE -> CurCmd != ReqS
rule_1771: CurCmd = ReqE & CurCmd != ReqS -> Cache[NODE_2].State = I
rule_1772: ExGntd = false & CurCmd = Empty -> InvSet[NODE_1] = false
rule_1773: ExGntd = false & CurCmd = Empty -> InvSet[NODE_2] = false
rule_1774: ExGntd = false & CurCmd = Empty -> InvSet[NODE_1] = false
rule_1775: Cache[NODE_1].State = I & ExGntd = true -> CurCmd != ReqE
rule_1776: ExGntd = true & CurCmd != ReqE -> Cache[NODE_1].State = I
rule_1777: ShrSet[NODE_1] = false & CurCmd != ReqS -> ExGntd = false
rule_1778: CurCmd != ReqS & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_1779: CurCmd != ReqS & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_1780: InvSet[NODE_2] = false & CurCmd = Empty -> CurCmd != ReqS
rule_1781: CurCmd = Empty & CurCmd != ReqS -> InvSet[NODE_2] = false
rule_1782: ExGntd = false & CurCmd = Empty -> ShrSet[NODE_2] = false
rule_1783: CurCmd = ReqS & Cache[NODE_1].State = I -> ExGntd = false
rule_1784: ExGntd = false & CurCmd = ReqS -> Cache[NODE_1].State = I
rule_1785: CurCmd = ReqE & Cache[NODE_1].State = I -> ExGntd = false
rule_1786: ExGntd = false & CurCmd = ReqE -> Cache[NODE_1].State = I
rule_1787: ExGntd = false & CurCmd = Empty -> InvSet[NODE_2] = false
rule_1788: Cache[NODE_2].State != S & ExGntd = true -> ExGntd = true
rule_1789: Cache[NODE_2].State != S & ExGntd = true -> ExGntd = true
rule_1790: CurCmd = ReqE & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_1791: CurCmd = ReqE & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_1792: ExGntd = false & CurCmd = Empty -> ShrSet[NODE_2] = false
rule_1793: ExGntd = false & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_1794: CurCmd != ReqS & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_1795: ExGntd = false & CurCmd != ReqS -> ShrSet[NODE_2] = false
rule_1796: CurCmd = Empty & ShrSet[NODE_2] = false -> CurCmd != ReqS
rule_1797: CurCmd = Empty & CurCmd != ReqS -> ShrSet[NODE_2] = false
rule_1798: CurCmd = ReqE & Cache[NODE_1].State = I -> CurCmd != ReqS
rule_1799: CurCmd = ReqE & CurCmd != ReqS -> Cache[NODE_1].State = I
rule_1800: ExGntd = false & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_1801: Cache[NODE_2].State = I & CurCmd = ReqE -> ExGntd = false
rule_1802: ExGntd = false & CurCmd = ReqE -> Cache[NODE_2].State = I
rule_1803: ShrSet[NODE_1] = false & CurCmd != ReqS -> ExGntd = false
rule_1804: CurCmd = ReqS & Cache[NODE_1].State = I -> ExGntd = false
rule_1805: ExGntd = false & CurCmd = ReqS -> Cache[NODE_1].State = I
rule_1806: Cache[NODE_1].State != S & ExGntd = true -> ExGntd = true
rule_1807: Cache[NODE_1].State != S & ExGntd = true -> ExGntd = true
rule_1808: Cache[NODE_2].State = I & ExGntd = true -> CurCmd = Empty
rule_1809: CurCmd = Empty & ExGntd = true -> Cache[NODE_2].State = I
rule_1810: Cache[NODE_2].State = I & ExGntd = true -> CurCmd != ReqS
rule_1811: CurCmd != ReqS & ExGntd = true -> Cache[NODE_2].State = I
rule_1812: CurCmd = Empty & ShrSet[NODE_2] = false -> CurCmd != ReqS
rule_1813: CurCmd = Empty & CurCmd != ReqS -> ShrSet[NODE_2] = false
rule_1814: CurCmd = Empty & ShrSet[NODE_2] = false -> CurCmd != ReqE
rule_1815: CurCmd = Empty & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_1816: Cache[NODE_2].State = I & ExGntd = true -> CurCmd != ReqS
rule_1817: CurCmd != ReqS & ExGntd = true -> Cache[NODE_2].State = I
rule_1818: InvSet[NODE_2] = false & CurCmd = Empty -> CurCmd != ReqE
rule_1819: CurCmd = Empty & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_1820: ShrSet[NODE_1] = false & CurCmd != ReqS -> ExGntd = false
rule_1821: CurCmd = ReqS & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_1822: ShrSet[NODE_1] = false & CurCmd = ReqS -> CurCmd != Empty
rule_1823: CurCmd = ReqE & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_1824: ShrSet[NODE_1] = false & CurCmd = ReqE -> CurCmd != Empty
rule_1825: ExGntd = false & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_1826: Cache[NODE_1].State = I & ExGntd = true -> CurCmd = Empty
rule_1827: CurCmd = Empty & ExGntd = true -> Cache[NODE_1].State = I
rule_1828: CurCmd = ReqS & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_1829: CurCmd = ReqS & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_1830: ExGntd = false & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_1831: Cache[NODE_1].State != E & ExGntd = true -> ExGntd = true
rule_1832: Cache[NODE_1].State != E & ExGntd = true -> ExGntd = true
rule_1833: Cache[NODE_2].State = I & ExGntd = true -> CurCmd != ReqE
rule_1834: ExGntd = true & CurCmd != ReqE -> Cache[NODE_2].State = I
rule_1835: ExGntd = false & InvSet[NODE_1] = false -> ExGntd = false
rule_1836: ExGntd = false & InvSet[NODE_1] = false -> ExGntd = false
rule_1837: ExGntd = false & CurCmd != ReqS -> ShrSet[NODE_2] = false
rule_1838: ShrSet[NODE_1] = false & CurCmd != ReqE -> ExGntd = false
rule_1839: Cache[NODE_2].State != E & ExGntd = true -> ExGntd = true
rule_1840: Cache[NODE_2].State != E & ExGntd = true -> ExGntd = true
rule_1841: ExGntd = false & CurCmd = Empty -> InvSet[NODE_1] = false
rule_1842: ExGntd = false & CurCmd != ReqS -> InvSet[NODE_1] = false
rule_1843: ExGntd = false & CurCmd != ReqS -> ShrSet[NODE_2] = false
rule_1844: CurCmd = ReqE & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_1845: CurCmd = ReqE & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_1846: InvSet[NODE_2] = false & CurCmd = Empty -> CurCmd != ReqE
rule_1847: CurCmd = Empty & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_1848: ShrSet[NODE_1] = false & CurCmd = Empty -> CurCmd != ReqS
rule_1849: ExGntd = false & CurCmd = Empty -> InvSet[NODE_1] = false
rule_1850: ShrSet[NODE_1] = false & CurCmd = Empty -> ExGntd = false
rule_1851: InvSet[NODE_1] = false & CurCmd = ReqE -> CurCmd != Empty
rule_1852: CurCmd = ReqE & CurCmd != Empty -> InvSet[NODE_1] = false
rule_1853: Cache[NODE_2].State = I & CurCmd = ReqS -> ExGntd = false
rule_1854: ExGntd = false & CurCmd = ReqS -> Cache[NODE_2].State = I
rule_1855: InvSet[NODE_2] = false & CurCmd = ReqE -> CurCmd != Empty
rule_1856: CurCmd = ReqE & CurCmd != Empty -> InvSet[NODE_2] = false
rule_1857: ExGntd = false & CurCmd != ReqS -> InvSet[NODE_1] = false
rule_1858: ShrSet[NODE_1] = false & CurCmd = Empty -> ExGntd = false
rule_1859: ExGntd = false & CurCmd = Empty -> InvSet[NODE_2] = false
rule_1860: ExGntd = false & InvSet[NODE_2] = false -> ExGntd = false
rule_1861: ExGntd = false & InvSet[NODE_2] = false -> ExGntd = false
rule_1862: CurCmd = Empty & InvSet[NODE_1] = false -> CurCmd != ReqE
rule_1863: CurCmd = Empty & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_1864: ShrSet[NODE_1] = false & CurCmd != ReqE -> ExGntd = false
rule_1865: ExGntd = false & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_1866: InvSet[NODE_1] = false & CurCmd = ReqS -> CurCmd != Empty
rule_1867: CurCmd = ReqS & CurCmd != Empty -> InvSet[NODE_1] = false
rule_1868: ExGntd = false & CurCmd != ReqS -> InvSet[NODE_2] = false
rule_1869: Cache[NODE_1].State = I & ExGntd = true -> CurCmd != ReqE
rule_1870: ExGntd = true & CurCmd != ReqE -> Cache[NODE_1].State = I
rule_1871: Cache[NODE_1].State = I & ExGntd = true -> CurCmd != ReqS
rule_1872: CurCmd != ReqS & ExGntd = true -> Cache[NODE_1].State = I
rule_1873: ExGntd = false & CurCmd = Empty -> ShrSet[NODE_2] = false
rule_1874: ExGntd = false & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_1875: ShrSet[NODE_1] = false & CurCmd = Empty -> ExGntd = false
rule_1876: ExGntd = false & CurCmd != ReqS -> InvSet[NODE_1] = false
rule_1877: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> ExGntd = true
rule_1878: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> ExGntd = true
rule_1879: CurCmd = ReqE & Cache[NODE_1].State = I -> ExGntd = false
rule_1880: ExGntd = false & CurCmd = ReqE -> Cache[NODE_1].State = I
rule_1881: ShrSet[NODE_1] = false & CurCmd = ReqS -> CurCmd != Empty
rule_1882: CurCmd = ReqS & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_1883: CurCmd = Empty & ShrSet[NODE_2] = false -> CurCmd != ReqE
rule_1884: CurCmd = Empty & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_1885: ShrSet[NODE_1] = false & CurCmd = Empty -> CurCmd != ReqE
rule_1886: ShrSet[NODE_1] = false & CurCmd = Empty -> CurCmd != ReqE
rule_1887: ShrSet[NODE_1] = false & CurCmd != ReqE -> ExGntd = false
rule_1888: Cache[NODE_1].State = I & ExGntd = true -> CurCmd != ReqS
rule_1889: CurCmd != ReqS & ExGntd = true -> Cache[NODE_1].State = I
rule_1890: ShrSet[NODE_1] = false & CurCmd != ReqS -> ExGntd = false
rule_1891: Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_1892: Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_1893: Cache[NODE_1].State != S & ExGntd = true -> CurCmd = Empty
rule_1894: CurCmd = Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_1895: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_1896: ExGntd = true & CurCmd != ReqE -> Chan2[NODE_1].Cmd = GntE
rule_1897: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqE
rule_1898: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> ExGntd = true
rule_1899: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> ExGntd = true
rule_1900: Chan2[NODE_2].Cmd != Inv & ExGntd = true -> CurCmd != ReqE
rule_1901: ExGntd = true & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_1902: CurCmd = ReqS & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_1903: Cache[NODE_1].State != S & CurCmd = ReqS -> CurCmd != ReqE
rule_1904: ExGntd = false & CurCmd = ReqE -> Cache[NODE_2].State != E
rule_1905: Cache[NODE_2].State != E & CurCmd = ReqE -> ExGntd = false
rule_1906: CurCmd = ReqS & Cache[NODE_2].State != S -> ExGntd = false
rule_1907: ExGntd = false & CurCmd = ReqS -> Cache[NODE_2].State != S
rule_1908: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_1909: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> ExGntd = true
rule_1910: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> ExGntd = true
rule_1911: Cache[NODE_1].State != S & CurCmd = ReqS -> ExGntd = false
rule_1912: ExGntd = false & CurCmd = ReqS -> Cache[NODE_1].State != S
rule_1913: ExGntd = true & Chan3[NODE_2].Cmd = Empty -> ExGntd = true
rule_1914: ExGntd = true & Chan3[NODE_2].Cmd = Empty -> ExGntd = true
rule_1915: CurCmd != ReqE & CurCmd != Empty -> InvSet[NODE_2] = false
rule_1916: CurCmd != ReqE & CurCmd != Empty -> InvSet[NODE_1] = false
rule_1917: Chan2[NODE_2].Cmd != Inv & ExGntd = true -> CurCmd = Empty
rule_1918: CurCmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_1919: ExGntd = false & CurCmd != ReqE -> Cache[NODE_2].State = I
rule_1920: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> ExGntd = true
rule_1921: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> ExGntd = true
rule_1922: CurCmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd = GntE
rule_1923: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> CurCmd = Empty
rule_1924: CurCmd = Empty & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_1925: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> ExGntd = true
rule_1926: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> ExGntd = true
rule_1927: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_1928: Chan2[NODE_2].Cmd != Inv & ExGntd = true -> CurCmd != ReqS
rule_1929: CurCmd != ReqS & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_1930: Cache[NODE_1].State != S & ExGntd = true -> CurCmd != ReqE
rule_1931: ExGntd = true & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_1932: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> ExGntd = true
rule_1933: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> ExGntd = true
rule_1934: CurCmd != ReqE & CurCmd != Empty -> InvSet[NODE_2] = false
rule_1935: Chan2[NODE_1].Cmd != Inv & CurCmd = ReqE -> CurCmd != ReqS
rule_1936: CurCmd = ReqE & CurCmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_1937: CurCmd = Empty & Cache[NODE_1].State = I -> CurCmd != ReqS
rule_1938: CurCmd = Empty & CurCmd != ReqS -> Cache[NODE_1].State = I
rule_1939: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> ExGntd = true
rule_1940: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> ExGntd = true
rule_1941: Cache[NODE_2].State = I & CurCmd = ReqE -> CurCmd != Empty
rule_1942: CurCmd = ReqE & CurCmd != Empty -> Cache[NODE_2].State = I
rule_1943: Cache[NODE_1].State != S & ExGntd = true -> CurCmd != ReqS
rule_1944: CurCmd != ReqS & ExGntd = true -> Cache[NODE_1].State != S
rule_1945: CurCmd = ReqE & Cache[NODE_2].State != S -> CurCmd != ReqS
rule_1946: CurCmd = ReqE & CurCmd != ReqS -> Cache[NODE_2].State != S
rule_1947: Chan2[NODE_2].Cmd != Inv & ExGntd = true -> CurCmd = Empty
rule_1948: CurCmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_1949: Cache[NODE_1].State != E & ExGntd = true -> CurCmd != ReqS
rule_1950: CurCmd != ReqS & ExGntd = true -> Cache[NODE_1].State != E
rule_1951: ExGntd = false & CurCmd != ReqS -> Cache[NODE_1].State = I
rule_1952: Cache[NODE_2].State != E & CurCmd = ReqS -> CurCmd != ReqE
rule_1953: CurCmd = ReqS & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_1954: CurCmd != ReqS & ExGntd = true -> Chan2[NODE_1].Cmd = GntE
rule_1955: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqS
rule_1956: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_1957: Cache[NODE_1].State != S & CurCmd = ReqS -> ExGntd = false
rule_1958: ExGntd = false & CurCmd = ReqS -> Cache[NODE_1].State != S
rule_1959: ExGntd = false & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_1960: ShrSet[NODE_1] = false & CurCmd != Empty -> ExGntd = false
rule_1961: ExGntd = false & CurCmd != ReqE -> Cache[NODE_1].State = I
rule_1962: ExGntd = false & CurCmd != ReqE -> Cache[NODE_1].State = I
rule_1963: CurCmd = ReqE & Cache[NODE_2].State != S -> ExGntd = false
rule_1964: ExGntd = false & CurCmd = ReqE -> Cache[NODE_2].State != S
rule_1965: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_1966: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> ExGntd = true
rule_1967: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> ExGntd = true
rule_1968: CurCmd = ReqS & Cache[NODE_1].State = I -> CurCmd != Empty
rule_1969: CurCmd = ReqS & CurCmd != Empty -> Cache[NODE_1].State = I
rule_1970: Chan2[NODE_1].Cmd != Inv & CurCmd = ReqE -> ExGntd = false
rule_1971: ExGntd = false & CurCmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_1972: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> CurCmd != ReqS
rule_1973: CurCmd != ReqS & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_1974: Cache[NODE_2].State != E & ExGntd = true -> CurCmd != ReqE
rule_1975: ExGntd = true & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_1976: Chan2[NODE_2].Cmd != Inv & CurCmd = ReqS -> ExGntd = false
rule_1977: ExGntd = false & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_1978: Cache[NODE_2].State != S & ExGntd = true -> CurCmd = Empty
rule_1979: CurCmd = Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_1980: Chan2[NODE_1].Cmd != Inv & CurCmd = ReqS -> ExGntd = false
rule_1981: ExGntd = false & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_1982: Cache[NODE_2].State != E & ExGntd = true -> CurCmd = Empty
rule_1983: CurCmd = Empty & ExGntd = true -> Cache[NODE_2].State != E
rule_1984: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> CurCmd != ReqE
rule_1985: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> CurCmd != ReqE
rule_1986: ExGntd = false & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_1987: ShrSet[NODE_1] = false & CurCmd != Empty -> ExGntd = false
rule_1988: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> CurCmd = Empty
rule_1989: CurCmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_1990: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_1991: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqE
rule_1992: ExGntd = true & CurCmd != ReqE -> Chan2[NODE_1].Cmd = GntE
rule_1993: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_1994: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqS
rule_1995: CurCmd != ReqS & ExGntd = true -> Chan2[NODE_1].Cmd = GntE
rule_1996: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_1997: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> CurCmd != ReqS
rule_1998: Chan2[NODE_2].Cmd != Inv & CurCmd = ReqE -> ExGntd = false
rule_1999: ExGntd = false & CurCmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_2000: Chan2[NODE_2].Cmd != Inv & CurCmd = ReqS -> CurCmd != ReqE
rule_2001: CurCmd = ReqS & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_2002: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> CurCmd = Empty
rule_2003: CurCmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_2004: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqS -> CurCmd != ReqS
rule_2005: InvSet[NODE_2] = false & CurCmd != Empty -> ExGntd = false
rule_2006: ExGntd = false & CurCmd != Empty -> InvSet[NODE_2] = false
rule_2007: ShrSet[NODE_2] = false & CurCmd != Empty -> ExGntd = false
rule_2008: ExGntd = false & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_2009: CurCmd != ReqE & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_2010: Cache[NODE_2].State != E & ExGntd = true -> CurCmd != ReqE
rule_2011: ExGntd = true & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_2012: InvSet[NODE_2] = false & CurCmd != Empty -> ExGntd = false
rule_2013: ExGntd = false & CurCmd != Empty -> InvSet[NODE_2] = false
rule_2014: CurCmd != ReqS & CurCmd != Empty -> InvSet[NODE_2] = false
rule_2015: Cache[NODE_2].State != E & ExGntd = true -> CurCmd = Empty
rule_2016: CurCmd = Empty & ExGntd = true -> Cache[NODE_2].State != E
rule_2017: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_2018: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_2019: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> CurCmd != ReqE
rule_2020: ExGntd = false & CurCmd = ReqS -> Cache[NODE_2].State != E
rule_2021: Cache[NODE_2].State != E & CurCmd = ReqS -> ExGntd = false
rule_2022: ShrSet[NODE_1] = false & CurCmd != Empty -> ExGntd = false
rule_2023: ExGntd = false & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_2024: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_2025: CurCmd = ReqS & Cache[NODE_2].State != S -> CurCmd != ReqE
rule_2026: CurCmd = ReqS & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_2027: ExGntd = false & CurCmd = Empty -> Cache[NODE_2].State = I
rule_2028: Cache[NODE_1].State != E & CurCmd = ReqE -> CurCmd != ReqS
rule_2029: CurCmd = ReqE & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_2030: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_2031: Cache[NODE_2].State != S & ExGntd = true -> CurCmd != ReqS
rule_2032: CurCmd != ReqS & ExGntd = true -> Cache[NODE_2].State != S
rule_2033: Cache[NODE_1].State != E & ExGntd = true -> CurCmd != ReqE
rule_2034: ExGntd = true & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_2035: ExGntd = false & CurCmd != ReqS -> Cache[NODE_1].State = I
rule_2036: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_2037: CurCmd != ReqS & CurCmd != ReqE -> Cache[NODE_2].State = I
rule_2038: CurCmd = Empty & Cache[NODE_2].State = I -> CurCmd != ReqE
rule_2039: CurCmd = Empty & CurCmd != ReqE -> Cache[NODE_2].State = I
rule_2040: CurCmd != ReqS & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_2041: CurCmd = ReqE & Cache[NODE_2].State != S -> ExGntd = false
rule_2042: ExGntd = false & CurCmd = ReqE -> Cache[NODE_2].State != S
rule_2043: ExGntd = false & CurCmd = Empty -> Cache[NODE_1].State = I
rule_2044: CurCmd != ReqS & CurCmd != Empty -> InvSet[NODE_2] = false
rule_2045: Cache[NODE_2].State != S & ExGntd = true -> CurCmd != ReqE
rule_2046: ExGntd = true & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_2047: Cache[NODE_2].State != E & CurCmd = ReqE -> CurCmd != ReqS
rule_2048: CurCmd = ReqE & CurCmd != ReqS -> Cache[NODE_2].State != E
rule_2049: ExGntd = false & CurCmd = Empty -> Cache[NODE_1].State = I
rule_2050: Cache[NODE_2].State != S & ExGntd = true -> CurCmd != ReqS
rule_2051: CurCmd != ReqS & ExGntd = true -> Cache[NODE_2].State != S
rule_2052: Cache[NODE_2].State != S & ExGntd = true -> CurCmd != ReqE
rule_2053: ExGntd = true & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_2054: Chan2[NODE_2].Cmd != Inv & ExGntd = true -> CurCmd != ReqS
rule_2055: CurCmd != ReqS & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_2056: Cache[NODE_1].State != S & CurCmd = ReqE -> CurCmd != ReqS
rule_2057: CurCmd = ReqE & CurCmd != ReqS -> Cache[NODE_1].State != S
rule_2058: ExGntd = false & CurCmd != ReqE -> Cache[NODE_2].State = I
rule_2059: ExGntd = false & CurCmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_2060: Chan2[NODE_1].Cmd != Inv & CurCmd = ReqE -> ExGntd = false
rule_2061: Cache[NODE_1].State != E & ExGntd = true -> CurCmd = Empty
rule_2062: CurCmd = Empty & ExGntd = true -> Cache[NODE_1].State != E
rule_2063: CurCmd != ReqE & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_2064: ExGntd = false & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_2065: Chan2[NODE_1].Cmd != Inv & CurCmd = ReqS -> ExGntd = false
rule_2066: ShrSet[NODE_1] = false & CurCmd != Empty -> ExGntd = false
rule_2067: ExGntd = false & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_2068: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_2069: Cache[NODE_2].State = I & CurCmd = ReqS -> CurCmd != Empty
rule_2070: CurCmd = ReqS & CurCmd != Empty -> Cache[NODE_2].State = I
rule_2071: InvSet[NODE_1] = false & CurCmd != Empty -> ExGntd = false
rule_2072: ExGntd = false & CurCmd != Empty -> InvSet[NODE_1] = false
rule_2073: ExGntd = false & Cache[NODE_1].State = I -> ExGntd = false
rule_2074: ExGntd = false & Cache[NODE_1].State = I -> ExGntd = false
rule_2075: Chan2[NODE_2].Cmd != Inv & ExGntd = true -> CurCmd != ReqE
rule_2076: ExGntd = true & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_2077: Cache[NODE_1].State != S & ExGntd = true -> CurCmd != ReqS
rule_2078: CurCmd != ReqS & ExGntd = true -> Cache[NODE_1].State != S
rule_2079: ExGntd = false & CurCmd = Empty -> Cache[NODE_2].State = I
rule_2080: InvSet[NODE_2] = false & CurCmd != Empty -> ExGntd = false
rule_2081: ExGntd = false & CurCmd != Empty -> InvSet[NODE_2] = false
rule_2082: CurCmd = Empty & Cache[NODE_1].State = I -> CurCmd != ReqE
rule_2083: CurCmd = Empty & CurCmd != ReqE -> Cache[NODE_1].State = I
rule_2084: CurCmd = Empty & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_2085: CurCmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd = GntE
rule_2086: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> CurCmd = Empty
rule_2087: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_2088: CurCmd != ReqS & CurCmd != Empty -> InvSet[NODE_1] = false
rule_2089: Cache[NODE_1].State != E & CurCmd = ReqS -> ExGntd = false
rule_2090: ExGntd = false & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_2091: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> CurCmd != ReqE
rule_2092: Chan2[NODE_2].Cmd != Inv & CurCmd = ReqS -> ExGntd = false
rule_2093: ExGntd = false & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_2094: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> CurCmd != ReqS
rule_2095: CurCmd != ReqS & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_2096: ExGntd = false & CurCmd != ReqS -> Cache[NODE_2].State = I
rule_2097: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> CurCmd != ReqS
rule_2098: Cache[NODE_2].State != E & ExGntd = true -> CurCmd != ReqS
rule_2099: CurCmd != ReqS & ExGntd = true -> Cache[NODE_2].State != E
rule_2100: Cache[NODE_2].State != S & ExGntd = true -> CurCmd = Empty
rule_2101: CurCmd = Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_2102: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_2103: CurCmd = ReqS & Cache[NODE_2].State != S -> ExGntd = false
rule_2104: ExGntd = false & CurCmd = ReqS -> Cache[NODE_2].State != S
rule_2105: CurCmd != ReqS & CurCmd != Empty -> InvSet[NODE_1] = false
rule_2106: ExGntd = false & CurCmd != ReqS -> Cache[NODE_2].State = I
rule_2107: Cache[NODE_1].State != S & CurCmd = ReqE -> ExGntd = false
rule_2108: ExGntd = false & CurCmd = ReqE -> Cache[NODE_1].State != S
rule_2109: InvSet[NODE_1] = false & CurCmd != Empty -> ExGntd = false
rule_2110: ExGntd = false & CurCmd != Empty -> InvSet[NODE_1] = false
rule_2111: Cache[NODE_1].State != E & CurCmd = ReqE -> ExGntd = false
rule_2112: ExGntd = false & CurCmd = ReqE -> Cache[NODE_1].State != E
rule_2113: InvSet[NODE_2] = false & CurCmd != Empty -> ExGntd = false
rule_2114: ExGntd = false & CurCmd != Empty -> InvSet[NODE_2] = false
rule_2115: Cache[NODE_1].State != E & CurCmd = ReqS -> CurCmd != ReqE
rule_2116: CurCmd = ReqS & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_2117: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> ExGntd = true
rule_2118: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> ExGntd = true
rule_2119: Cache[NODE_1].State != E & ExGntd = true -> CurCmd = Empty
rule_2120: CurCmd = Empty & ExGntd = true -> Cache[NODE_1].State != E
rule_2121: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> ExGntd = true
rule_2122: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> ExGntd = true
rule_2123: CurCmd != ReqS & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_2124: CurCmd != ReqE & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_2125: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> ExGntd = true
rule_2126: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> ExGntd = true
rule_2127: Chan2[NODE_2].Cmd != Inv & CurCmd = ReqE -> CurCmd != ReqS
rule_2128: CurCmd = ReqE & CurCmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_2129: CurCmd = Empty & Cache[NODE_2].State = I -> CurCmd != ReqS
rule_2130: CurCmd = Empty & CurCmd != ReqS -> Cache[NODE_2].State = I
rule_2131: Chan2[NODE_1].Cmd != Inv & CurCmd = ReqS -> CurCmd != ReqE
rule_2132: CurCmd = ReqS & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_2133: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> ExGntd = true
rule_2134: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> ExGntd = true
rule_2135: CurCmd != ReqS & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_2136: CurCmd != ReqS & CurCmd != ReqE -> Cache[NODE_1].State = I
rule_2137: ShrSet[NODE_2] = false & CurCmd != Empty -> ExGntd = false
rule_2138: ExGntd = false & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_2139: CurCmd != ReqE & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_2140: Cache[NODE_2].State != E & CurCmd = ReqS -> ExGntd = false
rule_2141: ExGntd = false & CurCmd = ReqS -> Cache[NODE_2].State != E
rule_2142: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_2143: ShrSet[NODE_2] = false & CurCmd != Empty -> ExGntd = false
rule_2144: ExGntd = false & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_2145: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> CurCmd != ReqE
rule_2146: ExGntd = true & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_2147: CurCmd != ReqE & CurCmd != Empty -> InvSet[NODE_1] = false
rule_2148: ExGntd = false & Cache[NODE_2].State = I -> ExGntd = false
rule_2149: ExGntd = false & Cache[NODE_2].State = I -> ExGntd = false
rule_2150: Cache[NODE_2].State != E & ExGntd = true -> CurCmd != ReqS
rule_2151: CurCmd != ReqS & ExGntd = true -> Cache[NODE_2].State != E
rule_2152: CurCmd = ReqE & Cache[NODE_1].State = I -> CurCmd != Empty
rule_2153: CurCmd = ReqE & CurCmd != Empty -> Cache[NODE_1].State = I
rule_2154: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqS -> CurCmd != ReqS
rule_2155: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_2156: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> CurCmd != ReqE
rule_2157: ExGntd = true & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_2158: Chan2[NODE_2].Cmd != Inv & CurCmd = ReqE -> ExGntd = false
rule_2159: ExGntd = false & CurCmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_2160: Cache[NODE_1].State != S & ExGntd = true -> CurCmd != ReqE
rule_2161: ExGntd = true & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_2162: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_2163: ShrSet[NODE_2] = false & CurCmd != Empty -> ExGntd = false
rule_2164: ExGntd = false & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_2165: Cache[NODE_1].State != E & ExGntd = true -> CurCmd != ReqS
rule_2166: CurCmd != ReqS & ExGntd = true -> Cache[NODE_1].State != E
rule_2167: InvSet[NODE_1] = false & CurCmd != Empty -> ExGntd = false
rule_2168: ExGntd = false & CurCmd != Empty -> InvSet[NODE_1] = false
rule_2169: Cache[NODE_1].State != S & CurCmd = ReqE -> ExGntd = false
rule_2170: ExGntd = false & CurCmd = ReqE -> Cache[NODE_1].State != S
rule_2171: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_2172: InvSet[NODE_1] = false & CurCmd != Empty -> ExGntd = false
rule_2173: ExGntd = false & CurCmd != Empty -> InvSet[NODE_1] = false
rule_2174: Cache[NODE_1].State != E & CurCmd = ReqE -> ExGntd = false
rule_2175: ExGntd = false & CurCmd = ReqE -> Cache[NODE_1].State != E
rule_2176: Cache[NODE_2].State != E & CurCmd = ReqE -> ExGntd = false
rule_2177: ExGntd = false & CurCmd = ReqE -> Cache[NODE_2].State != E
rule_2178: Cache[NODE_1].State != S & ExGntd = true -> CurCmd = Empty
rule_2179: CurCmd = Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_2180: CurCmd != ReqS & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_2181: Cache[NODE_1].State != E & ExGntd = true -> CurCmd != ReqE
rule_2182: ExGntd = true & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_2183: Cache[NODE_1].State != E & CurCmd = ReqS -> ExGntd = false
rule_2184: ExGntd = false & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_2185: Chan1[NODE_1].Cmd = ReqE & CurCmd != ReqE -> ExGntd = false
rule_2186: CurCmd = ReqE & Chan1[NODE_2].Cmd = Empty -> CurCmd != ReqS
rule_2187: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_2188: Cache[NODE_1].State = I & CurCmd != Empty -> ExGntd = false
rule_2189: ExGntd = false & CurCmd != Empty -> Cache[NODE_1].State = I
rule_2190: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> CurCmd != ReqE
rule_2191: ExGntd = true & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_2192: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> CurCmd = Empty
rule_2193: CurCmd = Empty & ExGntd = true -> Chan1[NODE_1].Cmd != ReqS
rule_2194: Chan1[NODE_1].Cmd = Empty & CurCmd = ReqE -> ExGntd = false
rule_2195: Chan2[NODE_2].Cmd != GntS & CurCmd = ReqE -> CurCmd != ReqS
rule_2196: CurCmd = ReqE & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_2197: Chan1[NODE_1].Cmd = ReqS & CurCmd != ReqE -> ExGntd = false
rule_2198: CurCmd != ReqS & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_2199: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqS -> CurCmd != ReqS
rule_2200: ExGntd = false & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_2201: CurCmd = ReqS & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_2202: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqE -> CurCmd != ReqS
rule_2203: CurCmd != ReqS & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_2204: CurCmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_2205: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> CurCmd = Empty
rule_2206: Cache[NODE_2].State != E & CurCmd = ReqE -> CurCmd != Empty
rule_2207: CurCmd = ReqE & CurCmd != Empty -> Cache[NODE_2].State != E
rule_2208: Cache[NODE_2].State != E & CurCmd = Empty -> CurCmd != ReqE
rule_2209: CurCmd = Empty & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_2210: Cache[NODE_2].State = I & CurCmd != Empty -> ExGntd = false
rule_2211: ExGntd = false & CurCmd != Empty -> Cache[NODE_2].State = I
rule_2212: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> CurCmd = Empty
rule_2213: CurCmd = Empty & ExGntd = true -> Chan1[NODE_2].Cmd != ReqS
rule_2214: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> CurCmd != ReqS
rule_2215: CurCmd != ReqS & ExGntd = true -> Chan1[NODE_2].Cmd = Empty
rule_2216: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqE
rule_2217: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqS
rule_2218: ExGntd = false & CurCmd = Empty -> Cache[NODE_2].State != S
rule_2219: Cache[NODE_1].State != S & CurCmd = Empty -> CurCmd != ReqS
rule_2220: CurCmd = Empty & CurCmd != ReqS -> Cache[NODE_1].State != S
rule_2221: CurCmd = ReqS & Chan1[NODE_1].Cmd != ReqE -> ExGntd = false
rule_2222: CurCmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_2223: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> CurCmd = Empty
rule_2224: Chan1[NODE_1].Cmd != ReqS & CurCmd = ReqS -> ExGntd = false
rule_2225: ExGntd = false & Chan2[NODE_1].Cmd = GntS -> CurCmd = Empty
rule_2226: CurCmd = Empty & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_2227: CurCmd = ReqE & Chan1[NODE_2].Cmd = Empty -> ExGntd = false
rule_2228: ExGntd = false & CurCmd = Empty -> Cache[NODE_1].State != S
rule_2229: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> CurCmd != ReqS
rule_2230: CurCmd != ReqS & ExGntd = true -> Chan1[NODE_2].Cmd = Empty
rule_2231: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> CurCmd != ReqS
rule_2232: CurCmd != ReqS & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_2233: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> CurCmd != ReqE
rule_2234: ExGntd = true & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_2235: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> CurCmd != Empty
rule_2236: ExGntd = false & CurCmd = Empty -> Cache[NODE_1].State != E
rule_2237: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> CurCmd != ReqE
rule_2238: ExGntd = true & CurCmd != ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_2239: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> CurCmd != ReqS
rule_2240: CurCmd != ReqS & ExGntd = true -> Chan1[NODE_2].Cmd != ReqS
rule_2241: Cache[NODE_1].State != E & CurCmd = Empty -> CurCmd != ReqS
rule_2242: CurCmd = Empty & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_2243: CurCmd = ReqE & Chan3[NODE_2].Cmd = Empty -> ExGntd = false
rule_2244: ExGntd = false & CurCmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_2245: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> CurCmd = Empty
rule_2246: CurCmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_2247: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> CurCmd = Empty
rule_2248: CurCmd = Empty & ExGntd = true -> Chan1[NODE_2].Cmd != ReqE
rule_2249: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntS -> CurCmd = Empty
rule_2250: CurCmd = Empty & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqE
rule_2251: Chan1[NODE_1].Cmd != ReqS & CurCmd = ReqS -> ExGntd = false
rule_2252: CurCmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_2253: CurCmd != ReqS & CurCmd != Empty -> Cache[NODE_1].State = I
rule_2254: Chan2[NODE_2].Cmd != GntS & CurCmd = ReqE -> ExGntd = false
rule_2255: ExGntd = false & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_2256: Chan2[NODE_2].Cmd != GntS & CurCmd = ReqS -> ExGntd = false
rule_2257: ExGntd = false & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_2258: CurCmd != ReqS & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_2259: CurCmd = ReqS & Chan2[NODE_1].Cmd = Empty -> CurCmd != ReqE
rule_2260: CurCmd = ReqS & CurCmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_2261: CurCmd = ReqS & Cache[NODE_2].State != S -> CurCmd != Empty
rule_2262: CurCmd = ReqS & CurCmd != Empty -> Cache[NODE_2].State != S
rule_2263: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> CurCmd != ReqE
rule_2264: ExGntd = true & CurCmd != ReqE -> Chan1[NODE_1].Cmd != ReqE
rule_2265: ExGntd = false & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_2266: Chan2[NODE_2].Cmd != GntE & CurCmd = ReqE -> ExGntd = false
rule_2267: CurCmd = ReqS & Chan1[NODE_2].Cmd = Empty -> CurCmd != ReqE
rule_2268: ExGntd = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_2269: CurCmd = Empty & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqS
rule_2270: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> CurCmd = Empty
rule_2271: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> CurCmd != ReqE
rule_2272: ExGntd = true & CurCmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_2273: CurCmd = ReqE & Chan1[NODE_1].Cmd != ReqE -> ExGntd = false
rule_2274: ExGntd = false & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_2275: Chan2[NODE_1].Cmd != GntS & CurCmd = ReqE -> ExGntd = false
rule_2276: ExGntd = false & CurCmd != ReqS -> Cache[NODE_1].State != S
rule_2277: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_2278: CurCmd = ReqS & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_2279: ExGntd = false & CurCmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_2280: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> CurCmd != ReqS
rule_2281: CurCmd != ReqS & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_2282: Chan2[NODE_2].Cmd = Empty & CurCmd = ReqS -> ExGntd = false
rule_2283: ExGntd = false & CurCmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_2284: CurCmd = ReqE & Chan2[NODE_1].Cmd = Empty -> CurCmd != ReqS
rule_2285: CurCmd = ReqE & CurCmd != ReqS -> Chan2[NODE_1].Cmd = Empty
rule_2286: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> CurCmd != ReqS
rule_2287: CurCmd != ReqS & ExGntd = true -> Chan1[NODE_1].Cmd != ReqS
rule_2288: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_2289: CurCmd = ReqS & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_2290: ExGntd = false & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_2291: CurCmd != ReqE & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_2292: ExGntd = false & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_2293: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqS -> CurCmd != ReqE
rule_2294: ExGntd = true & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_2295: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> CurCmd != ReqE
rule_2296: CurCmd = ReqE & Chan1[NODE_2].Cmd = Empty -> ExGntd = false
rule_2297: CurCmd = ReqS & Chan1[NODE_1].Cmd != ReqE -> CurCmd != ReqE
rule_2298: ExGntd = false & CurCmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_2299: Chan3[NODE_1].Cmd = Empty & CurCmd = ReqE -> ExGntd = false
rule_2300: CurCmd != ReqS & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_2301: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> CurCmd != ReqS
rule_2302: CurCmd != ReqS & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_2303: ExGntd = true & Chan3[NODE_2].Cmd = Empty -> CurCmd = Empty
rule_2304: CurCmd = Empty & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_2305: ExGntd = false & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_2306: ExGntd = true & Chan3[NODE_2].Cmd = Empty -> CurCmd != ReqS
rule_2307: CurCmd != ReqS & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_2308: Chan1[NODE_1].Cmd = ReqE & CurCmd != ReqE -> ExGntd = false
rule_2309: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_2310: Cache[NODE_1].State != S & CurCmd = Empty -> CurCmd != ReqE
rule_2311: CurCmd = Empty & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_2312: CurCmd = Empty & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqS
rule_2313: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntS -> CurCmd = Empty
rule_2314: ExGntd = false & CurCmd = Empty -> Cache[NODE_1].State != E
rule_2315: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_2316: CurCmd = ReqE & Cache[NODE_2].State != S -> CurCmd != Empty
rule_2317: CurCmd = ReqE & CurCmd != Empty -> Cache[NODE_2].State != S
rule_2318: CurCmd != ReqE & CurCmd != Empty -> Cache[NODE_2].State = I
rule_2319: Chan2[NODE_2].Cmd != GntS & CurCmd = ReqS -> CurCmd != ReqE
rule_2320: CurCmd = ReqS & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_2321: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> CurCmd = Empty
rule_2322: CurCmd = Empty & ExGntd = true -> Chan1[NODE_2].Cmd = Empty
rule_2323: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> CurCmd != Empty
rule_2324: Chan1[NODE_1].Cmd = Empty & CurCmd = ReqE -> ExGntd = false
rule_2325: Chan2[NODE_2].Cmd != Inv & CurCmd = ReqS -> CurCmd != Empty
rule_2326: CurCmd = ReqS & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_2327: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> CurCmd != ReqS
rule_2328: CurCmd != ReqS & ExGntd = true -> Chan1[NODE_2].Cmd != ReqE
rule_2329: ExGntd = false & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_2330: ExGntd = false & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqE
rule_2331: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_2332: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> CurCmd != ReqE
rule_2333: ExGntd = true & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_2334: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_2335: CurCmd = ReqE & Chan3[NODE_2].Cmd = Empty -> CurCmd != ReqS
rule_2336: CurCmd = ReqE & CurCmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_2337: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> CurCmd != ReqE
rule_2338: ExGntd = true & CurCmd != ReqE -> Chan1[NODE_1].Cmd = Empty
rule_2339: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_2340: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_2341: CurCmd = ReqS & Chan2[NODE_1].Cmd != GntE -> CurCmd != ReqE
rule_2342: CurCmd = ReqS & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_2343: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_2344: CurCmd = Empty & ExGntd = true -> Chan1[NODE_1].Cmd != ReqE
rule_2345: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> CurCmd = Empty
rule_2346: Chan1[NODE_1].Cmd = Empty & CurCmd = ReqS -> ExGntd = false
rule_2347: CurCmd = ReqE & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_2348: ExGntd = false & CurCmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_2349: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> CurCmd != ReqE
rule_2350: ExGntd = true & CurCmd != ReqE -> Chan1[NODE_2].Cmd = Empty
rule_2351: ExGntd = false & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_2352: ExGntd = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_2353: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> CurCmd != ReqS
rule_2354: CurCmd != ReqS & ExGntd = true -> Chan1[NODE_1].Cmd != ReqE
rule_2355: Cache[NODE_1].State != S & CurCmd = ReqS -> CurCmd != Empty
rule_2356: CurCmd = ReqS & CurCmd != Empty -> Cache[NODE_1].State != S
rule_2357: CurCmd = ReqS & Chan1[NODE_1].Cmd != ReqE -> ExGntd = false
rule_2358: ExGntd = false & Cache[NODE_2].State != S -> ExGntd = false
rule_2359: ExGntd = false & Cache[NODE_2].State != S -> ExGntd = false
rule_2360: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> CurCmd != ReqE
rule_2361: ExGntd = true & CurCmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_2362: ExGntd = false & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_2363: Chan3[NODE_1].Cmd = Empty & CurCmd = ReqS -> ExGntd = false
rule_2364: CurCmd = ReqE & Chan2[NODE_1].Cmd != GntE -> CurCmd != ReqS
rule_2365: CurCmd = ReqE & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_2366: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_2367: CurCmd = ReqE & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntS
rule_2368: Chan2[NODE_1].Cmd != GntS & CurCmd = ReqE -> CurCmd != ReqS
rule_2369: CurCmd = ReqE & Chan1[NODE_1].Cmd != ReqE -> CurCmd != ReqS
rule_2370: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqE -> CurCmd != ReqE
rule_2371: CurCmd != ReqE & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_2372: Chan1[NODE_1].Cmd != ReqS & CurCmd = ReqS -> CurCmd != ReqE
rule_2373: CurCmd != ReqS & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_2374: CurCmd != ReqE & CurCmd != Empty -> Cache[NODE_1].State = I
rule_2375: Chan1[NODE_1].Cmd != ReqS & CurCmd = ReqE -> CurCmd != ReqS
rule_2376: ExGntd = false & CurCmd = Empty -> Cache[NODE_2].State != E
rule_2377: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_2378: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_2379: ExGntd = false & CurCmd != ReqS -> Cache[NODE_1].State != S
rule_2380: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> CurCmd = Empty
rule_2381: CurCmd = Empty & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_2382: Chan2[NODE_2].Cmd = Empty & CurCmd = ReqS -> CurCmd != ReqE
rule_2383: CurCmd = ReqS & CurCmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_2384: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> CurCmd != ReqE
rule_2385: ExGntd = true & CurCmd != ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_2386: ExGntd = false & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqS
rule_2387: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_2388: ExGntd = false & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqS
rule_2389: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_2390: Cache[NODE_1].State != E & ExGntd = false -> ExGntd = false
rule_2391: Cache[NODE_1].State != E & ExGntd = false -> ExGntd = false
rule_2392: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> CurCmd != ReqE
rule_2393: ExGntd = true & CurCmd != ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_2394: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> CurCmd != ReqE
rule_2395: ExGntd = true & CurCmd != ReqE -> Chan1[NODE_1].Cmd = Empty
rule_2396: CurCmd != ReqS & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_2397: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> CurCmd != ReqS
rule_2398: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> CurCmd = Empty
rule_2399: CurCmd = Empty & ExGntd = true -> Chan1[NODE_1].Cmd != ReqS
rule_2400: Chan2[NODE_2].Cmd = Empty & CurCmd = ReqS -> ExGntd = false
rule_2401: ExGntd = false & CurCmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_2402: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> CurCmd = Empty
rule_2403: CurCmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_2404: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> ExGntd = true
rule_2405: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> ExGntd = true
rule_2406: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqE -> CurCmd != ReqS
rule_2407: CurCmd = ReqS & Chan1[NODE_2].Cmd != ReqS -> ExGntd = false
rule_2408: ExGntd = false & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_2409: CurCmd != ReqS & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_2410: CurCmd = ReqE & Chan1[NODE_2].Cmd != ReqS -> ExGntd = false
rule_2411: ExGntd = true & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_2412: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> CurCmd != ReqE
rule_2413: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> CurCmd != ReqE
rule_2414: ExGntd = true & CurCmd != ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_2415: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> CurCmd = Empty
rule_2416: CurCmd = Empty & ExGntd = true -> Chan1[NODE_2].Cmd = Empty
rule_2417: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> CurCmd != ReqE
rule_2418: ExGntd = true & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_2419: CurCmd != ReqS & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_2420: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> CurCmd != ReqS
rule_2421: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> CurCmd != ReqS
rule_2422: CurCmd != ReqS & ExGntd = true -> Chan1[NODE_1].Cmd = Empty
rule_2423: ExGntd = false & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_2424: Chan2[NODE_2].Cmd != GntE & CurCmd = ReqE -> ExGntd = false
rule_2425: Chan3[NODE_1].Cmd = Empty & CurCmd = ReqS -> CurCmd != ReqE
rule_2426: CurCmd = ReqS & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_2427: ExGntd = true & Chan3[NODE_2].Cmd = Empty -> CurCmd = Empty
rule_2428: CurCmd = Empty & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_2429: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> CurCmd != ReqS
rule_2430: CurCmd != ReqS & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_2431: ExGntd = false & CurCmd = Empty -> Cache[NODE_2].State != E
rule_2432: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqE -> CurCmd != ReqE
rule_2433: ExGntd = false & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_2434: Chan2[NODE_1].Cmd != GntS & CurCmd = ReqS -> ExGntd = false
rule_2435: Chan2[NODE_2].Cmd != Inv & CurCmd = Empty -> CurCmd != ReqE
rule_2436: CurCmd = Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_2437: ExGntd = false & CurCmd = Empty -> Cache[NODE_1].State != S
rule_2438: CurCmd = ReqE & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_2439: ExGntd = false & CurCmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_2440: ExGntd = false & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_2441: ExGntd = false & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_2442: Chan2[NODE_1].Cmd != Inv & CurCmd = Empty -> CurCmd != ReqS
rule_2443: CurCmd = Empty & CurCmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_2444: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> CurCmd != Empty
rule_2445: ExGntd = false & CurCmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_2446: ExGntd = false & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_2447: CurCmd = ReqE & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_2448: CurCmd = ReqE & Chan1[NODE_2].Cmd != ReqS -> ExGntd = false
rule_2449: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> CurCmd != ReqS
rule_2450: CurCmd != ReqS & ExGntd = true -> Chan1[NODE_1].Cmd != ReqE
rule_2451: ExGntd = true & Chan3[NODE_2].Cmd = Empty -> CurCmd != ReqE
rule_2452: ExGntd = true & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_2453: Chan2[NODE_2].Cmd = Empty & CurCmd = ReqE -> ExGntd = false
rule_2454: ExGntd = false & CurCmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_2455: CurCmd != ReqS & CurCmd != Empty -> Cache[NODE_2].State = I
rule_2456: Chan2[NODE_2].Cmd != Inv & ExGntd = false -> ExGntd = false
rule_2457: Chan2[NODE_2].Cmd != Inv & ExGntd = false -> ExGntd = false
rule_2458: CurCmd = Empty & ExGntd = true -> Chan1[NODE_1].Cmd != ReqE
rule_2459: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> CurCmd = Empty
rule_2460: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> CurCmd = Empty
rule_2461: CurCmd = Empty & ExGntd = true -> Chan1[NODE_2].Cmd != ReqE
rule_2462: Chan2[NODE_2].Cmd != Inv & CurCmd = Empty -> CurCmd != ReqS
rule_2463: CurCmd = Empty & CurCmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_2464: CurCmd = ReqS & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_2465: Chan2[NODE_1].Cmd != GntS & CurCmd = ReqS -> CurCmd != ReqE
rule_2466: CurCmd = Empty & Cache[NODE_2].State != S -> CurCmd != ReqS
rule_2467: CurCmd = Empty & CurCmd != ReqS -> Cache[NODE_2].State != S
rule_2468: CurCmd != ReqS & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_2469: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqS -> CurCmd != Empty
rule_2470: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> CurCmd = Empty
rule_2471: CurCmd = Empty & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_2472: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqS -> CurCmd != Empty
rule_2473: CurCmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> ExGntd = false
rule_2474: CurCmd = Empty & Cache[NODE_2].State != S -> CurCmd != ReqE
rule_2475: CurCmd = Empty & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_2476: ExGntd = false & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_2477: Cache[NODE_1].State != E & CurCmd = Empty -> CurCmd != ReqE
rule_2478: CurCmd = Empty & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_2479: ExGntd = false & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_2480: Chan2[NODE_1].Cmd != GntS & CurCmd = ReqE -> ExGntd = false
rule_2481: ExGntd = false & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_2482: CurCmd = ReqE & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_2483: ExGntd = false & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_2484: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> CurCmd != ReqE
rule_2485: ExGntd = true & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_2486: ExGntd = false & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_2487: CurCmd = ReqE & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_2488: Chan2[NODE_1].Cmd != Inv & CurCmd = ReqE -> CurCmd != Empty
rule_2489: ExGntd = false & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_2490: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_2491: ExGntd = true & Chan3[NODE_2].Cmd = Empty -> CurCmd != ReqE
rule_2492: ExGntd = true & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_2493: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> CurCmd != ReqE
rule_2494: ExGntd = true & CurCmd != ReqE -> Chan1[NODE_1].Cmd != ReqE
rule_2495: Chan1[NODE_1].Cmd = Empty & CurCmd = ReqE -> CurCmd != ReqS
rule_2496: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> CurCmd = Empty
rule_2497: CurCmd = Empty & ExGntd = true -> Chan1[NODE_1].Cmd = Empty
rule_2498: ExGntd = false & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_2499: Chan2[NODE_1].Cmd != GntS & CurCmd = ReqS -> ExGntd = false
rule_2500: ExGntd = false & CurCmd != ReqS -> Cache[NODE_2].State != E
rule_2501: CurCmd = ReqS & Chan1[NODE_2].Cmd = Empty -> ExGntd = false
rule_2502: CurCmd != ReqS & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_2503: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> CurCmd != ReqS
rule_2504: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_2505: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_2506: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> CurCmd != ReqE
rule_2507: ExGntd = true & CurCmd != ReqE -> Chan1[NODE_2].Cmd != ReqE
rule_2508: CurCmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_2509: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> CurCmd = Empty
rule_2510: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> ExGntd = false
rule_2511: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> ExGntd = false
rule_2512: Chan2[NODE_2].Cmd != GntS & CurCmd = ReqE -> ExGntd = false
rule_2513: ExGntd = false & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_2514: CurCmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> ExGntd = false
rule_2515: CurCmd = ReqE & Chan1[NODE_2].Cmd != ReqS -> CurCmd != ReqS
rule_2516: Cache[NODE_2].State = I & CurCmd != Empty -> ExGntd = false
rule_2517: ExGntd = false & CurCmd != Empty -> Cache[NODE_2].State = I
rule_2518: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqS
rule_2519: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqE
rule_2520: CurCmd = ReqS & Chan1[NODE_2].Cmd = Empty -> ExGntd = false
rule_2521: ExGntd = true & Chan3[NODE_2].Cmd = Empty -> CurCmd != ReqS
rule_2522: CurCmd != ReqS & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_2523: CurCmd != ReqE & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_2524: ExGntd = false & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_2525: Chan2[NODE_2].Cmd != GntE & CurCmd = ReqS -> ExGntd = false
rule_2526: Chan2[NODE_1].Cmd != Inv & CurCmd = Empty -> CurCmd != ReqE
rule_2527: CurCmd = Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_2528: ExGntd = false & CurCmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_2529: Chan2[NODE_2].Cmd = Empty & CurCmd = ReqE -> ExGntd = false
rule_2530: ExGntd = false & CurCmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_2531: ExGntd = false & CurCmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_2532: Cache[NODE_1].State != E & CurCmd = ReqS -> CurCmd != Empty
rule_2533: CurCmd = ReqS & CurCmd != Empty -> Cache[NODE_1].State != E
rule_2534: CurCmd = ReqE & Chan1[NODE_2].Cmd != ReqE -> ExGntd = false
rule_2535: Chan2[NODE_2].Cmd != Inv & CurCmd = ReqE -> CurCmd != Empty
rule_2536: CurCmd = ReqE & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_2537: ExGntd = false & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_2538: ExGntd = false & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_2539: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> CurCmd = Empty
rule_2540: CurCmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_2541: CurCmd = ReqE & Chan3[NODE_2].Cmd = Empty -> ExGntd = false
rule_2542: ExGntd = false & CurCmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_2543: ExGntd = false & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_2544: Chan3[NODE_1].Cmd = Empty & CurCmd = ReqE -> ExGntd = false
rule_2545: ExGntd = false & CurCmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_2546: Chan2[NODE_2].Cmd = Empty & CurCmd = ReqE -> CurCmd != ReqS
rule_2547: CurCmd = ReqE & CurCmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_2548: ExGntd = false & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_2549: Chan2[NODE_2].Cmd != GntE & CurCmd = ReqS -> CurCmd != ReqE
rule_2550: CurCmd = ReqS & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_2551: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> CurCmd != ReqS
rule_2552: CurCmd != ReqS & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_2553: ExGntd = false & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_2554: Chan2[NODE_2].Cmd != GntE & CurCmd = ReqS -> ExGntd = false
rule_2555: ExGntd = false & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqE
rule_2556: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_2557: ExGntd = true & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_2558: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> CurCmd != ReqE
rule_2559: Chan2[NODE_2].Cmd != GntS & CurCmd = ReqS -> ExGntd = false
rule_2560: ExGntd = false & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_2561: CurCmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_2562: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> CurCmd = Empty
rule_2563: CurCmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_2564: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_2565: CurCmd = ReqE & Chan1[NODE_2].Cmd != ReqE -> CurCmd != ReqS
rule_2566: CurCmd = ReqS & Chan3[NODE_2].Cmd = Empty -> ExGntd = false
rule_2567: ExGntd = false & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_2568: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> CurCmd != ReqE
rule_2569: ExGntd = true & CurCmd != ReqE -> Chan1[NODE_2].Cmd = Empty
rule_2570: CurCmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> CurCmd != ReqE
rule_2571: Chan1[NODE_1].Cmd != ReqS & CurCmd = ReqE -> ExGntd = false
rule_2572: CurCmd != ReqS & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_2573: CurCmd = ReqE & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_2574: Chan2[NODE_2].Cmd != GntE & CurCmd = ReqE -> CurCmd != ReqS
rule_2575: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> CurCmd != ReqS
rule_2576: CurCmd != ReqS & ExGntd = true -> Chan1[NODE_2].Cmd != ReqS
rule_2577: Cache[NODE_1].State != E & CurCmd = ReqE -> CurCmd != Empty
rule_2578: CurCmd = ReqE & CurCmd != Empty -> Cache[NODE_1].State != E
rule_2579: Chan3[NODE_1].Cmd = Empty & CurCmd = ReqS -> ExGntd = false
rule_2580: ExGntd = false & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_2581: CurCmd = ReqS & Chan3[NODE_2].Cmd = Empty -> ExGntd = false
rule_2582: ExGntd = false & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_2583: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> CurCmd != ReqS
rule_2584: CurCmd != ReqS & ExGntd = true -> Chan1[NODE_1].Cmd = Empty
rule_2585: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> CurCmd != ReqS
rule_2586: CurCmd != ReqS & ExGntd = true -> Chan1[NODE_1].Cmd != ReqS
rule_2587: CurCmd = ReqE & Chan1[NODE_1].Cmd != ReqE -> ExGntd = false
rule_2588: ExGntd = false & CurCmd != ReqS -> Cache[NODE_2].State != E
rule_2589: Cache[NODE_1].State != S & ExGntd = false -> ExGntd = false
rule_2590: Cache[NODE_1].State != S & ExGntd = false -> ExGntd = false
rule_2591: Chan1[NODE_1].Cmd = Empty & CurCmd = ReqS -> ExGntd = false
rule_2592: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> CurCmd != Empty
rule_2593: ExGntd = false & CurCmd != ReqS -> Cache[NODE_2].State != S
rule_2594: ExGntd = false & CurCmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_2595: CurCmd = ReqS & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_2596: ExGntd = false & CurCmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_2597: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> CurCmd != ReqS
rule_2598: Chan1[NODE_1].Cmd != ReqS & CurCmd = ReqE -> ExGntd = false
rule_2599: ExGntd = false & CurCmd != ReqS -> Cache[NODE_2].State != S
rule_2600: CurCmd = ReqS & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_2601: CurCmd = ReqS & Chan3[NODE_2].Cmd = Empty -> CurCmd != ReqE
rule_2602: Chan1[NODE_1].Cmd = ReqS & CurCmd != ReqE -> ExGntd = false
rule_2603: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> CurCmd != Empty
rule_2604: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> CurCmd = Empty
rule_2605: CurCmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_2606: Chan3[NODE_1].Cmd = Empty & CurCmd = ReqE -> CurCmd != ReqS
rule_2607: CurCmd = ReqE & CurCmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_2608: ExGntd = false & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_2609: CurCmd = ReqE & Chan1[NODE_2].Cmd != ReqE -> ExGntd = false
rule_2610: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> CurCmd = Empty
rule_2611: CurCmd = Empty & ExGntd = true -> Chan1[NODE_1].Cmd = Empty
rule_2612: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> CurCmd != ReqS
rule_2613: CurCmd != ReqS & ExGntd = true -> Chan1[NODE_2].Cmd != ReqE
rule_2614: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> CurCmd != ReqE
rule_2615: CurCmd = ReqS & Chan1[NODE_2].Cmd != ReqS -> CurCmd != ReqE
rule_2616: CurCmd = Empty & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqE
rule_2617: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntE -> CurCmd = Empty
rule_2618: Chan1[NODE_1].Cmd = Empty & CurCmd = ReqS -> CurCmd != ReqE
rule_2619: ExGntd = false & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_2620: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> CurCmd != ReqS
rule_2621: CurCmd != ReqS & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_2622: ExGntd = false & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_2623: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> CurCmd = Empty
rule_2624: CurCmd = Empty & ExGntd = true -> Chan1[NODE_2].Cmd != ReqS
rule_2625: Cache[NODE_2].State != E & CurCmd = ReqS -> CurCmd != Empty
rule_2626: CurCmd = ReqS & CurCmd != Empty -> Cache[NODE_2].State != E
rule_2627: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_2628: ExGntd = false & Cache[NODE_2].State != E -> ExGntd = false
rule_2629: Cache[NODE_2].State != E & ExGntd = false -> ExGntd = false
rule_2630: ExGntd = false & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_2631: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> CurCmd != Empty
rule_2632: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> CurCmd != ReqE
rule_2633: ExGntd = true & CurCmd != ReqE -> Chan1[NODE_2].Cmd != ReqE
rule_2634: Cache[NODE_1].State != S & CurCmd = ReqE -> CurCmd != Empty
rule_2635: CurCmd = ReqE & CurCmd != Empty -> Cache[NODE_1].State != S
rule_2636: ExGntd = false & CurCmd = Empty -> Cache[NODE_2].State != S
rule_2637: CurCmd = ReqS & Chan1[NODE_2].Cmd != ReqS -> ExGntd = false
rule_2638: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> CurCmd != ReqS
rule_2639: CurCmd != ReqS & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_2640: Cache[NODE_1].State = I & CurCmd != Empty -> ExGntd = false
rule_2641: ExGntd = false & CurCmd != Empty -> Cache[NODE_1].State = I
rule_2642: ExGntd = false & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_2643: CurCmd != ReqE & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_2644: CurCmd = Empty & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_2645: ExGntd = false & Chan2[NODE_1].Cmd = GntS -> CurCmd = Empty
rule_2646: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_2647: CurCmd = ReqS & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_2648: Chan2[NODE_1].Cmd != Inv & CurCmd = ReqS -> CurCmd != Empty
rule_2649: Cache[NODE_2].State != E & CurCmd = Empty -> CurCmd != ReqS
rule_2650: CurCmd = Empty & CurCmd != ReqS -> Cache[NODE_2].State != E
rule_2651: CurCmd != ReqS & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_2652: CurCmd = Empty & Chan3[NODE_2].Cmd = Empty -> CurCmd != ReqE
rule_2653: CurCmd = Empty & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_2654: CurCmd != ReqS & CurCmd != Empty -> Cache[NODE_2].State != E
rule_2655: Chan1[NODE_1].Cmd = Empty & ExGntd = false -> ExGntd = false
rule_2656: Chan1[NODE_1].Cmd = Empty & ExGntd = false -> ExGntd = false
rule_2657: CurCmd != ReqE & CurCmd != Empty -> Cache[NODE_2].State != S
rule_2658: Chan2[NODE_2].Cmd = Empty & CurCmd = ReqS -> CurCmd != Empty
rule_2659: CurCmd = ReqS & CurCmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_2660: Chan1[NODE_1].Cmd = Empty & CurCmd = ReqE -> CurCmd != Empty
rule_2661: CurCmd = ReqS & Chan1[NODE_2].Cmd != ReqS -> CurCmd != Empty
rule_2662: ExGntd = false & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_2663: ExGntd = false & CurCmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_2664: Chan1[NODE_1].Cmd = ReqS & CurCmd != Empty -> ExGntd = false
rule_2665: ExGntd = false & Chan3[NODE_1].Cmd = Empty -> ExGntd = false
rule_2666: ExGntd = false & Chan3[NODE_1].Cmd = Empty -> ExGntd = false
rule_2667: ExGntd = false & CurCmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_2668: CurCmd = Empty & Chan3[NODE_2].Cmd = Empty -> CurCmd != ReqS
rule_2669: CurCmd = Empty & CurCmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_2670: CurCmd != ReqE & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_2671: CurCmd != ReqE & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_2672: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> ExGntd = true
rule_2673: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> ExGntd = true
rule_2674: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqE -> CurCmd != ReqS
rule_2675: CurCmd = Empty & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_2676: CurCmd != ReqS & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_2677: CurCmd != ReqE & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_2678: CurCmd = Empty & Chan2[NODE_1].Cmd != GntE -> CurCmd != ReqS
rule_2679: ExGntd = false & CurCmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_2680: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqS -> CurCmd != ReqE
rule_2681: CurCmd != ReqS & CurCmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_2682: ExGntd = false & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_2683: Chan2[NODE_1].Cmd != Inv & CurCmd != Empty -> ExGntd = false
rule_2684: Cache[NODE_2].State != S & CurCmd != Empty -> ExGntd = false
rule_2685: ExGntd = false & CurCmd != Empty -> Cache[NODE_2].State != S
rule_2686: ExGntd = false & Chan1[NODE_1].Cmd != ReqE -> ExGntd = false
rule_2687: ExGntd = false & Chan1[NODE_1].Cmd != ReqE -> ExGntd = false
rule_2688: CurCmd = Empty & Chan1[NODE_1].Cmd != ReqE -> CurCmd != ReqS
rule_2689: CurCmd = ReqS & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_2690: Chan3[NODE_1].Cmd = Empty & CurCmd = ReqS -> CurCmd != Empty
rule_2691: ExGntd = false & Chan1[NODE_2].Cmd != ReqE -> ExGntd = false
rule_2692: ExGntd = false & Chan1[NODE_2].Cmd != ReqE -> ExGntd = false
rule_2693: CurCmd = ReqE & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_2694: Chan2[NODE_2].Cmd != GntE & CurCmd = ReqE -> CurCmd != Empty
rule_2695: Chan1[NODE_1].Cmd = ReqS & CurCmd != Empty -> ExGntd = false
rule_2696: Cache[NODE_1].State != E & CurCmd != Empty -> ExGntd = false
rule_2697: ExGntd = false & CurCmd != Empty -> Cache[NODE_1].State != E
rule_2698: CurCmd = ReqE & Chan1[NODE_1].Cmd != Empty -> CurCmd != ReqS
rule_2699: CurCmd = Empty & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_2700: CurCmd = Empty & Chan2[NODE_2].Cmd != GntE -> CurCmd != ReqS
rule_2701: ExGntd = false & CurCmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_2702: CurCmd = ReqE & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_2703: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> ExGntd = false
rule_2704: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> ExGntd = false
rule_2705: CurCmd != ReqS & CurCmd != Empty -> Cache[NODE_1].State != S
rule_2706: CurCmd = ReqS & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_2707: Chan2[NODE_2].Cmd != GntE & CurCmd = ReqS -> CurCmd != Empty
rule_2708: ExGntd = false & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_2709: CurCmd != ReqS & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_2710: CurCmd != ReqS & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_2711: ExGntd = false & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_2712: Chan2[NODE_1].Cmd != Inv & CurCmd != Empty -> ExGntd = false
rule_2713: ExGntd = false & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_2714: CurCmd = ReqE & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_2715: CurCmd = ReqS & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_2716: ExGntd = false & CurCmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_2717: Cache[NODE_1].State != S & CurCmd != Empty -> ExGntd = false
rule_2718: ExGntd = false & CurCmd != Empty -> Cache[NODE_1].State != S
rule_2719: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> ExGntd = true
rule_2720: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> ExGntd = true
rule_2721: ExGntd = false & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_2722: Chan2[NODE_1].Cmd != GntE & CurCmd != ReqE -> ExGntd = false
rule_2723: CurCmd = ReqS & Chan1[NODE_2].Cmd != Empty -> CurCmd != ReqE
rule_2724: ExGntd = false & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_2725: CurCmd = Empty & Chan2[NODE_1].Cmd = Empty -> CurCmd != ReqS
rule_2726: Cache[NODE_2].State != S & CurCmd != Empty -> ExGntd = false
rule_2727: ExGntd = false & CurCmd != Empty -> Cache[NODE_2].State != S
rule_2728: Chan2[NODE_2].Cmd != Inv & CurCmd != Empty -> ExGntd = false
rule_2729: ExGntd = false & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_2730: CurCmd = Empty & Chan1[NODE_2].Cmd = Empty -> CurCmd != ReqS
rule_2731: ExGntd = false & Chan3[NODE_2].Cmd = Empty -> ExGntd = false
rule_2732: ExGntd = false & Chan3[NODE_2].Cmd = Empty -> ExGntd = false
rule_2733: ExGntd = false & Chan1[NODE_2].Cmd = Empty -> ExGntd = false
rule_2734: ExGntd = false & Chan1[NODE_2].Cmd = Empty -> ExGntd = false
rule_2735: ExGntd = false & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_2736: CurCmd = Empty & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_2737: CurCmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> CurCmd != Empty
rule_2738: Chan2[NODE_2].Cmd = Empty & CurCmd = ReqE -> CurCmd != Empty
rule_2739: CurCmd = ReqE & CurCmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_2740: Chan2[NODE_2].Cmd != GntS & CurCmd = ReqE -> CurCmd != Empty
rule_2741: CurCmd = ReqE & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_2742: CurCmd = ReqE & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_2743: Chan2[NODE_1].Cmd != GntS & CurCmd = ReqE -> CurCmd != Empty
rule_2744: ExGntd = false & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_2745: ExGntd = false & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_2746: Chan2[NODE_2].Cmd = Empty & CurCmd = Empty -> CurCmd != ReqE
rule_2747: CurCmd = Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_2748: ExGntd = false & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_2749: ExGntd = true & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Empty
rule_2750: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> CurCmd != ReqE
rule_2751: ExGntd = false & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_2752: CurCmd = ReqS & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_2753: ExGntd = false & Chan2[NODE_2].Cmd != GntE -> ExGntd = false
rule_2754: ExGntd = false & Chan2[NODE_2].Cmd != GntE -> ExGntd = false
rule_2755: CurCmd != ReqS & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_2756: ExGntd = false & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_2757: ExGntd = false & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_2758: Chan1[NODE_1].Cmd = Empty & CurCmd = Empty -> CurCmd != ReqE
rule_2759: CurCmd = Empty & Chan2[NODE_1].Cmd != GntE -> CurCmd != ReqE
rule_2760: Cache[NODE_1].State != S & CurCmd != Empty -> ExGntd = false
rule_2761: ExGntd = false & CurCmd != Empty -> Cache[NODE_1].State != S
rule_2762: ExGntd = true & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Empty
rule_2763: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> CurCmd != ReqE
rule_2764: CurCmd = ReqS & Chan3[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_2765: CurCmd = ReqS & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_2766: ExGntd = false & CurCmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_2767: ExGntd = false & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_2768: CurCmd = Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_2769: CurCmd = Empty & Chan2[NODE_2].Cmd != GntE -> CurCmd != ReqE
rule_2770: ExGntd = false & CurCmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_2771: Chan2[NODE_2].Cmd != GntS & ExGntd = false -> ExGntd = false
rule_2772: Chan2[NODE_2].Cmd != GntS & ExGntd = false -> ExGntd = false
rule_2773: CurCmd = ReqS & Chan1[NODE_1].Cmd != Empty -> CurCmd != ReqE
rule_2774: CurCmd != ReqS & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_2775: CurCmd = ReqE & Chan2[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_2776: CurCmd = ReqE & CurCmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_2777: Chan3[NODE_1].Cmd = Empty & CurCmd = Empty -> CurCmd != ReqS
rule_2778: CurCmd = Empty & CurCmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_2779: Chan1[NODE_1].Cmd != ReqS & CurCmd = Empty -> CurCmd != ReqS
rule_2780: CurCmd = ReqS & Chan1[NODE_1].Cmd != ReqE -> CurCmd != Empty
rule_2781: ExGntd = false & Chan1[NODE_2].Cmd != ReqS -> ExGntd = false
rule_2782: ExGntd = false & Chan1[NODE_2].Cmd != ReqS -> ExGntd = false
rule_2783: CurCmd != ReqE & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_2784: CurCmd != Empty & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_2785: Cache[NODE_2].State != E & CurCmd != Empty -> ExGntd = false
rule_2786: ExGntd = false & CurCmd != Empty -> Cache[NODE_2].State != E
rule_2787: CurCmd != ReqS & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_2788: CurCmd = ReqE & Chan1[NODE_1].Cmd != ReqE -> CurCmd != Empty
rule_2789: ExGntd = false & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_2790: CurCmd != ReqS & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_2791: CurCmd != ReqS & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_2792: ExGntd = false & CurCmd != Empty -> Cache[NODE_2].State != E
rule_2793: Cache[NODE_2].State != E & CurCmd != Empty -> ExGntd = false
rule_2794: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqS -> CurCmd != ReqS
rule_2795: CurCmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != Empty
rule_2796: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> CurCmd = Empty
rule_2797: CurCmd = Empty & Chan1[NODE_1].Cmd != ReqE -> CurCmd != ReqE
rule_2798: Chan2[NODE_2].Cmd != Inv & CurCmd != Empty -> ExGntd = false
rule_2799: ExGntd = false & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_2800: Chan1[NODE_1].Cmd = Empty & CurCmd = Empty -> CurCmd != ReqS
rule_2801: CurCmd != ReqE & CurCmd != Empty -> Cache[NODE_2].State != E
rule_2802: ExGntd = false & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_2803: CurCmd = Empty & Chan2[NODE_1].Cmd = Empty -> CurCmd != ReqE
rule_2804: CurCmd = ReqE & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_2805: CurCmd = ReqE & Chan2[NODE_1].Cmd != GntE -> CurCmd != Empty
rule_2806: Chan2[NODE_2].Cmd != GntS & CurCmd = Empty -> CurCmd != ReqE
rule_2807: CurCmd = Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_2808: ExGntd = false & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_2809: CurCmd = ReqS & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_2810: Chan2[NODE_1].Cmd != GntS & CurCmd = ReqS -> CurCmd != Empty
rule_2811: Chan2[NODE_2].Cmd = Empty & CurCmd = Empty -> CurCmd != ReqS
rule_2812: CurCmd = Empty & CurCmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_2813: CurCmd = ReqE & Chan1[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_2814: ExGntd = false & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_2815: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> ExGntd = false
rule_2816: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> ExGntd = false
rule_2817: Chan1[NODE_2].Cmd = ReqS & CurCmd != Empty -> ExGntd = false
rule_2818: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqE -> CurCmd != ReqE
rule_2819: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> CurCmd != ReqS
rule_2820: CurCmd != ReqS & ExGntd = true -> Chan2[NODE_1].Cmd != Empty
rule_2821: ExGntd = false & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_2822: CurCmd = ReqS & Chan1[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_2823: Cache[NODE_1].State != E & CurCmd != Empty -> ExGntd = false
rule_2824: ExGntd = false & CurCmd != Empty -> Cache[NODE_1].State != E
rule_2825: CurCmd = ReqE & Chan1[NODE_2].Cmd != ReqE -> CurCmd != Empty
rule_2826: Chan1[NODE_2].Cmd = ReqS & CurCmd != Empty -> ExGntd = false
rule_2827: CurCmd != Empty & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_2828: ExGntd = false & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_2829: CurCmd != ReqE & CurCmd != Empty -> Cache[NODE_1].State != S
rule_2830: CurCmd = ReqE & Chan1[NODE_2].Cmd != Empty -> CurCmd != ReqS
rule_2831: ExGntd = false & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_2832: CurCmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != Empty
rule_2833: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> CurCmd = Empty
rule_2834: Chan1[NODE_1].Cmd != ReqS & CurCmd = Empty -> CurCmd != ReqE
rule_2835: CurCmd = ReqS & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_2836: CurCmd = ReqE & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_2837: Chan2[NODE_1].Cmd != GntS & CurCmd = Empty -> CurCmd != ReqS
rule_2838: ExGntd = false & Chan1[NODE_1].Cmd != ReqS -> ExGntd = false
rule_2839: Chan1[NODE_1].Cmd != ReqS & ExGntd = false -> ExGntd = false
rule_2840: ExGntd = false & CurCmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_2841: CurCmd = ReqE & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_2842: ExGntd = false & CurCmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_2843: CurCmd != ReqS & ExGntd = true -> Chan2[NODE_1].Cmd != Empty
rule_2844: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> CurCmd != ReqS
rule_2845: Chan1[NODE_1].Cmd != ReqS & CurCmd = ReqS -> CurCmd != Empty
rule_2846: ExGntd = false & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_2847: CurCmd = ReqS & Chan2[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_2848: CurCmd = ReqS & CurCmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_2849: ExGntd = false & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_2850: CurCmd = ReqE & Chan1[NODE_2].Cmd != ReqS -> CurCmd != Empty
rule_2851: CurCmd = ReqS & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_2852: ExGntd = false & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_2853: ExGntd = false & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_2854: Chan3[NODE_1].Cmd = Empty & CurCmd = Empty -> CurCmd != ReqE
rule_2855: CurCmd = Empty & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_2856: ExGntd = false & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_2857: Chan2[NODE_1].Cmd != GntE & CurCmd != ReqE -> ExGntd = false
rule_2858: Chan1[NODE_1].Cmd = Empty & CurCmd = ReqS -> CurCmd != Empty
rule_2859: Chan2[NODE_2].Cmd != GntS & CurCmd = Empty -> CurCmd != ReqS
rule_2860: CurCmd = Empty & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_2861: CurCmd = Empty & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_2862: ExGntd = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_2863: ExGntd = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_2864: CurCmd = Empty & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_2865: ExGntd = false & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_2866: ExGntd = false & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_2867: CurCmd = Empty & Chan1[NODE_2].Cmd = Empty -> CurCmd != ReqE
rule_2868: CurCmd = ReqE & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_2869: Chan3[NODE_1].Cmd = Empty & CurCmd = ReqE -> CurCmd != Empty
rule_2870: Chan1[NODE_1].Cmd = ReqE & CurCmd != Empty -> ExGntd = false
rule_2871: Chan2[NODE_1].Cmd != GntS & CurCmd = Empty -> CurCmd != ReqE
rule_2872: ExGntd = false & CurCmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_2873: CurCmd = ReqE & Chan3[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_2874: CurCmd = ReqE & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_2875: CurCmd != ReqS & CurCmd != Empty -> Cache[NODE_1].State != E
rule_2876: Chan2[NODE_2].Cmd != GntS & CurCmd = ReqS -> CurCmd != Empty
rule_2877: CurCmd = ReqS & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_2878: Chan1[NODE_1].Cmd != ReqS & CurCmd = ReqE -> CurCmd != Empty
rule_2879: ExGntd = false & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_2880: CurCmd != ReqS & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_2881: CurCmd != ReqS & CurCmd != Empty -> Cache[NODE_2].State != S
rule_2882: CurCmd != ReqE & CurCmd != Empty -> Cache[NODE_1].State != E
rule_2883: CurCmd = ReqS & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_2884: CurCmd = ReqS & Chan2[NODE_1].Cmd != GntE -> CurCmd != Empty
rule_2885: Chan1[NODE_1].Cmd = ReqE & CurCmd != Empty -> ExGntd = false
rule_2886: Chan1[NODE_2].Cmd = Empty & CurCmd != Empty -> ExGntd = false
rule_2887: ExGntd = false & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_2888: Chan2[NODE_1].Cmd != GntE & CurCmd != Empty -> ExGntd = false
rule_2889: CurCmd = ReqS & Chan3[NODE_1].Cmd != InvAck -> ExGntd = false
rule_2890: ExGntd = false & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_2891: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqS -> CurCmd != ReqE
rule_2892: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqE -> CurCmd != ReqS
rule_2893: Chan1[NODE_1].Cmd = Empty & CurCmd != Empty -> ExGntd = false
rule_2894: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_2895: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_2896: CurCmd != ReqS & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_2897: CurCmd = Empty & Chan1[NODE_1].Cmd != Empty -> CurCmd != ReqS
rule_2898: CurCmd != ReqS & CurCmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_2899: CurCmd = Empty & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_2900: CurCmd != ReqE & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_2901: CurCmd != Empty & Chan1[NODE_2].Cmd != ReqE -> ExGntd = false
rule_2902: Chan2[NODE_1].Cmd != GntE & CurCmd != Empty -> ExGntd = false
rule_2903: ExGntd = false & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_2904: CurCmd != ReqE & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_2905: CurCmd = ReqS & Chan3[NODE_2].Cmd != InvAck -> ExGntd = false
rule_2906: ExGntd = false & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_2907: CurCmd = ReqS & Chan1[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_2908: Chan1[NODE_1].Cmd != ReqE & CurCmd != Empty -> ExGntd = false
rule_2909: CurCmd = ReqS & Chan3[NODE_1].Cmd != InvAck -> CurCmd != ReqE
rule_2910: CurCmd = ReqS & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_2911: CurCmd = Empty & Chan1[NODE_2].Cmd != Empty -> CurCmd != ReqS
rule_2912: ExGntd = false & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_2913: Chan2[NODE_2].Cmd != GntE & CurCmd != Empty -> ExGntd = false
rule_2914: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> CurCmd != ReqS
rule_2915: CurCmd != ReqS & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_2916: CurCmd = ReqS & Chan3[NODE_2].Cmd != InvAck -> ExGntd = false
rule_2917: ExGntd = false & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_2918: CurCmd = ReqE & Chan3[NODE_1].Cmd != InvAck -> CurCmd != ReqS
rule_2919: CurCmd = ReqE & CurCmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_2920: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> CurCmd = Empty
rule_2921: CurCmd = Empty & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_2922: CurCmd != ReqS & CurCmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_2923: Chan2[NODE_2].Cmd = Empty & CurCmd != Empty -> ExGntd = false
rule_2924: ExGntd = false & CurCmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_2925: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> CurCmd = Empty
rule_2926: CurCmd = Empty & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_2927: CurCmd != ReqS & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_2928: Chan3[NODE_1].Cmd != InvAck & CurCmd = ReqE -> ExGntd = false
rule_2929: ExGntd = false & CurCmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_2930: Chan1[NODE_2].Cmd != Empty & CurCmd != ReqE -> ExGntd = false
rule_2931: Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> CurCmd != ReqS
rule_2932: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqS -> CurCmd = Empty
rule_2933: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqE -> CurCmd = Empty
rule_2934: Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> CurCmd != ReqE
rule_2935: CurCmd = ReqE & Chan1[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_2936: ExGntd = false & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_2937: Chan3[NODE_1].Cmd = Empty & CurCmd != Empty -> ExGntd = false
rule_2938: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> CurCmd != ReqE
rule_2939: ExGntd = true & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_2940: CurCmd = ReqS & Chan3[NODE_1].Cmd != InvAck -> ExGntd = false
rule_2941: ExGntd = false & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_2942: ExGntd = false & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_2943: Chan2[NODE_1].Cmd != GntS & CurCmd != Empty -> ExGntd = false
rule_2944: CurCmd = ReqS & Chan3[NODE_2].Cmd != InvAck -> CurCmd != ReqE
rule_2945: CurCmd = ReqS & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_2946: CurCmd != ReqE & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_2947: Chan2[NODE_1].Cmd = Empty & CurCmd != Empty -> ExGntd = false
rule_2948: ExGntd = false & CurCmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_2949: CurCmd = Empty & Chan1[NODE_2].Cmd != Empty -> CurCmd != ReqE
rule_2950: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> ExGntd = false
rule_2951: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> ExGntd = false
rule_2952: CurCmd = ReqE & Chan3[NODE_2].Cmd != InvAck -> ExGntd = false
rule_2953: ExGntd = false & CurCmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_2954: CurCmd != ReqS & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_2955: Chan1[NODE_1].Cmd != ReqE & CurCmd != Empty -> ExGntd = false
rule_2956: ExGntd = false & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_2957: Chan2[NODE_1].Cmd != GntS & CurCmd != Empty -> ExGntd = false
rule_2958: CurCmd = Empty & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_2959: Chan2[NODE_1].Cmd = Empty & CurCmd != Empty -> ExGntd = false
rule_2960: ExGntd = false & CurCmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_2961: CurCmd != ReqE & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_2962: Chan2[NODE_2].Cmd != GntS & CurCmd != Empty -> ExGntd = false
rule_2963: ExGntd = false & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_2964: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> CurCmd = Empty
rule_2965: CurCmd = Empty & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_2966: CurCmd != ReqE & CurCmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_2967: Chan3[NODE_2].Cmd = Empty & CurCmd != Empty -> ExGntd = false
rule_2968: ExGntd = false & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_2969: CurCmd != ReqE & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_2970: CurCmd != ReqS & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_2971: Chan1[NODE_2].Cmd != ReqS & CurCmd != Empty -> ExGntd = false
rule_2972: Chan1[NODE_1].Cmd != Empty & CurCmd != ReqE -> ExGntd = false
rule_2973: Chan1[NODE_1].Cmd != ReqS & CurCmd != Empty -> ExGntd = false
rule_2974: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> CurCmd != ReqE
rule_2975: ExGntd = true & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_2976: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> CurCmd != ReqE
rule_2977: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> CurCmd != ReqE
rule_2978: ExGntd = true & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_2979: Chan2[NODE_2].Cmd = Empty & CurCmd != Empty -> ExGntd = false
rule_2980: ExGntd = false & CurCmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_2981: Chan1[NODE_2].Cmd != ReqS & CurCmd != Empty -> ExGntd = false
rule_2982: CurCmd != ReqS & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_2983: CurCmd = ReqE & Chan3[NODE_2].Cmd != InvAck -> ExGntd = false
rule_2984: ExGntd = false & CurCmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_2985: CurCmd = ReqS & Chan1[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_2986: CurCmd != ReqS & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_2987: CurCmd != ReqS & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_2988: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> CurCmd != ReqS
rule_2989: CurCmd != ReqS & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_2990: ExGntd = false & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_2991: Chan2[NODE_2].Cmd != GntE & CurCmd != Empty -> ExGntd = false
rule_2992: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> CurCmd != ReqS
rule_2993: CurCmd != ReqS & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_2994: CurCmd != ReqE & CurCmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_2995: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> CurCmd != ReqS
rule_2996: CurCmd != ReqE & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_2997: CurCmd = Empty & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_2998: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> CurCmd = Empty
rule_2999: Chan2[NODE_2].Cmd != GntS & CurCmd != Empty -> ExGntd = false
rule_3000: ExGntd = false & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_3001: CurCmd = ReqE & Chan1[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_3002: Chan1[NODE_1].Cmd != Empty & CurCmd != ReqE -> ExGntd = false
rule_3003: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> CurCmd = Empty
rule_3004: CurCmd = Empty & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_3005: CurCmd = ReqE & Chan3[NODE_2].Cmd != InvAck -> CurCmd != ReqS
rule_3006: CurCmd = ReqE & CurCmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_3007: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> CurCmd != ReqE
rule_3008: ExGntd = true & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_3009: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> CurCmd != ReqS
rule_3010: Chan1[NODE_1].Cmd != ReqS & CurCmd != Empty -> ExGntd = false
rule_3011: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> CurCmd != ReqS
rule_3012: CurCmd != ReqS & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_3013: CurCmd = Empty & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_3014: CurCmd != ReqS & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_3015: Chan1[NODE_1].Cmd = Empty & CurCmd != Empty -> ExGntd = false
rule_3016: CurCmd = Empty & Chan1[NODE_1].Cmd != Empty -> CurCmd != ReqE
rule_3017: Chan3[NODE_1].Cmd != InvAck & CurCmd = ReqE -> ExGntd = false
rule_3018: ExGntd = false & CurCmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_3019: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> CurCmd != ReqE
rule_3020: Chan1[NODE_2].Cmd != Empty & CurCmd != ReqE -> ExGntd = false
rule_3021: CurCmd != Empty & Chan1[NODE_2].Cmd != ReqE -> ExGntd = false
rule_3022: CurCmd != ReqS & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_3023: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> CurCmd = Empty
rule_3024: Chan1[NODE_2].Cmd = Empty & CurCmd != Empty -> ExGntd = false
rule_3025: ExGntd = false & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_3026: Chan3[NODE_1].Cmd = Empty & CurCmd != Empty -> ExGntd = false
rule_3027: CurCmd != ReqS & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_3028: ExGntd = false & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_3029: ExGntd = false & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_3030: Chan3[NODE_2].Cmd = Empty & CurCmd != Empty -> ExGntd = false
rule_3031: ExGntd = false & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_3032: CurCmd = ReqE & Chan3[NODE_1].Cmd != InvAck -> CurCmd != Empty
rule_3033: CurCmd = ReqE & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_3034: CurCmd = Empty & Chan3[NODE_1].Cmd != InvAck -> CurCmd != ReqE
rule_3035: CurCmd = Empty & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_3036: ExGntd = false & Chan3[NODE_2].Cmd != InvAck -> ExGntd = false
rule_3037: ExGntd = false & Chan3[NODE_2].Cmd != InvAck -> ExGntd = false
rule_3038: CurCmd != ReqS & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_3039: ExGntd = false & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_3040: ShrSet[NODE_1] = true & ExGntd = true -> ShrSet[NODE_1] = true
rule_3041: ShrSet[NODE_1] = true & ExGntd = true -> ShrSet[NODE_1] = true
rule_3042: CurCmd != ReqS & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_3043: ExGntd = false & CurCmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_3044: CurCmd = Empty & Chan3[NODE_1].Cmd != InvAck -> CurCmd != ReqS
rule_3045: CurCmd = Empty & CurCmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_3046: CurCmd = ReqE & Chan3[NODE_2].Cmd != InvAck -> CurCmd != Empty
rule_3047: CurCmd = ReqE & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_3048: ShrSet[NODE_1] = true & ExGntd = true -> ShrSet[NODE_1] = true
rule_3049: ShrSet[NODE_1] = true & ExGntd = true -> ShrSet[NODE_1] = true
rule_3050: ExGntd = false & CurCmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_3051: ExGntd = false & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_3052: ExGntd = false & CurCmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_3053: ExGntd = false & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_3054: Chan1[NODE_2].Cmd != Empty & CurCmd != Empty -> ExGntd = false
rule_3055: CurCmd = Empty & Chan3[NODE_2].Cmd != InvAck -> CurCmd != ReqS
rule_3056: CurCmd = Empty & CurCmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_3057: CurCmd = Empty & Chan3[NODE_2].Cmd != InvAck -> CurCmd != ReqE
rule_3058: CurCmd = Empty & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_3059: CurCmd = ReqS & Chan3[NODE_2].Cmd != InvAck -> CurCmd != Empty
rule_3060: CurCmd = ReqS & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_3061: CurCmd = ReqS & Chan3[NODE_1].Cmd != InvAck -> CurCmd != Empty
rule_3062: CurCmd = ReqS & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_3063: ExGntd = false & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_3064: ExGntd = false & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_3065: ExGntd = false & CurCmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_3066: Chan1[NODE_2].Cmd != Empty & CurCmd != Empty -> ExGntd = false
rule_3067: Chan1[NODE_1].Cmd != Empty & CurCmd != Empty -> ExGntd = false
rule_3068: ExGntd = false & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_3069: ExGntd = false & Chan3[NODE_1].Cmd != InvAck -> ExGntd = false
rule_3070: ExGntd = false & Chan3[NODE_1].Cmd != InvAck -> ExGntd = false
rule_3071: ExGntd = false & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_3072: Chan1[NODE_1].Cmd != Empty & CurCmd != Empty -> ExGntd = false
rule_3073: ExGntd = false & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_3074: InvSet[NODE_2] = false & ExGntd = true -> ShrSet[NODE_1] = true
rule_3075: ShrSet[NODE_1] = true & ExGntd = true -> InvSet[NODE_2] = false
rule_3076: InvSet[NODE_1] = false & ExGntd = true -> ShrSet[NODE_1] = true
rule_3077: ShrSet[NODE_1] = true & ExGntd = true -> InvSet[NODE_1] = false
rule_3078: InvSet[NODE_1] = false & ExGntd = true -> ShrSet[NODE_1] = true
rule_3079: ShrSet[NODE_1] = true & ExGntd = true -> InvSet[NODE_1] = false
rule_3080: Chan3[NODE_1].Cmd != InvAck & CurCmd != Empty -> ExGntd = false
rule_3081: ExGntd = false & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_3082: ExGntd = true & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_3083: ShrSet[NODE_1] = true & ExGntd = true -> ShrSet[NODE_2] = false
rule_3084: ExGntd = false & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_3085: ExGntd = false & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_3086: ExGntd = true & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_3087: ShrSet[NODE_1] = true & ExGntd = true -> ShrSet[NODE_2] = false
rule_3088: ExGntd = true & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_3089: ShrSet[NODE_1] = true & ExGntd = true -> ShrSet[NODE_2] = false
rule_3090: Chan3[NODE_2].Cmd != InvAck & CurCmd != Empty -> ExGntd = false
rule_3091: ExGntd = false & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_3092: ExGntd = false & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_3093: ExGntd = false & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_3094: InvSet[NODE_2] = false & ExGntd = true -> ShrSet[NODE_1] = true
rule_3095: ShrSet[NODE_1] = true & ExGntd = true -> InvSet[NODE_2] = false
rule_3096: InvSet[NODE_1] = false & ExGntd = true -> ShrSet[NODE_1] = true
rule_3097: ShrSet[NODE_1] = true & ExGntd = true -> InvSet[NODE_1] = false
rule_3098: ExGntd = true & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_3099: ShrSet[NODE_1] = true & ExGntd = true -> ShrSet[NODE_2] = false
rule_3100: InvSet[NODE_2] = false & ExGntd = true -> ShrSet[NODE_1] = true
rule_3101: ShrSet[NODE_1] = true & ExGntd = true -> InvSet[NODE_2] = false
rule_3102: CurCmd != ReqE & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_3103: ExGntd = true & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_3104: ShrSet[NODE_1] = true & ExGntd = true -> ShrSet[NODE_2] = false
rule_3105: InvSet[NODE_1] = false & ExGntd = true -> ShrSet[NODE_1] = true
rule_3106: ShrSet[NODE_1] = true & ExGntd = true -> InvSet[NODE_1] = false
rule_3107: ShrSet[NODE_1] = true & CurCmd != ReqS -> ShrSet[NODE_1] = true
rule_3108: ShrSet[NODE_1] = true & CurCmd != ReqS -> ShrSet[NODE_1] = true
rule_3109: InvSet[NODE_2] = false & ExGntd = true -> ShrSet[NODE_1] = true
rule_3110: ShrSet[NODE_1] = true & ExGntd = true -> InvSet[NODE_2] = false
rule_3111: InvSet[NODE_1] = false & ExGntd = true -> ShrSet[NODE_1] = true
rule_3112: ShrSet[NODE_1] = true & ExGntd = true -> InvSet[NODE_1] = false
rule_3113: Chan3[NODE_2].Cmd != InvAck & CurCmd != Empty -> ExGntd = false
rule_3114: ExGntd = false & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_3115: InvSet[NODE_2] = false & ExGntd = true -> ShrSet[NODE_1] = true
rule_3116: ShrSet[NODE_1] = true & ExGntd = true -> InvSet[NODE_2] = false
rule_3117: ShrSet[NODE_1] = true & CurCmd != ReqE -> ShrSet[NODE_1] = true
rule_3118: ShrSet[NODE_1] = true & CurCmd != ReqE -> ShrSet[NODE_1] = true
rule_3119: ExGntd = true & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_3120: ShrSet[NODE_1] = true & ExGntd = true -> ShrSet[NODE_2] = false
rule_3121: InvSet[NODE_1] = false & ExGntd = true -> ShrSet[NODE_1] = true
rule_3122: ShrSet[NODE_1] = true & ExGntd = true -> InvSet[NODE_1] = false
rule_3123: ExGntd = true & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_3124: ShrSet[NODE_1] = true & ExGntd = true -> ShrSet[NODE_2] = false
rule_3125: CurCmd != ReqS & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_3126: InvSet[NODE_2] = false & ExGntd = true -> ShrSet[NODE_1] = true
rule_3127: ShrSet[NODE_1] = true & ExGntd = true -> InvSet[NODE_2] = false
rule_3128: ExGntd = true & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_3129: ShrSet[NODE_1] = true & ExGntd = true -> ShrSet[NODE_2] = false
rule_3130: InvSet[NODE_2] = false & ExGntd = true -> ShrSet[NODE_1] = true
rule_3131: ShrSet[NODE_1] = true & ExGntd = true -> InvSet[NODE_2] = false
rule_3132: Chan3[NODE_1].Cmd != InvAck & CurCmd != Empty -> ExGntd = false
rule_3133: ExGntd = false & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_3134: InvSet[NODE_1] = false & ExGntd = true -> ShrSet[NODE_1] = true
rule_3135: ShrSet[NODE_1] = true & ExGntd = true -> InvSet[NODE_1] = false
rule_3136: CurCmd != ReqE & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_3137: InvSet[NODE_2] = false & ExGntd = true -> ShrSet[NODE_1] = true
rule_3138: ShrSet[NODE_1] = true & ExGntd = true -> InvSet[NODE_2] = false
rule_3139: CurCmd = Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_3140: CurCmd = Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_3141: InvSet[NODE_1] = false & ExGntd = true -> ShrSet[NODE_1] = true
rule_3142: ShrSet[NODE_1] = true & ExGntd = true -> InvSet[NODE_1] = false
rule_3143: CurCmd != ReqS & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_3144: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> CurCmd != ReqE
rule_3145: ShrSet[NODE_1] = true & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_3146: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> CurCmd != ReqE
rule_3147: ShrSet[NODE_1] = true & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_3148: Cache[NODE_1].State = I & ExGntd = true -> ShrSet[NODE_1] = true
rule_3149: ShrSet[NODE_1] = true & ExGntd = true -> Cache[NODE_1].State = I
rule_3150: CurCmd = ReqE & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_3151: CurCmd = ReqE & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_3152: InvSet[NODE_2] = false & ExGntd = true -> ShrSet[NODE_2] = false
rule_3153: ExGntd = true & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_3154: CurCmd = ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_3155: InvSet[NODE_2] = false & CurCmd = ReqS -> ShrSet[NODE_2] = false
rule_3156: ExGntd = true & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_3157: ExGntd = true & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_3158: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> CurCmd != ReqE
rule_3159: ShrSet[NODE_1] = true & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_3160: InvSet[NODE_2] = false & CurCmd = ReqE -> InvSet[NODE_1] = false
rule_3161: InvSet[NODE_1] = false & CurCmd = ReqE -> InvSet[NODE_2] = false
rule_3162: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> CurCmd = Empty
rule_3163: CurCmd = Empty & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_3164: InvSet[NODE_1] = false & ExGntd = true -> ShrSet[NODE_2] = false
rule_3165: ExGntd = true & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_3166: CurCmd = ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_3167: InvSet[NODE_2] = false & CurCmd = ReqE -> ShrSet[NODE_2] = false
rule_3168: ExGntd = false & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_3169: ExGntd = false & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_3170: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> CurCmd = Empty
rule_3171: CurCmd = Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_3172: InvSet[NODE_1] = false & CurCmd = ReqS -> ShrSet[NODE_1] = false
rule_3173: ShrSet[NODE_1] = false & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_3174: InvSet[NODE_2] = false & CurCmd = ReqE -> ShrSet[NODE_2] = false
rule_3175: CurCmd = ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_3176: ExGntd = true & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_3177: InvSet[NODE_2] = false & ExGntd = true -> ShrSet[NODE_2] = false
rule_3178: InvSet[NODE_2] = false & CurCmd = ReqS -> ShrSet[NODE_1] = false
rule_3179: ShrSet[NODE_1] = false & CurCmd = ReqS -> InvSet[NODE_2] = false
rule_3180: ExGntd = false & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_3181: InvSet[NODE_1] = false & ExGntd = true -> ShrSet[NODE_2] = false
rule_3182: ExGntd = true & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_3183: ExGntd = false & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_3184: ExGntd = false & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_3185: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> CurCmd = Empty
rule_3186: CurCmd = Empty & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_3187: ExGntd = false & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_3188: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> CurCmd != ReqS
rule_3189: ShrSet[NODE_1] = true & CurCmd != ReqS -> InvSet[NODE_2] = false
rule_3190: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> CurCmd != ReqE
rule_3191: ShrSet[NODE_1] = true & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_3192: InvSet[NODE_2] = false & CurCmd = ReqS -> ShrSet[NODE_2] = false
rule_3193: CurCmd = ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_3194: ExGntd = false & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_3195: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> CurCmd != ReqS
rule_3196: ShrSet[NODE_1] = true & CurCmd != ReqS -> ShrSet[NODE_2] = false
rule_3197: InvSet[NODE_2] = false & ExGntd = true -> ShrSet[NODE_2] = false
rule_3198: ExGntd = true & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_3199: InvSet[NODE_1] = false & ExGntd = true -> ShrSet[NODE_2] = false
rule_3200: ExGntd = true & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_3201: InvSet[NODE_1] = false & ExGntd = true -> ShrSet[NODE_2] = false
rule_3202: ExGntd = true & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_3203: InvSet[NODE_1] = false & CurCmd = ReqE -> ShrSet[NODE_2] = false
rule_3204: CurCmd = ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_3205: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> CurCmd != ReqE
rule_3206: ShrSet[NODE_1] = true & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_3207: ExGntd = false & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_3208: InvSet[NODE_1] = false & ExGntd = true -> ShrSet[NODE_2] = false
rule_3209: ExGntd = true & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_3210: InvSet[NODE_1] = false & ExGntd = true -> InvSet[NODE_2] = false
rule_3211: InvSet[NODE_2] = false & ExGntd = true -> InvSet[NODE_1] = false
rule_3212: InvSet[NODE_1] = false & ExGntd = true -> ShrSet[NODE_2] = false
rule_3213: ExGntd = true & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_3214: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> CurCmd = Empty
rule_3215: CurCmd = Empty & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_3216: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> CurCmd != ReqS
rule_3217: ShrSet[NODE_1] = true & CurCmd != ReqS -> InvSet[NODE_1] = false
rule_3218: InvSet[NODE_1] = false & CurCmd = ReqS -> ShrSet[NODE_1] = false
rule_3219: ShrSet[NODE_1] = false & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_3220: ExGntd = false & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_3221: ExGntd = false & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_3222: CurCmd = ReqE & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_3223: ShrSet[NODE_1] = false & CurCmd = ReqE -> ShrSet[NODE_2] = false
rule_3224: ShrSet[NODE_1] = false & CurCmd = ReqE -> InvSet[NODE_2] = false
rule_3225: InvSet[NODE_2] = false & CurCmd = ReqE -> ShrSet[NODE_1] = false
rule_3226: ExGntd = false & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_3227: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> CurCmd = Empty
rule_3228: CurCmd = Empty & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_3229: InvSet[NODE_2] = false & CurCmd = ReqS -> ShrSet[NODE_2] = false
rule_3230: CurCmd = ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_3231: InvSet[NODE_2] = false & ExGntd = true -> ShrSet[NODE_2] = false
rule_3232: ExGntd = true & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_3233: InvSet[NODE_2] = false & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_3234: InvSet[NODE_1] = false & CurCmd = ReqS -> InvSet[NODE_2] = false
rule_3235: InvSet[NODE_2] = false & CurCmd = ReqS -> ShrSet[NODE_2] = false
rule_3236: CurCmd = ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_3237: Cache[NODE_1].State = I & ExGntd = true -> ShrSet[NODE_1] = true
rule_3238: ShrSet[NODE_1] = true & ExGntd = true -> Cache[NODE_1].State = I
rule_3239: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> CurCmd != ReqE
rule_3240: ShrSet[NODE_1] = true & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_3241: InvSet[NODE_2] = false & ExGntd = true -> ShrSet[NODE_2] = false
rule_3242: ExGntd = true & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_3243: ExGntd = false & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_3244: InvSet[NODE_2] = false & CurCmd = ReqE -> ShrSet[NODE_1] = false
rule_3245: ShrSet[NODE_1] = false & CurCmd = ReqE -> InvSet[NODE_2] = false
rule_3246: InvSet[NODE_2] = false & CurCmd = ReqE -> ShrSet[NODE_2] = false
rule_3247: CurCmd = ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_3248: Cache[NODE_2].State = I & ExGntd = true -> ShrSet[NODE_1] = true
rule_3249: ShrSet[NODE_1] = true & ExGntd = true -> Cache[NODE_2].State = I
rule_3250: InvSet[NODE_1] = false & CurCmd = ReqE -> ShrSet[NODE_1] = false
rule_3251: ShrSet[NODE_1] = false & CurCmd = ReqE -> InvSet[NODE_1] = false
rule_3252: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> CurCmd != ReqS
rule_3253: ShrSet[NODE_1] = true & CurCmd != ReqS -> InvSet[NODE_2] = false
rule_3254: ExGntd = false & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_3255: ExGntd = false & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_3256: InvSet[NODE_2] = false & ExGntd = true -> ShrSet[NODE_2] = false
rule_3257: ExGntd = true & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_3258: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> CurCmd != ReqS
rule_3259: ShrSet[NODE_1] = true & CurCmd != ReqS -> InvSet[NODE_1] = false
rule_3260: InvSet[NODE_1] = false & CurCmd = ReqS -> ShrSet[NODE_2] = false
rule_3261: CurCmd = ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_3262: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> CurCmd != ReqE
rule_3263: ShrSet[NODE_1] = true & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_3264: ExGntd = false & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_3265: InvSet[NODE_1] = false & CurCmd = ReqE -> InvSet[NODE_2] = false
rule_3266: InvSet[NODE_2] = false & CurCmd = ReqE -> InvSet[NODE_1] = false
rule_3267: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> CurCmd = Empty
rule_3268: CurCmd = Empty & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_3269: InvSet[NODE_1] = false & ExGntd = true -> ShrSet[NODE_2] = false
rule_3270: ExGntd = true & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_3271: InvSet[NODE_2] = false & CurCmd = ReqS -> ShrSet[NODE_1] = false
rule_3272: ShrSet[NODE_1] = false & CurCmd = ReqS -> InvSet[NODE_2] = false
rule_3273: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> CurCmd = Empty
rule_3274: CurCmd = Empty & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_3275: CurCmd = ReqE & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_3276: ShrSet[NODE_1] = false & CurCmd = ReqE -> ShrSet[NODE_2] = false
rule_3277: CurCmd = ReqS & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_3278: ShrSet[NODE_1] = false & CurCmd = ReqS -> ShrSet[NODE_2] = false
rule_3279: InvSet[NODE_2] = false & ExGntd = true -> InvSet[NODE_2] = false
rule_3280: InvSet[NODE_2] = false & ExGntd = true -> InvSet[NODE_2] = false
rule_3281: Cache[NODE_2].State = I & ExGntd = true -> ShrSet[NODE_1] = true
rule_3282: ShrSet[NODE_1] = true & ExGntd = true -> Cache[NODE_2].State = I
rule_3283: InvSet[NODE_2] = false & CurCmd = ReqS -> InvSet[NODE_2] = false
rule_3284: InvSet[NODE_2] = false & CurCmd = ReqS -> InvSet[NODE_2] = false
rule_3285: InvSet[NODE_1] = false & CurCmd = ReqS -> ShrSet[NODE_2] = false
rule_3286: CurCmd = ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_3287: InvSet[NODE_1] = false & CurCmd = ReqS -> ShrSet[NODE_2] = false
rule_3288: CurCmd = ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_3289: Cache[NODE_1].State = I & ExGntd = true -> ShrSet[NODE_1] = true
rule_3290: ShrSet[NODE_1] = true & ExGntd = true -> Cache[NODE_1].State = I
rule_3291: Cache[NODE_2].State = I & ExGntd = true -> ShrSet[NODE_1] = true
rule_3292: ShrSet[NODE_1] = true & ExGntd = true -> Cache[NODE_2].State = I
rule_3293: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> CurCmd != ReqS
rule_3294: ShrSet[NODE_1] = true & CurCmd != ReqS -> InvSet[NODE_2] = false
rule_3295: InvSet[NODE_2] = false & CurCmd = ReqS -> ShrSet[NODE_1] = false
rule_3296: ShrSet[NODE_1] = false & CurCmd = ReqS -> InvSet[NODE_2] = false
rule_3297: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> CurCmd != ReqE
rule_3298: ShrSet[NODE_1] = true & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_3299: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> CurCmd != ReqS
rule_3300: ShrSet[NODE_1] = true & CurCmd != ReqS -> InvSet[NODE_1] = false
rule_3301: InvSet[NODE_1] = false & CurCmd = ReqE -> ShrSet[NODE_1] = false
rule_3302: ShrSet[NODE_1] = false & CurCmd = ReqE -> InvSet[NODE_1] = false
rule_3303: CurCmd = ReqS & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_3304: ShrSet[NODE_1] = false & CurCmd = ReqS -> ShrSet[NODE_2] = false
rule_3305: InvSet[NODE_1] = false & CurCmd = ReqE -> ShrSet[NODE_1] = false
rule_3306: ShrSet[NODE_1] = false & CurCmd = ReqE -> InvSet[NODE_1] = false
rule_3307: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> CurCmd != ReqS
rule_3308: ShrSet[NODE_1] = true & CurCmd != ReqS -> ShrSet[NODE_2] = false
rule_3309: ExGntd = false & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_3310: Cache[NODE_1].State = I & ExGntd = true -> ShrSet[NODE_1] = true
rule_3311: ShrSet[NODE_1] = true & ExGntd = true -> Cache[NODE_1].State = I
rule_3312: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> CurCmd != ReqS
rule_3313: ShrSet[NODE_1] = true & CurCmd != ReqS -> ShrSet[NODE_2] = false
rule_3314: ExGntd = false & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_3315: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> CurCmd = Empty
rule_3316: CurCmd = Empty & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_3317: ShrSet[NODE_1] = false & CurCmd = ReqS -> ShrSet[NODE_1] = false
rule_3318: ShrSet[NODE_1] = false & CurCmd = ReqS -> ShrSet[NODE_1] = false
rule_3319: InvSet[NODE_2] = false & ExGntd = true -> ShrSet[NODE_2] = false
rule_3320: ExGntd = true & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_3321: CurCmd = ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_3322: InvSet[NODE_2] = false & CurCmd = ReqE -> ShrSet[NODE_2] = false
rule_3323: InvSet[NODE_1] = false & ExGntd = true -> InvSet[NODE_2] = false
rule_3324: InvSet[NODE_2] = false & ExGntd = true -> InvSet[NODE_1] = false
rule_3325: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> CurCmd != ReqE
rule_3326: ShrSet[NODE_1] = true & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_3327: InvSet[NODE_1] = false & CurCmd = ReqS -> InvSet[NODE_2] = false
rule_3328: InvSet[NODE_2] = false & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_3329: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> CurCmd = Empty
rule_3330: CurCmd = Empty & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_3331: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> CurCmd != ReqS
rule_3332: ShrSet[NODE_1] = true & CurCmd != ReqS -> InvSet[NODE_1] = false
rule_3333: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> CurCmd != ReqE
rule_3334: ShrSet[NODE_1] = true & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_3335: InvSet[NODE_1] = false & CurCmd = ReqE -> InvSet[NODE_2] = false
rule_3336: InvSet[NODE_2] = false & CurCmd = ReqE -> InvSet[NODE_1] = false
rule_3337: InvSet[NODE_2] = false & CurCmd = ReqE -> InvSet[NODE_2] = false
rule_3338: InvSet[NODE_2] = false & CurCmd = ReqE -> InvSet[NODE_2] = false
rule_3339: InvSet[NODE_1] = false & CurCmd = ReqS -> InvSet[NODE_2] = false
rule_3340: InvSet[NODE_2] = false & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_3341: InvSet[NODE_1] = false & CurCmd = ReqS -> ShrSet[NODE_1] = false
rule_3342: ShrSet[NODE_1] = false & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_3343: CurCmd = ReqS & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_3344: ShrSet[NODE_1] = false & CurCmd = ReqS -> ShrSet[NODE_2] = false
rule_3345: ExGntd = true & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_3346: ExGntd = true & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_3347: ExGntd = false & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_3348: InvSet[NODE_1] = false & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_3349: InvSet[NODE_1] = false & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_3350: CurCmd = ReqS & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_3351: ShrSet[NODE_1] = false & CurCmd = ReqS -> ShrSet[NODE_2] = false
rule_3352: ExGntd = false & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_3353: InvSet[NODE_1] = false & CurCmd = ReqE -> ShrSet[NODE_2] = false
rule_3354: CurCmd = ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_3355: InvSet[NODE_1] = false & ExGntd = true -> ShrSet[NODE_2] = false
rule_3356: ExGntd = true & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_3357: ExGntd = false & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_3358: InvSet[NODE_1] = false & CurCmd = ReqS -> ShrSet[NODE_1] = false
rule_3359: ShrSet[NODE_1] = false & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_3360: InvSet[NODE_2] = false & CurCmd = ReqS -> ShrSet[NODE_1] = false
rule_3361: ShrSet[NODE_1] = false & CurCmd = ReqS -> InvSet[NODE_2] = false
rule_3362: InvSet[NODE_1] = false & ExGntd = true -> InvSet[NODE_2] = false
rule_3363: InvSet[NODE_2] = false & ExGntd = true -> InvSet[NODE_1] = false
rule_3364: InvSet[NODE_1] = false & CurCmd = ReqE -> ShrSet[NODE_2] = false
rule_3365: CurCmd = ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_3366: InvSet[NODE_1] = false & ExGntd = true -> InvSet[NODE_2] = false
rule_3367: InvSet[NODE_2] = false & ExGntd = true -> InvSet[NODE_1] = false
rule_3368: ExGntd = false & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_3369: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> CurCmd != ReqS
rule_3370: ShrSet[NODE_1] = true & CurCmd != ReqS -> InvSet[NODE_2] = false
rule_3371: ExGntd = false & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_3372: InvSet[NODE_1] = false & ExGntd = true -> InvSet[NODE_2] = false
rule_3373: InvSet[NODE_2] = false & ExGntd = true -> InvSet[NODE_1] = false
rule_3374: InvSet[NODE_1] = false & CurCmd = ReqE -> ShrSet[NODE_2] = false
rule_3375: CurCmd = ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_3376: ShrSet[NODE_1] = false & CurCmd = ReqE -> ShrSet[NODE_2] = false
rule_3377: CurCmd = ReqE & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_3378: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> CurCmd = Empty
rule_3379: CurCmd = Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_3380: CurCmd = ReqE & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_3381: ShrSet[NODE_1] = false & CurCmd = ReqE -> ShrSet[NODE_2] = false
rule_3382: InvSet[NODE_2] = false & ExGntd = true -> InvSet[NODE_1] = false
rule_3383: InvSet[NODE_1] = false & ExGntd = true -> InvSet[NODE_2] = false
rule_3384: InvSet[NODE_2] = false & ExGntd = true -> ShrSet[NODE_2] = false
rule_3385: ExGntd = true & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_3386: ExGntd = false & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_3387: InvSet[NODE_2] = false & CurCmd = ReqE -> ShrSet[NODE_1] = false
rule_3388: ShrSet[NODE_1] = false & CurCmd = ReqE -> InvSet[NODE_2] = false
rule_3389: InvSet[NODE_1] = false & CurCmd = ReqE -> InvSet[NODE_1] = false
rule_3390: InvSet[NODE_1] = false & CurCmd = ReqE -> InvSet[NODE_1] = false
rule_3391: ExGntd = false & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_3392: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> CurCmd != ReqS
rule_3393: ShrSet[NODE_1] = true & CurCmd != ReqS -> ShrSet[NODE_2] = false
rule_3394: InvSet[NODE_1] = false & ExGntd = true -> InvSet[NODE_2] = false
rule_3395: InvSet[NODE_2] = false & ExGntd = true -> InvSet[NODE_1] = false
rule_3396: Cache[NODE_2].State = I & ExGntd = true -> ShrSet[NODE_1] = true
rule_3397: ShrSet[NODE_1] = true & ExGntd = true -> Cache[NODE_2].State = I
rule_3398: InvSet[NODE_1] = false & CurCmd = ReqE -> ShrSet[NODE_1] = false
rule_3399: ShrSet[NODE_1] = false & CurCmd = ReqE -> InvSet[NODE_1] = false
rule_3400: InvSet[NODE_1] = false & CurCmd = ReqS -> ShrSet[NODE_2] = false
rule_3401: CurCmd = ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_3402: InvSet[NODE_1] = false & CurCmd = ReqE -> InvSet[NODE_2] = false
rule_3403: InvSet[NODE_2] = false & CurCmd = ReqE -> InvSet[NODE_1] = false
rule_3404: InvSet[NODE_2] = false & ExGntd = true -> InvSet[NODE_2] = false
rule_3405: InvSet[NODE_2] = false & ExGntd = true -> InvSet[NODE_2] = false
rule_3406: InvSet[NODE_2] = false & ExGntd = true -> InvSet[NODE_1] = false
rule_3407: InvSet[NODE_1] = false & ExGntd = true -> InvSet[NODE_2] = false
rule_3408: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> CurCmd = Empty
rule_3409: CurCmd = Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_3410: InvSet[NODE_1] = false & ExGntd = true -> InvSet[NODE_1] = false
rule_3411: InvSet[NODE_1] = false & ExGntd = true -> InvSet[NODE_1] = false
rule_3412: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> CurCmd = Empty
rule_3413: CurCmd = Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_3414: InvSet[NODE_1] = false & CurCmd = ReqS -> InvSet[NODE_2] = false
rule_3415: InvSet[NODE_2] = false & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_3416: ShrSet[NODE_1] = false & CurCmd = ReqE -> ShrSet[NODE_1] = false
rule_3417: ShrSet[NODE_1] = false & CurCmd = ReqE -> ShrSet[NODE_1] = false
rule_3418: InvSet[NODE_1] = false & ExGntd = true -> InvSet[NODE_1] = false
rule_3419: InvSet[NODE_1] = false & ExGntd = true -> InvSet[NODE_1] = false
rule_3420: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> CurCmd != ReqE
rule_3421: ShrSet[NODE_1] = true & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_3422: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> CurCmd != ReqE
rule_3423: ShrSet[NODE_1] = true & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_3424: CurCmd = ReqS & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_3425: CurCmd = ReqS & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_3426: InvSet[NODE_2] = false & CurCmd = ReqE -> ShrSet[NODE_1] = false
rule_3427: ShrSet[NODE_1] = false & CurCmd = ReqE -> InvSet[NODE_2] = false
rule_3428: ExGntd = false & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_3429: ExGntd = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_3430: ExGntd = false & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_3431: ExGntd = false & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_3432: ExGntd = false & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_3433: ExGntd = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_3434: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> CurCmd != ReqE
rule_3435: ShrSet[NODE_1] = true & CurCmd != ReqE -> Cache[NODE_1].State = I
rule_3436: Cache[NODE_2].State != E & ExGntd = true -> ShrSet[NODE_1] = true
rule_3437: ShrSet[NODE_1] = true & ExGntd = true -> Cache[NODE_2].State != E
rule_3438: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> ShrSet[NODE_1] = true
rule_3439: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_3440: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_1].Cmd = GntE
rule_3441: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_3442: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_3443: InvSet[NODE_1] = false & ExGntd = true -> Cache[NODE_2].State = I
rule_3444: Cache[NODE_2].State = I & ExGntd = true -> InvSet[NODE_1] = false
rule_3445: ShrSet[NODE_1] = false & ExGntd = false -> ShrSet[NODE_1] = false
rule_3446: ExGntd = false & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_3447: ExGntd = false & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_3448: ExGntd = false & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_3449: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> ExGntd = false
rule_3450: ExGntd = false & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_3451: ShrSet[NODE_1] = false & CurCmd = Empty -> ShrSet[NODE_2] = false
rule_3452: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> ExGntd = false
rule_3453: ExGntd = false & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_3454: Cache[NODE_2].State = I & ExGntd = true -> ShrSet[NODE_2] = false
rule_3455: ExGntd = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_3456: Cache[NODE_2].State = I & CurCmd = ReqS -> ShrSet[NODE_1] = false
rule_3457: ShrSet[NODE_1] = false & CurCmd = ReqS -> Cache[NODE_2].State = I
rule_3458: ExGntd = false & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_3459: ExGntd = false & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_3460: ShrSet[NODE_1] = false & CurCmd = Empty -> ShrSet[NODE_2] = false
rule_3461: InvSet[NODE_1] = false & CurCmd != ReqS -> InvSet[NODE_2] = false
rule_3462: InvSet[NODE_2] = false & CurCmd != ReqS -> InvSet[NODE_1] = false
rule_3463: Cache[NODE_1].State != E & ExGntd = true -> ShrSet[NODE_1] = true
rule_3464: ShrSet[NODE_1] = true & ExGntd = true -> Cache[NODE_1].State != E
rule_3465: InvSet[NODE_1] = false & CurCmd != ReqS -> ShrSet[NODE_2] = false
rule_3466: CurCmd != ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_3467: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> ExGntd = false
rule_3468: ExGntd = false & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_3469: ShrSet[NODE_1] = false & CurCmd = Empty -> InvSet[NODE_2] = false
rule_3470: CurCmd != ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_3471: InvSet[NODE_2] = false & CurCmd != ReqS -> ShrSet[NODE_2] = false
rule_3472: Cache[NODE_2].State = I & CurCmd = ReqE -> ShrSet[NODE_1] = false
rule_3473: ShrSet[NODE_1] = false & CurCmd = ReqE -> Cache[NODE_2].State = I
rule_3474: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> ExGntd = false
rule_3475: ExGntd = false & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_3476: Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> CurCmd != ReqS
rule_3477: ShrSet[NODE_1] = true & CurCmd != ReqS -> Cache[NODE_2].State = I
rule_3478: Cache[NODE_2].State = I & ExGntd = true -> ShrSet[NODE_2] = false
rule_3479: ExGntd = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_3480: ShrSet[NODE_1] = false & CurCmd = Empty -> ShrSet[NODE_1] = false
rule_3481: ShrSet[NODE_1] = false & CurCmd = Empty -> ShrSet[NODE_1] = false
rule_3482: InvSet[NODE_2] = false & CurCmd = ReqS -> Cache[NODE_2].State = I
rule_3483: Cache[NODE_2].State = I & CurCmd = ReqS -> InvSet[NODE_2] = false
rule_3484: InvSet[NODE_1] = false & CurCmd = ReqE -> Cache[NODE_1].State = I
rule_3485: CurCmd = ReqE & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_3486: ExGntd = false & ShrSet[NODE_1] = true -> Cache[NODE_1].State = I
rule_3487: ShrSet[NODE_1] = false & CurCmd != ReqS -> ShrSet[NODE_1] = false
rule_3488: ShrSet[NODE_1] = false & CurCmd != ReqS -> ShrSet[NODE_1] = false
rule_3489: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_1].Cmd = GntE
rule_3490: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_3491: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_3492: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> ExGntd = false
rule_3493: ShrSet[NODE_1] = false & ExGntd = false -> InvSet[NODE_2] = false
rule_3494: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_3495: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_1].Cmd = GntE
rule_3496: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_3497: Cache[NODE_1].State = I & ExGntd = true -> ShrSet[NODE_2] = false
rule_3498: ExGntd = true & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_3499: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> CurCmd != ReqE
rule_3500: ShrSet[NODE_1] = true & CurCmd != ReqE -> Cache[NODE_1].State = I
rule_3501: ShrSet[NODE_1] = false & ExGntd = false -> ShrSet[NODE_1] = false
rule_3502: ExGntd = false & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_3503: ShrSet[NODE_1] = false & CurCmd != ReqE -> ShrSet[NODE_1] = false
rule_3504: ShrSet[NODE_1] = false & CurCmd != ReqE -> ShrSet[NODE_1] = false
rule_3505: Cache[NODE_2].State != S & ExGntd = true -> ShrSet[NODE_1] = true
rule_3506: ShrSet[NODE_1] = true & ExGntd = true -> Cache[NODE_2].State != S
rule_3507: CurCmd = Empty & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_3508: CurCmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_3509: ExGntd = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_3510: ExGntd = false & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_3511: ExGntd = false & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_3512: ExGntd = false & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_3513: InvSet[NODE_1] = false & CurCmd = ReqE -> Cache[NODE_2].State = I
rule_3514: Cache[NODE_2].State = I & CurCmd = ReqE -> InvSet[NODE_1] = false
rule_3515: ExGntd = false & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_3516: ExGntd = false & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_3517: CurCmd != ReqE & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_3518: CurCmd != ReqE & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_3519: Cache[NODE_1].State != E & ExGntd = true -> ShrSet[NODE_1] = true
rule_3520: ShrSet[NODE_1] = true & ExGntd = true -> Cache[NODE_1].State != E
rule_3521: ExGntd = false & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_3522: ExGntd = false & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_3523: InvSet[NODE_2] = false & ExGntd = true -> Cache[NODE_2].State = I
rule_3524: Cache[NODE_2].State = I & ExGntd = true -> InvSet[NODE_2] = false
rule_3525: ShrSet[NODE_1] = false & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_3526: ShrSet[NODE_1] = false & CurCmd = Empty -> InvSet[NODE_1] = false
rule_3527: InvSet[NODE_2] = false & ExGntd = true -> Cache[NODE_2].State = I
rule_3528: Cache[NODE_2].State = I & ExGntd = true -> InvSet[NODE_2] = false
rule_3529: ShrSet[NODE_1] = true & ExGntd = true -> Cache[NODE_2].State != E
rule_3530: Cache[NODE_2].State != E & ExGntd = true -> ShrSet[NODE_1] = true
rule_3531: ExGntd = false & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_3532: ExGntd = false & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_3533: Cache[NODE_2].State = I & CurCmd = ReqS -> ShrSet[NODE_2] = false
rule_3534: CurCmd = ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_3535: CurCmd = ReqS & Cache[NODE_1].State = I -> ShrSet[NODE_1] = false
rule_3536: ShrSet[NODE_1] = false & CurCmd = ReqS -> Cache[NODE_1].State = I
rule_3537: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> ExGntd = false
rule_3538: ExGntd = false & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_3539: CurCmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_3540: InvSet[NODE_2] = false & CurCmd = Empty -> ShrSet[NODE_2] = false
rule_3541: ShrSet[NODE_1] = false & CurCmd = Empty -> InvSet[NODE_1] = false
rule_3542: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> ExGntd = false
rule_3543: ExGntd = false & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_3544: InvSet[NODE_1] = false & ExGntd = true -> Cache[NODE_2].State = I
rule_3545: Cache[NODE_2].State = I & ExGntd = true -> InvSet[NODE_1] = false
rule_3546: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> ExGntd = false
rule_3547: ExGntd = false & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_3548: ShrSet[NODE_1] = false & CurCmd != ReqS -> InvSet[NODE_2] = false
rule_3549: ShrSet[NODE_1] = false & CurCmd != ReqS -> ShrSet[NODE_2] = false
rule_3550: Cache[NODE_1].State = I & ExGntd = true -> InvSet[NODE_1] = false
rule_3551: InvSet[NODE_1] = false & ExGntd = true -> Cache[NODE_1].State = I
rule_3552: Cache[NODE_2].State = I & ExGntd = true -> InvSet[NODE_2] = false
rule_3553: InvSet[NODE_2] = false & ExGntd = true -> Cache[NODE_2].State = I
rule_3554: ExGntd = false & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_3555: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> ExGntd = false
rule_3556: Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> CurCmd != ReqS
rule_3557: ShrSet[NODE_1] = true & CurCmd != ReqS -> Cache[NODE_2].State = I
rule_3558: Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> CurCmd = Empty
rule_3559: CurCmd = Empty & ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_3560: CurCmd = Empty & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_3561: InvSet[NODE_2] = false & CurCmd = Empty -> InvSet[NODE_1] = false
rule_3562: Cache[NODE_2].State != E & ExGntd = true -> ShrSet[NODE_1] = true
rule_3563: ShrSet[NODE_1] = true & ExGntd = true -> Cache[NODE_2].State != E
rule_3564: Cache[NODE_1].State != S & ExGntd = true -> ShrSet[NODE_1] = true
rule_3565: ShrSet[NODE_1] = true & ExGntd = true -> Cache[NODE_1].State != S
rule_3566: ShrSet[NODE_1] = false & CurCmd != ReqS -> InvSet[NODE_2] = false
rule_3567: InvSet[NODE_1] = false & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_3568: InvSet[NODE_2] = false & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_3569: ExGntd = false & ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_3570: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_3571: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_1].Cmd = GntE
rule_3572: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_3573: Chan2[NODE_2].Cmd != Inv & ExGntd = true -> ShrSet[NODE_1] = true
rule_3574: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_3575: Cache[NODE_2].State = I & CurCmd = ReqE -> InvSet[NODE_2] = false
rule_3576: InvSet[NODE_2] = false & CurCmd = ReqE -> Cache[NODE_2].State = I
rule_3577: InvSet[NODE_1] = false & CurCmd != ReqS -> InvSet[NODE_2] = false
rule_3578: InvSet[NODE_2] = false & CurCmd != ReqS -> InvSet[NODE_1] = false
rule_3579: CurCmd = ReqE & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_3580: CurCmd = ReqE & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_3581: CurCmd != ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_3582: InvSet[NODE_2] = false & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_3583: ShrSet[NODE_1] = false & CurCmd = Empty -> InvSet[NODE_1] = false
rule_3584: ExGntd = false & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_3585: ExGntd = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_3586: ExGntd = false & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_3587: ExGntd = false & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_3588: ShrSet[NODE_1] = false & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_3589: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> ExGntd = false
rule_3590: ExGntd = false & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_3591: ExGntd = false & ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_3592: CurCmd = Empty & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_3593: CurCmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_3594: ShrSet[NODE_1] = false & CurCmd != ReqS -> ShrSet[NODE_2] = false
rule_3595: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> ExGntd = false
rule_3596: ExGntd = false & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_3597: InvSet[NODE_2] = false & CurCmd = Empty -> ShrSet[NODE_2] = false
rule_3598: CurCmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_3599: InvSet[NODE_1] = false & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_3600: CurCmd != ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_3601: ExGntd = false & ShrSet[NODE_1] = true -> Cache[NODE_1].State = I
rule_3602: InvSet[NODE_1] = false & ExGntd = true -> Cache[NODE_2].State = I
rule_3603: Cache[NODE_2].State = I & ExGntd = true -> InvSet[NODE_1] = false
rule_3604: Cache[NODE_2].State = I & ExGntd = true -> ShrSet[NODE_2] = false
rule_3605: ExGntd = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_3606: InvSet[NODE_2] = false & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_3607: InvSet[NODE_1] = false & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_3608: Cache[NODE_2].State = I & CurCmd = ReqE -> ShrSet[NODE_1] = false
rule_3609: ShrSet[NODE_1] = false & CurCmd = ReqE -> Cache[NODE_2].State = I
rule_3610: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> ExGntd = false
rule_3611: ShrSet[NODE_1] = false & ExGntd = false -> ShrSet[NODE_2] = false
rule_3612: CurCmd = Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_3613: CurCmd = Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_3614: ShrSet[NODE_1] = false & CurCmd != ReqS -> InvSet[NODE_1] = false
rule_3615: InvSet[NODE_1] = false & CurCmd != ReqS -> ShrSet[NODE_2] = false
rule_3616: CurCmd != ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_3617: ShrSet[NODE_1] = false & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_3618: ShrSet[NODE_1] = false & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_3619: InvSet[NODE_1] = false & CurCmd != ReqS -> ShrSet[NODE_2] = false
rule_3620: CurCmd != ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_3621: InvSet[NODE_2] = false & CurCmd = ReqE -> Cache[NODE_1].State = I
rule_3622: CurCmd = ReqE & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_3623: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> ShrSet[NODE_1] = true
rule_3624: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_3625: InvSet[NODE_1] = false & CurCmd = ReqE -> Cache[NODE_2].State = I
rule_3626: Cache[NODE_2].State = I & CurCmd = ReqE -> InvSet[NODE_1] = false
rule_3627: ShrSet[NODE_1] = false & CurCmd = Empty -> ShrSet[NODE_2] = false
rule_3628: ShrSet[NODE_1] = false & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_3629: CurCmd = ReqE & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_3630: InvSet[NODE_2] = false & CurCmd = ReqE -> Cache[NODE_1].State = I
rule_3631: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> ExGntd = false
rule_3632: ExGntd = false & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_3633: InvSet[NODE_1] = false & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_3634: CurCmd != ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_3635: Cache[NODE_1].State = I & ExGntd = true -> ShrSet[NODE_2] = false
rule_3636: ExGntd = true & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_3637: InvSet[NODE_1] = false & ExGntd = true -> Cache[NODE_1].State = I
rule_3638: Cache[NODE_1].State = I & ExGntd = true -> InvSet[NODE_1] = false
rule_3639: InvSet[NODE_1] = false & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_3640: CurCmd != ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_3641: CurCmd = ReqS & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_3642: CurCmd = ReqS & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_3643: CurCmd = Empty & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_3644: CurCmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_3645: ExGntd = false & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_3646: ExGntd = false & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_3647: ExGntd = false & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_3648: ExGntd = false & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_3649: Cache[NODE_2].State != S & ExGntd = true -> ShrSet[NODE_1] = true
rule_3650: ShrSet[NODE_1] = true & ExGntd = true -> Cache[NODE_2].State != S
rule_3651: Cache[NODE_2].State != S & ExGntd = true -> ShrSet[NODE_1] = true
rule_3652: ShrSet[NODE_1] = true & ExGntd = true -> Cache[NODE_2].State != S
rule_3653: InvSet[NODE_1] = false & ExGntd = true -> Cache[NODE_2].State = I
rule_3654: Cache[NODE_2].State = I & ExGntd = true -> InvSet[NODE_1] = false
rule_3655: InvSet[NODE_1] = false & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_3656: InvSet[NODE_2] = false & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_3657: InvSet[NODE_2] = false & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_3658: CurCmd != ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_3659: ExGntd = false & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_3660: ExGntd = false & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_3661: CurCmd = ReqS & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_3662: InvSet[NODE_2] = false & CurCmd = ReqS -> Cache[NODE_1].State = I
rule_3663: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> ExGntd = false
rule_3664: ExGntd = false & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_3665: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> ExGntd = false
rule_3666: ShrSet[NODE_1] = false & ExGntd = false -> ShrSet[NODE_2] = false
rule_3667: ShrSet[NODE_1] = false & CurCmd = Empty -> ShrSet[NODE_2] = false
rule_3668: InvSet[NODE_2] = false & CurCmd = Empty -> ShrSet[NODE_2] = false
rule_3669: CurCmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_3670: CurCmd = ReqS & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_3671: CurCmd = ReqS & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_3672: InvSet[NODE_1] = false & CurCmd = ReqS -> Cache[NODE_2].State = I
rule_3673: Cache[NODE_2].State = I & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_3674: InvSet[NODE_1] = false & CurCmd != ReqS -> ShrSet[NODE_2] = false
rule_3675: CurCmd != ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_3676: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> CurCmd = Empty
rule_3677: CurCmd = Empty & ShrSet[NODE_1] = true -> Cache[NODE_1].State = I
rule_3678: ExGntd = false & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_3679: ExGntd = false & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_3680: InvSet[NODE_2] = false & CurCmd = ReqS -> Cache[NODE_1].State = I
rule_3681: CurCmd = ReqS & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_3682: Cache[NODE_2].State != E & ExGntd = true -> ShrSet[NODE_1] = true
rule_3683: ShrSet[NODE_1] = true & ExGntd = true -> Cache[NODE_2].State != E
rule_3684: ExGntd = false & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_3685: ExGntd = false & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_3686: Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> CurCmd = Empty
rule_3687: CurCmd = Empty & ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_3688: ExGntd = false & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_3689: ExGntd = false & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_3690: ExGntd = false & ShrSet[NODE_1] = true -> Cache[NODE_1].State = I
rule_3691: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> ShrSet[NODE_1] = true
rule_3692: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_3693: CurCmd = ReqE & Cache[NODE_1].State = I -> ShrSet[NODE_1] = false
rule_3694: ShrSet[NODE_1] = false & CurCmd = ReqE -> Cache[NODE_1].State = I
rule_3695: InvSet[NODE_2] = false & ExGntd = true -> Cache[NODE_1].State = I
rule_3696: Cache[NODE_1].State = I & ExGntd = true -> InvSet[NODE_2] = false
rule_3697: CurCmd = ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_3698: Cache[NODE_2].State = I & CurCmd = ReqS -> ShrSet[NODE_2] = false
rule_3699: ExGntd = false & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_3700: ExGntd = false & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_3701: InvSet[NODE_2] = false & CurCmd = Empty -> InvSet[NODE_1] = false
rule_3702: CurCmd = Empty & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_3703: InvSet[NODE_2] = false & ExGntd = true -> Cache[NODE_1].State = I
rule_3704: Cache[NODE_1].State = I & ExGntd = true -> InvSet[NODE_2] = false
rule_3705: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> ExGntd = false
rule_3706: ShrSet[NODE_1] = false & ExGntd = false -> ShrSet[NODE_2] = false
rule_3707: ShrSet[NODE_1] = false & CurCmd != ReqS -> InvSet[NODE_1] = false
rule_3708: Cache[NODE_1].State != S & ExGntd = true -> ShrSet[NODE_1] = true
rule_3709: ShrSet[NODE_1] = true & ExGntd = true -> Cache[NODE_1].State != S
rule_3710: Cache[NODE_1].State = I & ExGntd = true -> ShrSet[NODE_2] = false
rule_3711: ExGntd = true & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_3712: ShrSet[NODE_1] = false & CurCmd != ReqS -> ShrSet[NODE_2] = false
rule_3713: ShrSet[NODE_1] = false & CurCmd = Empty -> InvSet[NODE_2] = false
rule_3714: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> ExGntd = false
rule_3715: ShrSet[NODE_1] = false & ExGntd = false -> ShrSet[NODE_2] = false
rule_3716: CurCmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_3717: InvSet[NODE_2] = false & CurCmd = Empty -> ShrSet[NODE_2] = false
rule_3718: Chan2[NODE_2].Cmd != Inv & ExGntd = true -> ShrSet[NODE_1] = true
rule_3719: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_3720: Cache[NODE_2].State = I & CurCmd = ReqS -> InvSet[NODE_2] = false
rule_3721: InvSet[NODE_2] = false & CurCmd = ReqS -> Cache[NODE_2].State = I
rule_3722: Cache[NODE_2].State = I & CurCmd = ReqE -> ShrSet[NODE_2] = false
rule_3723: CurCmd = ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_3724: CurCmd = ReqS & Cache[NODE_1].State = I -> ShrSet[NODE_1] = false
rule_3725: ShrSet[NODE_1] = false & CurCmd = ReqS -> Cache[NODE_1].State = I
rule_3726: InvSet[NODE_1] = false & CurCmd = ReqS -> Cache[NODE_1].State = I
rule_3727: CurCmd = ReqS & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_3728: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> CurCmd != ReqS
rule_3729: ShrSet[NODE_1] = true & CurCmd != ReqS -> Cache[NODE_1].State = I
rule_3730: CurCmd = Empty & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_3731: InvSet[NODE_2] = false & CurCmd = Empty -> InvSet[NODE_1] = false
rule_3732: Cache[NODE_1].State != S & ExGntd = true -> ShrSet[NODE_1] = true
rule_3733: ShrSet[NODE_1] = true & ExGntd = true -> Cache[NODE_1].State != S
rule_3734: InvSet[NODE_1] = false & CurCmd = ReqS -> Cache[NODE_1].State = I
rule_3735: CurCmd = ReqS & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_3736: ShrSet[NODE_1] = false & CurCmd = Empty -> InvSet[NODE_1] = false
rule_3737: ShrSet[NODE_1] = false & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_3738: ExGntd = false & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_3739: ExGntd = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_3740: CurCmd = Empty & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_3741: CurCmd = Empty & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_3742: InvSet[NODE_1] = false & CurCmd = ReqS -> Cache[NODE_2].State = I
rule_3743: Cache[NODE_2].State = I & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_3744: InvSet[NODE_2] = false & CurCmd = Empty -> InvSet[NODE_2] = false
rule_3745: InvSet[NODE_2] = false & CurCmd = Empty -> InvSet[NODE_2] = false
rule_3746: Cache[NODE_1].State = I & ExGntd = true -> ShrSet[NODE_2] = false
rule_3747: ExGntd = true & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_3748: ExGntd = false & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_3749: ExGntd = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_3750: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> ExGntd = false
rule_3751: ShrSet[NODE_1] = false & ExGntd = false -> InvSet[NODE_1] = false
rule_3752: ShrSet[NODE_1] = false & CurCmd != ReqS -> InvSet[NODE_2] = false
rule_3753: InvSet[NODE_2] = false & CurCmd = ReqE -> Cache[NODE_2].State = I
rule_3754: Cache[NODE_2].State = I & CurCmd = ReqE -> InvSet[NODE_2] = false
rule_3755: InvSet[NODE_2] = false & CurCmd != ReqS -> ShrSet[NODE_2] = false
rule_3756: CurCmd != ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_3757: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> ExGntd = false
rule_3758: ExGntd = false & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_3759: Chan2[NODE_2].Cmd != Inv & ExGntd = true -> ShrSet[NODE_1] = true
rule_3760: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_3761: Chan2[NODE_2].Cmd != Inv & ExGntd = true -> ShrSet[NODE_1] = true
rule_3762: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_3763: ShrSet[NODE_1] = false & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_3764: InvSet[NODE_1] = false & ExGntd = true -> Cache[NODE_1].State = I
rule_3765: Cache[NODE_1].State = I & ExGntd = true -> InvSet[NODE_1] = false
rule_3766: CurCmd = Empty & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_3767: InvSet[NODE_2] = false & CurCmd = Empty -> InvSet[NODE_1] = false
rule_3768: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> ExGntd = false
rule_3769: ShrSet[NODE_1] = false & ExGntd = false -> InvSet[NODE_2] = false
rule_3770: ExGntd = false & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_3771: ExGntd = false & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_3772: ExGntd = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_3773: ExGntd = false & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_3774: ExGntd = false & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_3775: ExGntd = false & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_3776: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> ShrSet[NODE_1] = true
rule_3777: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_3778: Cache[NODE_1].State = I & ExGntd = true -> InvSet[NODE_2] = false
rule_3779: InvSet[NODE_2] = false & ExGntd = true -> Cache[NODE_1].State = I
rule_3780: ShrSet[NODE_1] = false & CurCmd = Empty -> InvSet[NODE_2] = false
rule_3781: Cache[NODE_1].State != E & ExGntd = true -> ShrSet[NODE_1] = true
rule_3782: ShrSet[NODE_1] = true & ExGntd = true -> Cache[NODE_1].State != E
rule_3783: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> ExGntd = false
rule_3784: ShrSet[NODE_1] = false & ExGntd = false -> InvSet[NODE_2] = false
rule_3785: Cache[NODE_1].State != E & ExGntd = true -> ShrSet[NODE_1] = true
rule_3786: ShrSet[NODE_1] = true & ExGntd = true -> Cache[NODE_1].State != E
rule_3787: ShrSet[NODE_1] = false & CurCmd = Empty -> InvSet[NODE_2] = false
rule_3788: ShrSet[NODE_1] = false & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_3789: InvSet[NODE_1] = false & CurCmd != ReqS -> InvSet[NODE_2] = false
rule_3790: InvSet[NODE_2] = false & CurCmd != ReqS -> InvSet[NODE_1] = false
rule_3791: ExGntd = false & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_3792: ExGntd = false & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_3793: ShrSet[NODE_1] = false & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_3794: InvSet[NODE_2] = false & CurCmd != ReqS -> InvSet[NODE_1] = false
rule_3795: InvSet[NODE_1] = false & CurCmd != ReqS -> InvSet[NODE_2] = false
rule_3796: InvSet[NODE_1] = false & CurCmd != ReqS -> InvSet[NODE_1] = false
rule_3797: InvSet[NODE_1] = false & CurCmd != ReqS -> InvSet[NODE_1] = false
rule_3798: Cache[NODE_2].State = I & CurCmd = ReqS -> ShrSet[NODE_1] = false
rule_3799: ShrSet[NODE_1] = false & CurCmd = ReqS -> Cache[NODE_2].State = I
rule_3800: Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> CurCmd != ReqE
rule_3801: ShrSet[NODE_1] = true & CurCmd != ReqE -> Cache[NODE_2].State = I
rule_3802: InvSet[NODE_1] = false & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_3803: InvSet[NODE_1] = false & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_3804: InvSet[NODE_2] = false & CurCmd != ReqS -> InvSet[NODE_2] = false
rule_3805: InvSet[NODE_2] = false & CurCmd != ReqS -> InvSet[NODE_2] = false
rule_3806: InvSet[NODE_1] = false & ExGntd = true -> Cache[NODE_1].State = I
rule_3807: Cache[NODE_1].State = I & ExGntd = true -> InvSet[NODE_1] = false
rule_3808: CurCmd = ReqE & Cache[NODE_1].State = I -> ShrSet[NODE_1] = false
rule_3809: ShrSet[NODE_1] = false & CurCmd = ReqE -> Cache[NODE_1].State = I
rule_3810: InvSet[NODE_1] = false & CurCmd = ReqE -> Cache[NODE_1].State = I
rule_3811: CurCmd = ReqE & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_3812: ExGntd = false & ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_3813: InvSet[NODE_2] = false & CurCmd != ReqS -> ShrSet[NODE_2] = false
rule_3814: CurCmd != ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_3815: ShrSet[NODE_1] = false & CurCmd != ReqS -> ShrSet[NODE_2] = false
rule_3816: CurCmd != ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_3817: InvSet[NODE_2] = false & CurCmd != ReqS -> ShrSet[NODE_2] = false
rule_3818: InvSet[NODE_1] = false & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_3819: InvSet[NODE_2] = false & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_3820: ExGntd = false & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_3821: ExGntd = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_3822: ExGntd = false & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_3823: ExGntd = false & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_3824: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> ExGntd = false
rule_3825: ShrSet[NODE_1] = false & ExGntd = false -> InvSet[NODE_2] = false
rule_3826: ShrSet[NODE_1] = false & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_3827: InvSet[NODE_1] = false & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_3828: CurCmd != ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_3829: Cache[NODE_2].State = I & ExGntd = true -> ShrSet[NODE_2] = false
rule_3830: ExGntd = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_3831: InvSet[NODE_2] = false & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_3832: CurCmd != ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_3833: ShrSet[NODE_1] = false & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_3834: CurCmd != ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_3835: InvSet[NODE_2] = false & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_3836: CurCmd = Empty & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_3837: CurCmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_3838: ExGntd = false & ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_3839: CurCmd != ReqS & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_3840: CurCmd != ReqS & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_3841: Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> CurCmd != ReqE
rule_3842: ShrSet[NODE_1] = true & CurCmd != ReqE -> Cache[NODE_2].State = I
rule_3843: Cache[NODE_1].State != S & ExGntd = true -> ShrSet[NODE_1] = true
rule_3844: ShrSet[NODE_1] = true & ExGntd = true -> Cache[NODE_1].State != S
rule_3845: ExGntd = false & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_3846: ExGntd = false & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_3847: ShrSet[NODE_1] = false & CurCmd != ReqS -> InvSet[NODE_2] = false
rule_3848: Cache[NODE_2].State = I & ExGntd = true -> InvSet[NODE_2] = false
rule_3849: InvSet[NODE_2] = false & ExGntd = true -> Cache[NODE_2].State = I
rule_3850: ExGntd = false & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_3851: ExGntd = false & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_3852: ShrSet[NODE_1] = false & CurCmd != ReqS -> InvSet[NODE_1] = false
rule_3853: Cache[NODE_1].State = I & ExGntd = true -> InvSet[NODE_2] = false
rule_3854: InvSet[NODE_2] = false & ExGntd = true -> Cache[NODE_1].State = I
rule_3855: CurCmd = ReqE & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_3856: CurCmd = ReqE & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_3857: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> ExGntd = false
rule_3858: ExGntd = false & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_3859: ExGntd = false & ShrSet[NODE_1] = true -> Cache[NODE_1].State = I
rule_3860: InvSet[NODE_2] = false & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_3861: InvSet[NODE_2] = false & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_3862: ShrSet[NODE_1] = false & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_3863: ShrSet[NODE_1] = false & CurCmd != ReqS -> InvSet[NODE_1] = false
rule_3864: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> CurCmd != ReqS
rule_3865: ShrSet[NODE_1] = true & CurCmd != ReqS -> Cache[NODE_1].State = I
rule_3866: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> CurCmd = Empty
rule_3867: CurCmd = Empty & ShrSet[NODE_1] = true -> Cache[NODE_1].State = I
rule_3868: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> ExGntd = false
rule_3869: ShrSet[NODE_1] = false & ExGntd = false -> InvSet[NODE_1] = false
rule_3870: Cache[NODE_2].State = I & CurCmd = ReqE -> ShrSet[NODE_2] = false
rule_3871: CurCmd = ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_3872: Cache[NODE_2].State != S & ExGntd = true -> ShrSet[NODE_1] = true
rule_3873: ShrSet[NODE_1] = true & ExGntd = true -> Cache[NODE_2].State != S
rule_3874: ExGntd = false & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_3875: ExGntd = false & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_3876: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_3877: ShrSet[NODE_1] = false & CurCmd = Empty -> Cache[NODE_1].State = I
rule_3878: InvSet[NODE_2] = false & CurCmd = ReqS -> Cache[NODE_2].State != E
rule_3879: Cache[NODE_2].State != E & CurCmd = ReqS -> InvSet[NODE_2] = false
rule_3880: Cache[NODE_1].State != S & CurCmd = ReqS -> ShrSet[NODE_1] = false
rule_3881: ShrSet[NODE_1] = false & CurCmd = ReqS -> Cache[NODE_1].State != S
rule_3882: Cache[NODE_1].State != E & CurCmd = ReqE -> InvSet[NODE_2] = false
rule_3883: InvSet[NODE_2] = false & CurCmd = ReqE -> Cache[NODE_1].State != E
rule_3884: CurCmd = ReqE & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
rule_3885: CurCmd = ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_3886: ExGntd = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_3887: Cache[NODE_2].State != E & ExGntd = true -> ShrSet[NODE_2] = false
rule_3888: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> ShrSet[NODE_1] = true
rule_3889: ShrSet[NODE_1] = true & ExGntd = true -> Chan1[NODE_1].Cmd = Empty
rule_3890: Chan2[NODE_2].Cmd != Inv & CurCmd = ReqE -> InvSet[NODE_2] = false
rule_3891: InvSet[NODE_2] = false & CurCmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_3892: Cache[NODE_1].State != S & CurCmd = ReqE -> ShrSet[NODE_1] = false
rule_3893: ShrSet[NODE_1] = false & CurCmd = ReqE -> Cache[NODE_1].State != S
rule_3894: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = true -> CurCmd != ReqE
rule_3895: ShrSet[NODE_1] = true & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_3896: Cache[NODE_1].State != E & CurCmd = ReqS -> ShrSet[NODE_1] = false
rule_3897: ShrSet[NODE_1] = false & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_3898: Cache[NODE_2].State = I & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_3899: CurCmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_3900: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_3901: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> ExGntd = false
rule_3902: ExGntd = false & ShrSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_3903: InvSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_3904: Chan2[NODE_2].Cmd != Inv & ExGntd = true -> InvSet[NODE_1] = false
rule_3905: InvSet[NODE_1] = false & CurCmd != Empty -> InvSet[NODE_1] = false
rule_3906: InvSet[NODE_1] = false & CurCmd != Empty -> InvSet[NODE_1] = false
rule_3907: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_3908: InvSet[NODE_1] = false & CurCmd = ReqS -> Cache[NODE_1].State != S
rule_3909: Cache[NODE_1].State != S & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_3910: CurCmd = Empty & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_3911: Cache[NODE_2].State != E & ShrSet[NODE_1] = true -> CurCmd = Empty
rule_3912: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> ShrSet[NODE_1] = true
rule_3913: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_3914: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_3915: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> CurCmd != ReqS
rule_3916: ShrSet[NODE_1] = true & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_3917: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_3918: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> ShrSet[NODE_1] = true
rule_3919: Cache[NODE_2].State != E & CurCmd = ReqS -> ShrSet[NODE_1] = false
rule_3920: ShrSet[NODE_1] = false & CurCmd = ReqS -> Cache[NODE_2].State != E
rule_3921: Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> CurCmd != ReqE
rule_3922: ShrSet[NODE_1] = true & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_3923: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_3924: ExGntd = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_3925: Cache[NODE_2].State != E & ExGntd = true -> ShrSet[NODE_2] = false
rule_3926: ExGntd = false & InvSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_3927: ExGntd = false & Cache[NODE_2].State = I -> InvSet[NODE_1] = false
rule_3928: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_3929: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> ShrSet[NODE_2] = false
rule_3930: ExGntd = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_3931: Cache[NODE_2].State != S & ExGntd = true -> InvSet[NODE_2] = false
rule_3932: InvSet[NODE_2] = false & ExGntd = true -> Cache[NODE_2].State != S
rule_3933: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = true -> CurCmd != ReqE
rule_3934: ShrSet[NODE_1] = true & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_3935: Cache[NODE_1].State = I & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_3936: CurCmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_3937: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_3938: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_3939: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_3940: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> ShrSet[NODE_2] = false
rule_3941: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_3942: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> ShrSet[NODE_1] = true
rule_3943: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> ExGntd = true
rule_3944: ExGntd = false & ShrSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_3945: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_3946: ShrSet[NODE_1] = true & ExGntd = true -> Chan1[NODE_2].Cmd != ReqE
rule_3947: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_3948: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_3949: InvSet[NODE_1] = false & ExGntd = true -> Cache[NODE_1].State != S
rule_3950: Cache[NODE_1].State != S & ExGntd = true -> InvSet[NODE_1] = false
rule_3951: ExGntd = true & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_3952: ShrSet[NODE_1] = true & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_3953: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> ShrSet[NODE_1] = true
rule_3954: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_3955: CurCmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_3956: Chan2[NODE_1].Cmd != Inv & CurCmd = ReqS -> ShrSet[NODE_2] = false
rule_3957: Cache[NODE_2].State != E & ShrSet[NODE_1] = true -> CurCmd = Empty
rule_3958: CurCmd = Empty & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_3959: Cache[NODE_2].State = I & CurCmd != ReqS -> ShrSet[NODE_2] = false
rule_3960: CurCmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_3961: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = true -> CurCmd != ReqS
rule_3962: ShrSet[NODE_1] = true & CurCmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_3963: CurCmd = ReqE & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
rule_3964: CurCmd = ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_3965: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_3966: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_3967: InvSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_3968: Chan2[NODE_2].Cmd != Inv & ExGntd = true -> InvSet[NODE_1] = false
rule_3969: Chan2[NODE_2].Cmd != Inv & CurCmd = ReqS -> ShrSet[NODE_1] = false
rule_3970: ShrSet[NODE_1] = false & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_3971: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = true -> CurCmd = Empty
rule_3972: CurCmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_3973: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_3974: Cache[NODE_1].State != S & ExGntd = true -> ShrSet[NODE_2] = false
rule_3975: ExGntd = true & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_3976: Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> CurCmd = Empty
rule_3977: CurCmd = Empty & ShrSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_3978: ExGntd = false & ShrSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_3979: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqE
rule_3980: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_3981: ShrSet[NODE_2] = false & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_3982: ShrSet[NODE_1] = false & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_3983: CurCmd = Empty & Cache[NODE_2].State = I -> InvSet[NODE_2] = false
rule_3984: InvSet[NODE_2] = false & CurCmd = Empty -> Cache[NODE_2].State = I
rule_3985: InvSet[NODE_2] = false & ExGntd = true -> Cache[NODE_1].State != S
rule_3986: Cache[NODE_1].State != S & ExGntd = true -> InvSet[NODE_2] = false
rule_3987: CurCmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_3988: Cache[NODE_2].State = I & CurCmd != ReqS -> ShrSet[NODE_2] = false
rule_3989: ShrSet[NODE_2] = false & CurCmd != Empty -> InvSet[NODE_2] = false
rule_3990: InvSet[NODE_2] = false & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_3991: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_3992: ExGntd = false & ShrSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_3993: Cache[NODE_1].State != S & CurCmd = ReqE -> ShrSet[NODE_2] = false
rule_3994: CurCmd = ReqE & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_3995: Cache[NODE_1].State != E & ExGntd = true -> ShrSet[NODE_2] = false
rule_3996: ExGntd = true & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_3997: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_3998: InvSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_1].Cmd = GntE
rule_3999: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_4000: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = false
rule_4001: Cache[NODE_1].State != S & CurCmd = ReqS -> ShrSet[NODE_1] = false
rule_4002: ShrSet[NODE_1] = false & CurCmd = ReqS -> Cache[NODE_1].State != S
rule_4003: Cache[NODE_1].State != E & ExGntd = true -> ShrSet[NODE_2] = false
rule_4004: ExGntd = true & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_4005: InvSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_4006: Chan2[NODE_2].Cmd != Inv & ExGntd = true -> InvSet[NODE_1] = false
rule_4007: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_4008: ShrSet[NODE_2] = false & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_4009: ShrSet[NODE_1] = false & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_4010: ShrSet[NODE_1] = false & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_4011: Chan2[NODE_1].Cmd != Inv & CurCmd = ReqS -> ShrSet[NODE_1] = false
rule_4012: Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> CurCmd = Empty
rule_4013: CurCmd = Empty & ShrSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_4014: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> ShrSet[NODE_1] = true
rule_4015: ShrSet[NODE_1] = true & ExGntd = true -> Chan1[NODE_1].Cmd != ReqS
rule_4016: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> ExGntd = false
rule_4017: ExGntd = false & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_4018: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_4019: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> ShrSet[NODE_1] = true
rule_4020: ShrSet[NODE_1] = true & ExGntd = true -> Chan1[NODE_1].Cmd != ReqS
rule_4021: CurCmd = Empty & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_4022: InvSet[NODE_2] = false & CurCmd = Empty -> Cache[NODE_1].State = I
rule_4023: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = true -> CurCmd != ReqS
rule_4024: ShrSet[NODE_1] = true & CurCmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_4025: InvSet[NODE_2] = false & CurCmd = ReqE -> Cache[NODE_2].State != E
rule_4026: Cache[NODE_2].State != E & CurCmd = ReqE -> InvSet[NODE_2] = false
rule_4027: InvSet[NODE_1] = false & ExGntd = true -> Cache[NODE_2].State != S
rule_4028: Cache[NODE_2].State != S & ExGntd = true -> InvSet[NODE_1] = false
rule_4029: InvSet[NODE_1] = false & CurCmd != Empty -> InvSet[NODE_2] = false
rule_4030: InvSet[NODE_2] = false & CurCmd != Empty -> InvSet[NODE_1] = false
rule_4031: Cache[NODE_1].State != S & ExGntd = true -> ShrSet[NODE_2] = false
rule_4032: ExGntd = true & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_4033: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqE
rule_4034: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_4035: ExGntd = false & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_4036: ExGntd = false & InvSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_4037: ExGntd = false & Cache[NODE_2].State = I -> InvSet[NODE_2] = false
rule_4038: InvSet[NODE_1] = false & CurCmd = ReqS -> Cache[NODE_1].State != S
rule_4039: Cache[NODE_1].State != S & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_4040: InvSet[NODE_2] = false & CurCmd = ReqE -> Cache[NODE_1].State != S
rule_4041: Cache[NODE_1].State != S & CurCmd = ReqE -> InvSet[NODE_2] = false
rule_4042: CurCmd = Empty & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_4043: CurCmd = Empty & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_4044: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_4045: CurCmd = ReqE & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_4046: InvSet[NODE_2] = false & CurCmd = ReqE -> Cache[NODE_2].State != S
rule_4047: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_4048: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_4049: ExGntd = false & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_4050: ExGntd = false & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_4051: Chan2[NODE_2].Cmd != Inv & CurCmd = ReqS -> InvSet[NODE_2] = false
rule_4052: InvSet[NODE_2] = false & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_4053: ShrSet[NODE_1] = false & CurCmd = ReqE -> Cache[NODE_2].State != E
rule_4054: Cache[NODE_2].State != E & CurCmd = ReqE -> ShrSet[NODE_1] = false
rule_4055: CurCmd = ReqS & Cache[NODE_2].State != S -> ShrSet[NODE_1] = false
rule_4056: ShrSet[NODE_1] = false & CurCmd = ReqS -> Cache[NODE_2].State != S
rule_4057: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> CurCmd = Empty
rule_4058: CurCmd = Empty & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_4059: InvSet[NODE_1] = false & CurCmd = ReqE -> Cache[NODE_2].State != E
rule_4060: Cache[NODE_2].State != E & CurCmd = ReqE -> InvSet[NODE_1] = false
rule_4061: Cache[NODE_2].State != S & ExGntd = true -> ShrSet[NODE_2] = false
rule_4062: ExGntd = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_4063: InvSet[NODE_2] = false & CurCmd = ReqE -> Cache[NODE_2].State != E
rule_4064: Cache[NODE_2].State != E & CurCmd = ReqE -> InvSet[NODE_2] = false
rule_4065: Cache[NODE_2].State != E & ShrSet[NODE_1] = true -> CurCmd != ReqE
rule_4066: ShrSet[NODE_1] = true & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_4067: InvSet[NODE_1] = false & CurCmd = ReqE -> Cache[NODE_2].State != S
rule_4068: CurCmd = ReqE & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_4069: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = true -> CurCmd != ReqE
rule_4070: ShrSet[NODE_1] = true & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_4071: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_4072: InvSet[NODE_1] = false & CurCmd = ReqE -> Cache[NODE_1].State != S
rule_4073: Cache[NODE_1].State != S & CurCmd = ReqE -> InvSet[NODE_1] = false
rule_4074: ShrSet[NODE_2] = false & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_4075: ShrSet[NODE_1] = false & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_4076: InvSet[NODE_2] = false & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_4077: ShrSet[NODE_2] = false & CurCmd != Empty -> InvSet[NODE_2] = false
rule_4078: ExGntd = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_4079: ExGntd = false & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_4080: ExGntd = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_4081: ShrSet[NODE_1] = false & CurCmd != ReqE -> Cache[NODE_2].State = I
rule_4082: ExGntd = false & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_4083: ExGntd = false & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_4084: InvSet[NODE_2] = false & CurCmd = ReqS -> Cache[NODE_1].State != S
rule_4085: Cache[NODE_1].State != S & CurCmd = ReqS -> InvSet[NODE_2] = false
rule_4086: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_4087: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> ExGntd = false
rule_4088: ExGntd = false & ShrSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_4089: ExGntd = false & Cache[NODE_2].State = I -> ShrSet[NODE_2] = false
rule_4090: ExGntd = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_4091: ExGntd = false & ShrSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_4092: InvSet[NODE_2] = false & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_4093: ShrSet[NODE_1] = false & CurCmd != Empty -> InvSet[NODE_2] = false
rule_4094: InvSet[NODE_2] = false & ExGntd = true -> Cache[NODE_2].State != S
rule_4095: Cache[NODE_2].State != S & ExGntd = true -> InvSet[NODE_2] = false
rule_4096: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_4097: Cache[NODE_2].State = I & CurCmd != ReqS -> InvSet[NODE_2] = false
rule_4098: InvSet[NODE_2] = false & CurCmd != ReqS -> Cache[NODE_2].State = I
rule_4099: CurCmd = ReqE & Cache[NODE_2].State != S -> ShrSet[NODE_1] = false
rule_4100: ShrSet[NODE_1] = false & CurCmd = ReqE -> Cache[NODE_2].State != S
rule_4101: Chan2[NODE_2].Cmd != Inv & ExGntd = true -> ShrSet[NODE_2] = false
rule_4102: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_4103: ExGntd = false & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_4104: ExGntd = false & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_4105: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_4106: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_4107: Chan2[NODE_2].Cmd != Inv & CurCmd = ReqE -> ShrSet[NODE_2] = false
rule_4108: CurCmd = ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_4109: Cache[NODE_1].State = I & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_4110: CurCmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_4111: Cache[NODE_1].State != E & CurCmd = ReqE -> ShrSet[NODE_2] = false
rule_4112: CurCmd = ReqE & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_4113: InvSet[NODE_2] = false & ExGntd = true -> Chan2[NODE_1].Cmd = GntE
rule_4114: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_4115: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_4116: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = true -> CurCmd != ReqS
rule_4117: ShrSet[NODE_1] = true & CurCmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_4118: Cache[NODE_1].State != S & ExGntd = true -> InvSet[NODE_2] = false
rule_4119: InvSet[NODE_2] = false & ExGntd = true -> Cache[NODE_1].State != S
rule_4120: InvSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_4121: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> InvSet[NODE_1] = false
rule_4122: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_4123: InvSet[NODE_2] = false & CurCmd = ReqS -> Cache[NODE_2].State != E
rule_4124: Cache[NODE_2].State != E & CurCmd = ReqS -> InvSet[NODE_2] = false
rule_4125: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_4126: ShrSet[NODE_1] = true & ExGntd = true -> Chan1[NODE_2].Cmd = Empty
rule_4127: CurCmd = ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_4128: Cache[NODE_2].State != E & CurCmd = ReqS -> ShrSet[NODE_2] = false
rule_4129: InvSet[NODE_2] = false & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_4130: Chan2[NODE_1].Cmd != Inv & CurCmd = ReqS -> InvSet[NODE_2] = false
rule_4131: Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> CurCmd != ReqE
rule_4132: ShrSet[NODE_1] = true & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_4133: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_4134: ShrSet[NODE_1] = false & CurCmd = Empty -> Cache[NODE_1].State = I
rule_4135: CurCmd = ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_4136: Cache[NODE_2].State != E & CurCmd = ReqE -> ShrSet[NODE_2] = false
rule_4137: InvSet[NODE_2] = false & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_4138: Chan2[NODE_2].Cmd != Inv & ExGntd = true -> InvSet[NODE_2] = false
rule_4139: ExGntd = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_4140: InvSet[NODE_1] = false & CurCmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_4141: Chan2[NODE_1].Cmd != Inv & CurCmd = ReqE -> InvSet[NODE_1] = false
rule_4142: Cache[NODE_1].State != E & ExGntd = true -> InvSet[NODE_2] = false
rule_4143: InvSet[NODE_2] = false & ExGntd = true -> Cache[NODE_1].State != E
rule_4144: InvSet[NODE_1] = false & ExGntd = true -> Cache[NODE_2].State != E
rule_4145: Cache[NODE_2].State != E & ExGntd = true -> InvSet[NODE_1] = false
rule_4146: InvSet[NODE_2] = false & CurCmd = Empty -> Cache[NODE_1].State = I
rule_4147: CurCmd = Empty & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_4148: Cache[NODE_1].State != S & CurCmd = ReqE -> InvSet[NODE_2] = false
rule_4149: InvSet[NODE_2] = false & CurCmd = ReqE -> Cache[NODE_1].State != S
rule_4150: InvSet[NODE_2] = false & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_4151: ShrSet[NODE_2] = false & CurCmd != Empty -> InvSet[NODE_2] = false
rule_4152: ExGntd = false & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_4153: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqS
rule_4154: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_4155: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> ShrSet[NODE_1] = true
rule_4156: ShrSet[NODE_1] = true & ExGntd = true -> Chan1[NODE_1].Cmd != ReqS
rule_4157: Cache[NODE_1].State != E & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_4158: InvSet[NODE_1] = false & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_4159: Cache[NODE_1].State != S & ExGntd = true -> ShrSet[NODE_2] = false
rule_4160: ExGntd = true & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_4161: InvSet[NODE_1] = false & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_4162: ShrSet[NODE_1] = false & CurCmd != Empty -> InvSet[NODE_1] = false
rule_4163: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_4164: InvSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_1].Cmd = GntE
rule_4165: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = false
rule_4166: Cache[NODE_2].State != S & ExGntd = true -> InvSet[NODE_2] = false
rule_4167: InvSet[NODE_2] = false & ExGntd = true -> Cache[NODE_2].State != S
rule_4168: InvSet[NODE_1] = false & CurCmd != ReqS -> Cache[NODE_1].State = I
rule_4169: CurCmd != ReqS & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_4170: InvSet[NODE_2] = false & CurCmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_4171: Chan2[NODE_1].Cmd != Inv & CurCmd = ReqE -> InvSet[NODE_2] = false
rule_4172: InvSet[NODE_1] = false & CurCmd = ReqE -> Cache[NODE_2].State != E
rule_4173: Cache[NODE_2].State != E & CurCmd = ReqE -> InvSet[NODE_1] = false
rule_4174: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_4175: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> ExGntd = false
rule_4176: ExGntd = false & ShrSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_4177: InvSet[NODE_2] = false & ExGntd = true -> Cache[NODE_1].State != S
rule_4178: Cache[NODE_1].State != S & ExGntd = true -> InvSet[NODE_2] = false
rule_4179: CurCmd = Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_4180: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> CurCmd = Empty
rule_4181: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd = GntE
rule_4182: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_4183: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_4184: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_4185: ShrSet[NODE_1] = true & ExGntd = true -> Chan1[NODE_2].Cmd = Empty
rule_4186: InvSet[NODE_2] = false & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_4187: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> InvSet[NODE_2] = false
rule_4188: Cache[NODE_2].State = I & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_4189: InvSet[NODE_2] = false & CurCmd != ReqE -> Cache[NODE_2].State = I
rule_4190: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_4191: CurCmd = ReqS & Cache[NODE_2].State != S -> ShrSet[NODE_1] = false
rule_4192: ShrSet[NODE_1] = false & CurCmd = ReqS -> Cache[NODE_2].State != S
rule_4193: InvSet[NODE_2] = false & CurCmd != ReqS -> Cache[NODE_1].State = I
rule_4194: CurCmd != ReqS & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_4195: InvSet[NODE_1] = false & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_4196: ShrSet[NODE_1] = false & CurCmd != Empty -> InvSet[NODE_1] = false
rule_4197: Chan2[NODE_2].Cmd != Inv & CurCmd = ReqE -> ShrSet[NODE_1] = false
rule_4198: ShrSet[NODE_1] = false & CurCmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_4199: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_4200: InvSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_4201: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> InvSet[NODE_1] = false
rule_4202: InvSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_1].Cmd = GntE
rule_4203: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_4204: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = false
rule_4205: Chan2[NODE_2].Cmd != Inv & CurCmd = ReqS -> ShrSet[NODE_2] = false
rule_4206: CurCmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_4207: CurCmd = Empty & InvSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_4208: CurCmd = Empty & Cache[NODE_2].State = I -> InvSet[NODE_1] = false
rule_4209: InvSet[NODE_1] = false & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_4210: ShrSet[NODE_2] = false & CurCmd != Empty -> InvSet[NODE_1] = false
rule_4211: InvSet[NODE_1] = false & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_4212: ShrSet[NODE_1] = false & CurCmd != Empty -> InvSet[NODE_1] = false
rule_4213: ExGntd = true & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_4214: ShrSet[NODE_1] = true & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_4215: InvSet[NODE_1] = false & CurCmd = ReqS -> Cache[NODE_2].State != E
rule_4216: Cache[NODE_2].State != E & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_4217: Cache[NODE_1].State != S & ExGntd = true -> InvSet[NODE_2] = false
rule_4218: InvSet[NODE_2] = false & ExGntd = true -> Cache[NODE_1].State != S
rule_4219: InvSet[NODE_2] = false & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_4220: Chan2[NODE_2].Cmd != Inv & ExGntd = true -> InvSet[NODE_2] = false
rule_4221: InvSet[NODE_1] = false & ExGntd = true -> Cache[NODE_2].State != E
rule_4222: Cache[NODE_2].State != E & ExGntd = true -> InvSet[NODE_1] = false
rule_4223: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> CurCmd = Empty
rule_4224: CurCmd = Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_4225: InvSet[NODE_2] = false & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_4226: ShrSet[NODE_2] = false & CurCmd != Empty -> InvSet[NODE_2] = false
rule_4227: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> ShrSet[NODE_1] = true
rule_4228: ShrSet[NODE_1] = true & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_4229: InvSet[NODE_1] = false & ExGntd = true -> Cache[NODE_2].State != E
rule_4230: Cache[NODE_2].State != E & ExGntd = true -> InvSet[NODE_1] = false
rule_4231: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = true -> CurCmd != ReqE
rule_4232: ShrSet[NODE_1] = true & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_4233: Cache[NODE_2].State != S & ExGntd = true -> ShrSet[NODE_2] = false
rule_4234: ExGntd = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_4235: InvSet[NODE_2] = false & ExGntd = true -> Cache[NODE_2].State != E
rule_4236: Cache[NODE_2].State != E & ExGntd = true -> InvSet[NODE_2] = false
rule_4237: Cache[NODE_2].State != S & ExGntd = true -> ShrSet[NODE_2] = false
rule_4238: ExGntd = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_4239: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_4240: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> CurCmd != ReqE
rule_4241: ShrSet[NODE_1] = true & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_4242: Chan2[NODE_1].Cmd != Inv & CurCmd = ReqS -> ShrSet[NODE_1] = false
rule_4243: ShrSet[NODE_1] = false & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_4244: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_4245: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> ShrSet[NODE_1] = true
rule_4246: Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> CurCmd != ReqS
rule_4247: ShrSet[NODE_1] = true & CurCmd != ReqS -> Cache[NODE_2].State != S
rule_4248: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_4249: ExGntd = false & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_4250: ExGntd = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_4251: Cache[NODE_1].State != S & CurCmd = ReqS -> ShrSet[NODE_2] = false
rule_4252: CurCmd = ReqS & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_4253: Cache[NODE_1].State = I & ExGntd = true -> Cache[NODE_2].State = I
rule_4254: Cache[NODE_2].State = I & ExGntd = true -> Cache[NODE_1].State = I
rule_4255: ShrSet[NODE_1] = false & CurCmd != ReqS -> Cache[NODE_2].State = I
rule_4256: ExGntd = false & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_4257: ExGntd = false & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_4258: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_4259: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> ShrSet[NODE_2] = false
rule_4260: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> ShrSet[NODE_1] = true
rule_4261: ShrSet[NODE_1] = true & ExGntd = true -> Chan1[NODE_2].Cmd != ReqS
rule_4262: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_4263: ExGntd = false & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_4264: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_4265: InvSet[NODE_1] = false & ExGntd = true -> Cache[NODE_1].State != S
rule_4266: Cache[NODE_1].State != S & ExGntd = true -> InvSet[NODE_1] = false
rule_4267: CurCmd != ReqS & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_4268: CurCmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_4269: CurCmd = Empty & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_4270: CurCmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_4271: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> ShrSet[NODE_1] = true
rule_4272: ShrSet[NODE_1] = true & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_4273: Cache[NODE_1].State != S & ShrSet[NODE_1] = true -> CurCmd = Empty
rule_4274: CurCmd = Empty & ShrSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_4275: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_4276: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_4277: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqE
rule_4278: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_4279: CurCmd = Empty & InvSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_4280: CurCmd = Empty & Cache[NODE_2].State = I -> InvSet[NODE_1] = false
rule_4281: InvSet[NODE_1] = false & CurCmd = ReqE -> Cache[NODE_2].State != S
rule_4282: CurCmd = ReqE & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_4283: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> ShrSet[NODE_1] = true
rule_4284: ShrSet[NODE_1] = true & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_4285: ExGntd = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_4286: Cache[NODE_2].State != E & ExGntd = true -> ShrSet[NODE_2] = false
rule_4287: Cache[NODE_2].State != E & CurCmd = ReqE -> ShrSet[NODE_1] = false
rule_4288: ShrSet[NODE_1] = false & CurCmd = ReqE -> Cache[NODE_2].State != E
rule_4289: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_4290: ShrSet[NODE_1] = false & CurCmd != ReqS -> Cache[NODE_1].State = I
rule_4291: Cache[NODE_1].State != S & ShrSet[NODE_1] = true -> CurCmd != ReqE
rule_4292: ShrSet[NODE_1] = true & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_4293: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_4294: InvSet[NODE_1] = false & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_4295: ShrSet[NODE_2] = false & CurCmd != Empty -> InvSet[NODE_1] = false
rule_4296: ExGntd = false & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_4297: InvSet[NODE_2] = false & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_4298: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> InvSet[NODE_2] = false
rule_4299: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_4300: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> CurCmd = Empty
rule_4301: CurCmd = Empty & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_4302: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_4303: ShrSet[NODE_1] = true & ExGntd = true -> Chan1[NODE_2].Cmd != ReqE
rule_4304: Chan2[NODE_2].Cmd != Inv & ExGntd = true -> InvSet[NODE_2] = false
rule_4305: InvSet[NODE_2] = false & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_4306: InvSet[NODE_1] = false & ExGntd = true -> Cache[NODE_1].State != S
rule_4307: Cache[NODE_1].State != S & ExGntd = true -> InvSet[NODE_1] = false
rule_4308: ExGntd = false & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd = GntS
rule_4309: ExGntd = false & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_4310: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_4311: InvSet[NODE_1] = false & CurCmd != Empty -> InvSet[NODE_2] = false
rule_4312: InvSet[NODE_2] = false & CurCmd != Empty -> InvSet[NODE_1] = false
rule_4313: Chan2[NODE_2].Cmd != Inv & ExGntd = true -> ShrSet[NODE_2] = false
rule_4314: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_4315: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> ExGntd = false
rule_4316: ShrSet[NODE_1] = false & ExGntd = false -> Cache[NODE_1].State = I
rule_4317: CurCmd != ReqS & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_4318: CurCmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_4319: CurCmd = ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_4320: CurCmd = ReqS & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
rule_4321: InvSet[NODE_1] = false & CurCmd != ReqE -> Cache[NODE_1].State = I
rule_4322: Cache[NODE_1].State = I & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_4323: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> ShrSet[NODE_1] = true
rule_4324: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_4325: InvSet[NODE_2] = false & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_4326: Chan2[NODE_1].Cmd != Inv & CurCmd = ReqS -> InvSet[NODE_2] = false
rule_4327: InvSet[NODE_1] = false & ExGntd = true -> Cache[NODE_2].State != S
rule_4328: Cache[NODE_2].State != S & ExGntd = true -> InvSet[NODE_1] = false
rule_4329: InvSet[NODE_2] = false & CurCmd = ReqS -> Cache[NODE_2].State != S
rule_4330: CurCmd = ReqS & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_4331: Cache[NODE_2].State != S & ExGntd = true -> ShrSet[NODE_2] = false
rule_4332: ExGntd = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_4333: Cache[NODE_1].State != E & CurCmd = ReqE -> ShrSet[NODE_1] = false
rule_4334: ShrSet[NODE_1] = false & CurCmd = ReqE -> Cache[NODE_1].State != E
rule_4335: InvSet[NODE_2] = false & ExGntd = true -> Chan2[NODE_1].Cmd = GntE
rule_4336: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_4337: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_4338: ShrSet[NODE_2] = false & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_4339: ShrSet[NODE_2] = false & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_4340: InvSet[NODE_1] = false & ExGntd = true -> Cache[NODE_1].State != E
rule_4341: Cache[NODE_1].State != E & ExGntd = true -> InvSet[NODE_1] = false
rule_4342: ExGntd = true & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_4343: ShrSet[NODE_1] = true & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_4344: ExGntd = false & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_4345: ExGntd = false & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_4346: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_4347: InvSet[NODE_2] = false & ExGntd = true -> Chan2[NODE_1].Cmd = GntE
rule_4348: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_4349: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqS
rule_4350: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_4351: InvSet[NODE_1] = false & CurCmd = ReqE -> Cache[NODE_1].State != E
rule_4352: Cache[NODE_1].State != E & CurCmd = ReqE -> InvSet[NODE_1] = false
rule_4353: CurCmd = ReqS & Cache[NODE_1].State = I -> Cache[NODE_2].State = I
rule_4354: Cache[NODE_2].State = I & CurCmd = ReqS -> Cache[NODE_1].State = I
rule_4355: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_4356: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd = GntE
rule_4357: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_4358: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_4359: InvSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_4360: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> InvSet[NODE_1] = false
rule_4361: InvSet[NODE_1] = false & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_4362: Chan2[NODE_1].Cmd != Inv & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_4363: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = true -> CurCmd != ReqS
rule_4364: ShrSet[NODE_1] = true & CurCmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_4365: CurCmd != ReqS & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_4366: InvSet[NODE_2] = false & CurCmd != ReqS -> Cache[NODE_1].State = I
rule_4367: Cache[NODE_1].State = I & ExGntd = true -> Cache[NODE_2].State = I
rule_4368: Cache[NODE_2].State = I & ExGntd = true -> Cache[NODE_1].State = I
rule_4369: Cache[NODE_1].State != E & ExGntd = true -> InvSet[NODE_2] = false
rule_4370: InvSet[NODE_2] = false & ExGntd = true -> Cache[NODE_1].State != E
rule_4371: Cache[NODE_1].State != E & ExGntd = true -> InvSet[NODE_2] = false
rule_4372: InvSet[NODE_2] = false & ExGntd = true -> Cache[NODE_1].State != E
rule_4373: InvSet[NODE_2] = false & ExGntd = true -> Chan2[NODE_1].Cmd = GntE
rule_4374: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_4375: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_4376: InvSet[NODE_1] = false & CurCmd = ReqS -> Cache[NODE_2].State != E
rule_4377: Cache[NODE_2].State != E & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_4378: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_4379: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqE
rule_4380: Cache[NODE_1].State != E & CurCmd = ReqE -> ShrSet[NODE_2] = false
rule_4381: CurCmd = ReqE & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_4382: InvSet[NODE_1] = false & CurCmd != Empty -> InvSet[NODE_2] = false
rule_4383: InvSet[NODE_2] = false & CurCmd != Empty -> InvSet[NODE_1] = false
rule_4384: Chan2[NODE_2].Cmd != Inv & ExGntd = true -> InvSet[NODE_2] = false
rule_4385: InvSet[NODE_2] = false & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_4386: InvSet[NODE_2] = false & CurCmd != Empty -> InvSet[NODE_2] = false
rule_4387: InvSet[NODE_2] = false & CurCmd != Empty -> InvSet[NODE_2] = false
rule_4388: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_4389: CurCmd = ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_4390: Cache[NODE_2].State != E & CurCmd = ReqS -> ShrSet[NODE_2] = false
rule_4391: ExGntd = false & Cache[NODE_2].State = I -> ShrSet[NODE_2] = false
rule_4392: ExGntd = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_4393: InvSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_4394: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> InvSet[NODE_1] = false
rule_4395: Cache[NODE_1].State != E & ExGntd = true -> ShrSet[NODE_2] = false
rule_4396: ExGntd = true & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_4397: ExGntd = false & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_4398: ExGntd = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_4399: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> ShrSet[NODE_1] = true
rule_4400: ShrSet[NODE_1] = true & ExGntd = true -> Chan1[NODE_1].Cmd = Empty
rule_4401: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_4402: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_4403: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> ShrSet[NODE_1] = true
rule_4404: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> ShrSet[NODE_1] = true
rule_4405: ShrSet[NODE_1] = true & ExGntd = true -> Chan1[NODE_1].Cmd = Empty
rule_4406: ExGntd = false & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_4407: ExGntd = false & ShrSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_4408: CurCmd = ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_4409: Chan2[NODE_1].Cmd != Inv & CurCmd = ReqE -> ShrSet[NODE_2] = false
rule_4410: Cache[NODE_1].State != E & ExGntd = true -> InvSet[NODE_2] = false
rule_4411: InvSet[NODE_2] = false & ExGntd = true -> Cache[NODE_1].State != E
rule_4412: ExGntd = false & ShrSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_4413: InvSet[NODE_1] = false & ExGntd = true -> Cache[NODE_1].State != E
rule_4414: Cache[NODE_1].State != E & ExGntd = true -> InvSet[NODE_1] = false
rule_4415: InvSet[NODE_2] = false & CurCmd != ReqE -> Cache[NODE_2].State = I
rule_4416: Cache[NODE_2].State = I & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_4417: InvSet[NODE_2] = false & ExGntd = true -> Cache[NODE_2].State != E
rule_4418: Cache[NODE_2].State != E & ExGntd = true -> InvSet[NODE_2] = false
rule_4419: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> ShrSet[NODE_1] = true
rule_4420: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_4421: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> ShrSet[NODE_1] = true
rule_4422: ShrSet[NODE_1] = true & ExGntd = true -> Chan1[NODE_1].Cmd != ReqS
rule_4423: CurCmd = ReqE & Cache[NODE_1].State = I -> Cache[NODE_2].State = I
rule_4424: Cache[NODE_2].State = I & CurCmd = ReqE -> Cache[NODE_1].State = I
rule_4425: Cache[NODE_1].State != S & CurCmd = ReqS -> InvSet[NODE_2] = false
rule_4426: InvSet[NODE_2] = false & CurCmd = ReqS -> Cache[NODE_1].State != S
rule_4427: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> ExGntd = true
rule_4428: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_4429: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> ShrSet[NODE_1] = true
rule_4430: Cache[NODE_1].State != E & CurCmd = ReqS -> ShrSet[NODE_1] = false
rule_4431: ShrSet[NODE_1] = false & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_4432: ShrSet[NODE_1] = false & CurCmd = ReqS -> Cache[NODE_2].State != E
rule_4433: Cache[NODE_2].State != E & CurCmd = ReqS -> ShrSet[NODE_1] = false
rule_4434: Cache[NODE_1].State != E & CurCmd = ReqE -> InvSet[NODE_2] = false
rule_4435: InvSet[NODE_2] = false & CurCmd = ReqE -> Cache[NODE_1].State != E
rule_4436: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = true -> CurCmd = Empty
rule_4437: CurCmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_4438: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_4439: ShrSet[NODE_1] = true & ExGntd = true -> Chan1[NODE_2].Cmd != ReqE
rule_4440: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_4441: Cache[NODE_1].State = I & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_4442: InvSet[NODE_2] = false & CurCmd != ReqE -> Cache[NODE_1].State = I
rule_4443: InvSet[NODE_2] = false & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_4444: ShrSet[NODE_1] = false & CurCmd != Empty -> InvSet[NODE_2] = false
rule_4445: Cache[NODE_1].State != E & CurCmd = ReqS -> InvSet[NODE_2] = false
rule_4446: InvSet[NODE_2] = false & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_4447: Cache[NODE_1].State != S & CurCmd = ReqE -> ShrSet[NODE_2] = false
rule_4448: CurCmd = ReqE & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_4449: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_4450: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_4451: ExGntd = false & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_4452: ExGntd = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_4453: InvSet[NODE_1] = false & ExGntd = true -> Cache[NODE_2].State != S
rule_4454: Cache[NODE_2].State != S & ExGntd = true -> InvSet[NODE_1] = false
rule_4455: ExGntd = false & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_4456: ExGntd = false & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_4457: InvSet[NODE_2] = false & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_4458: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> InvSet[NODE_2] = false
rule_4459: ExGntd = false & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_4460: ExGntd = false & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_4461: Chan2[NODE_2].Cmd != Inv & CurCmd = ReqE -> ShrSet[NODE_2] = false
rule_4462: CurCmd = ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_4463: CurCmd = Empty & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_4464: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> CurCmd = Empty
rule_4465: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_4466: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> ShrSet[NODE_1] = true
rule_4467: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> ExGntd = true
rule_4468: Chan2[NODE_2].Cmd != Inv & CurCmd = ReqE -> ShrSet[NODE_1] = false
rule_4469: ShrSet[NODE_1] = false & CurCmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_4470: ExGntd = false & Cache[NODE_2].State = I -> ShrSet[NODE_2] = false
rule_4471: ExGntd = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_4472: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> ShrSet[NODE_1] = true
rule_4473: ShrSet[NODE_1] = true & ExGntd = true -> Chan1[NODE_2].Cmd != ReqS
rule_4474: CurCmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_4475: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = true -> CurCmd = Empty
rule_4476: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_4477: InvSet[NODE_1] = false & CurCmd != ReqS -> Cache[NODE_2].State = I
rule_4478: Cache[NODE_2].State = I & CurCmd != ReqS -> InvSet[NODE_1] = false
rule_4479: ExGntd = false & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_4480: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_4481: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_4482: InvSet[NODE_1] = false & CurCmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_4483: Chan2[NODE_1].Cmd != Inv & CurCmd = ReqE -> InvSet[NODE_1] = false
rule_4484: CurCmd = Empty & Cache[NODE_2].State = I -> ShrSet[NODE_2] = false
rule_4485: CurCmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_4486: InvSet[NODE_2] = false & CurCmd = Empty -> Cache[NODE_2].State = I
rule_4487: CurCmd = Empty & Cache[NODE_2].State = I -> InvSet[NODE_2] = false
rule_4488: Cache[NODE_1].State != S & ExGntd = true -> InvSet[NODE_1] = false
rule_4489: InvSet[NODE_1] = false & ExGntd = true -> Cache[NODE_1].State != S
rule_4490: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_4491: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> ShrSet[NODE_1] = true
rule_4492: ExGntd = false & Cache[NODE_2].State = I -> InvSet[NODE_2] = false
rule_4493: ExGntd = false & InvSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_4494: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_4495: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_4496: Cache[NODE_1].State != E & CurCmd = ReqS -> ShrSet[NODE_2] = false
rule_4497: CurCmd = ReqS & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_4498: ExGntd = false & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_4499: Chan2[NODE_2].Cmd != Inv & CurCmd = ReqS -> ShrSet[NODE_2] = false
rule_4500: CurCmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_4501: Cache[NODE_1].State != E & ExGntd = true -> InvSet[NODE_1] = false
rule_4502: InvSet[NODE_1] = false & ExGntd = true -> Cache[NODE_1].State != E
rule_4503: ShrSet[NODE_1] = false & CurCmd != ReqE -> Cache[NODE_1].State = I
rule_4504: InvSet[NODE_1] = false & ExGntd = true -> Cache[NODE_2].State != E
rule_4505: Cache[NODE_2].State != E & ExGntd = true -> InvSet[NODE_1] = false
rule_4506: InvSet[NODE_2] = false & ExGntd = true -> Cache[NODE_2].State != E
rule_4507: Cache[NODE_2].State != E & ExGntd = true -> InvSet[NODE_2] = false
rule_4508: InvSet[NODE_2] = false & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_4509: ShrSet[NODE_1] = false & CurCmd != Empty -> InvSet[NODE_2] = false
rule_4510: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = true -> CurCmd = Empty
rule_4511: CurCmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_4512: InvSet[NODE_2] = false & CurCmd != ReqE -> Cache[NODE_1].State = I
rule_4513: Cache[NODE_1].State = I & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_4514: InvSet[NODE_2] = false & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_4515: Chan2[NODE_2].Cmd != Inv & CurCmd = ReqS -> InvSet[NODE_2] = false
rule_4516: Chan2[NODE_2].Cmd != Inv & ExGntd = true -> ShrSet[NODE_2] = false
rule_4517: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_4518: InvSet[NODE_2] = false & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_4519: Cache[NODE_1].State != E & CurCmd = ReqS -> InvSet[NODE_2] = false
rule_4520: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> ShrSet[NODE_1] = true
rule_4521: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_4522: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd = GntE
rule_4523: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_4524: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_4525: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> ExGntd = true
rule_4526: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_4527: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> ShrSet[NODE_1] = true
rule_4528: Cache[NODE_2].State != E & ShrSet[NODE_1] = true -> CurCmd != ReqS
rule_4529: ShrSet[NODE_1] = true & CurCmd != ReqS -> Cache[NODE_2].State != E
rule_4530: ShrSet[NODE_1] = false & CurCmd = Empty -> Cache[NODE_2].State = I
rule_4531: ExGntd = false & InvSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_4532: ExGntd = false & Cache[NODE_2].State = I -> InvSet[NODE_1] = false
rule_4533: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_4534: InvSet[NODE_1] = false & CurCmd != ReqS -> Cache[NODE_1].State = I
rule_4535: CurCmd != ReqS & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_4536: ShrSet[NODE_1] = false & CurCmd != ReqS -> Cache[NODE_2].State = I
rule_4537: ExGntd = false & InvSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_4538: ExGntd = false & Cache[NODE_2].State = I -> InvSet[NODE_1] = false
rule_4539: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> ShrSet[NODE_1] = true
rule_4540: ShrSet[NODE_1] = true & ExGntd = true -> Chan1[NODE_1].Cmd != ReqE
rule_4541: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqS
rule_4542: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_4543: Cache[NODE_1].State != S & ExGntd = true -> ShrSet[NODE_2] = false
rule_4544: ExGntd = true & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_4545: InvSet[NODE_1] = false & CurCmd = ReqS -> Cache[NODE_2].State != S
rule_4546: CurCmd = ReqS & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_4547: Cache[NODE_1].State != E & ExGntd = true -> InvSet[NODE_1] = false
rule_4548: InvSet[NODE_1] = false & ExGntd = true -> Cache[NODE_1].State != E
rule_4549: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> ExGntd = false
rule_4550: ExGntd = false & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_4551: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_4552: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> ShrSet[NODE_2] = false
rule_4553: InvSet[NODE_2] = false & CurCmd = ReqE -> Cache[NODE_2].State != S
rule_4554: CurCmd = ReqE & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_4555: ExGntd = false & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd = GntS
rule_4556: ExGntd = false & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_4557: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_4558: CurCmd = Empty & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_4559: CurCmd = Empty & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_4560: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_4561: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> CurCmd != ReqS
rule_4562: ShrSet[NODE_1] = true & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_4563: ShrSet[NODE_1] = false & CurCmd != ReqS -> Cache[NODE_1].State = I
rule_4564: ShrSet[NODE_1] = false & CurCmd != ReqE -> Cache[NODE_1].State = I
rule_4565: InvSet[NODE_1] = false & CurCmd != ReqS -> Cache[NODE_2].State = I
rule_4566: Cache[NODE_2].State = I & CurCmd != ReqS -> InvSet[NODE_1] = false
rule_4567: Cache[NODE_1].State != E & CurCmd = ReqE -> InvSet[NODE_1] = false
rule_4568: InvSet[NODE_1] = false & CurCmd = ReqE -> Cache[NODE_1].State != E
rule_4569: InvSet[NODE_2] = false & CurCmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_4570: Chan2[NODE_2].Cmd != Inv & CurCmd = ReqE -> InvSet[NODE_2] = false
rule_4571: ExGntd = true & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_4572: ShrSet[NODE_1] = true & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_4573: InvSet[NODE_1] = false & CurCmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_4574: Chan2[NODE_2].Cmd != Inv & CurCmd = ReqE -> InvSet[NODE_1] = false
rule_4575: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> ShrSet[NODE_1] = true
rule_4576: ShrSet[NODE_1] = true & ExGntd = true -> Chan1[NODE_2].Cmd != ReqS
rule_4577: ExGntd = false & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_4578: Cache[NODE_1].State != S & ShrSet[NODE_1] = true -> CurCmd = Empty
rule_4579: CurCmd = Empty & ShrSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_4580: InvSet[NODE_2] = false & CurCmd != Empty -> InvSet[NODE_1] = false
rule_4581: InvSet[NODE_1] = false & CurCmd != Empty -> InvSet[NODE_2] = false
rule_4582: Cache[NODE_2].State != E & ShrSet[NODE_1] = true -> CurCmd != ReqS
rule_4583: ShrSet[NODE_1] = true & CurCmd != ReqS -> Cache[NODE_2].State != E
rule_4584: InvSet[NODE_1] = false & CurCmd != ReqE -> Cache[NODE_2].State = I
rule_4585: Cache[NODE_2].State = I & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_4586: Chan2[NODE_1].Cmd != Inv & CurCmd = ReqE -> ShrSet[NODE_1] = false
rule_4587: ShrSet[NODE_1] = false & CurCmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_4588: InvSet[NODE_1] = false & CurCmd != ReqE -> Cache[NODE_1].State = I
rule_4589: Cache[NODE_1].State = I & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_4590: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_4591: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_4592: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> ShrSet[NODE_1] = true
rule_4593: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_4594: ShrSet[NODE_2] = false & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_4595: ShrSet[NODE_1] = false & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_4596: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> ShrSet[NODE_1] = true
rule_4597: ShrSet[NODE_1] = true & ExGntd = true -> Chan1[NODE_2].Cmd != ReqS
rule_4598: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> ShrSet[NODE_1] = true
rule_4599: ShrSet[NODE_1] = true & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_4600: InvSet[NODE_1] = false & ExGntd = true -> Cache[NODE_2].State != S
rule_4601: Cache[NODE_2].State != S & ExGntd = true -> InvSet[NODE_1] = false
rule_4602: InvSet[NODE_2] = false & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_4603: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> InvSet[NODE_2] = false
rule_4604: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_4605: Cache[NODE_1].State != S & CurCmd = ReqE -> ShrSet[NODE_1] = false
rule_4606: ShrSet[NODE_1] = false & CurCmd = ReqE -> Cache[NODE_1].State != S
rule_4607: InvSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_1].Cmd = GntE
rule_4608: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_4609: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = false
rule_4610: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_4611: ShrSet[NODE_1] = true & ExGntd = true -> Chan1[NODE_2].Cmd = Empty
rule_4612: ExGntd = false & InvSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_4613: ExGntd = false & Cache[NODE_2].State = I -> InvSet[NODE_2] = false
rule_4614: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> CurCmd = Empty
rule_4615: CurCmd = Empty & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_4616: ShrSet[NODE_1] = false & CurCmd != ReqE -> Cache[NODE_2].State = I
rule_4617: Cache[NODE_2].State != E & ShrSet[NODE_1] = true -> CurCmd != ReqE
rule_4618: ShrSet[NODE_1] = true & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_4619: InvSet[NODE_1] = false & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_4620: Chan2[NODE_1].Cmd != Inv & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_4621: ExGntd = false & Cache[NODE_2].State = I -> ShrSet[NODE_2] = false
rule_4622: ExGntd = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_4623: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_4624: InvSet[NODE_2] = false & ExGntd = true -> Cache[NODE_2].State != S
rule_4625: Cache[NODE_2].State != S & ExGntd = true -> InvSet[NODE_2] = false
rule_4626: ShrSet[NODE_1] = false & CurCmd = Empty -> Cache[NODE_2].State = I
rule_4627: CurCmd = ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_4628: Chan2[NODE_1].Cmd != Inv & CurCmd = ReqE -> ShrSet[NODE_2] = false
rule_4629: InvSet[NODE_2] = false & CurCmd != ReqS -> Cache[NODE_2].State = I
rule_4630: Cache[NODE_2].State = I & CurCmd != ReqS -> InvSet[NODE_2] = false
rule_4631: Cache[NODE_1].State != S & ShrSet[NODE_1] = true -> CurCmd != ReqE
rule_4632: ShrSet[NODE_1] = true & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_4633: ExGntd = false & ShrSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_4634: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_4635: ShrSet[NODE_1] = true & ExGntd = true -> Chan1[NODE_2].Cmd = Empty
rule_4636: ExGntd = false & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd = GntS
rule_4637: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_4638: ExGntd = false & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_4639: ExGntd = false & Cache[NODE_2].State = I -> InvSet[NODE_2] = false
rule_4640: ExGntd = false & InvSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_4641: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_4642: CurCmd = ReqS & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_4643: InvSet[NODE_2] = false & CurCmd = ReqS -> Cache[NODE_2].State != S
rule_4644: Cache[NODE_1].State != S & ShrSet[NODE_1] = true -> CurCmd != ReqS
rule_4645: ShrSet[NODE_1] = true & CurCmd != ReqS -> Cache[NODE_1].State != S
rule_4646: InvSet[NODE_1] = false & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_4647: ShrSet[NODE_2] = false & CurCmd != Empty -> InvSet[NODE_1] = false
rule_4648: InvSet[NODE_1] = false & CurCmd = ReqE -> Cache[NODE_1].State != S
rule_4649: Cache[NODE_1].State != S & CurCmd = ReqE -> InvSet[NODE_1] = false
rule_4650: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> ShrSet[NODE_1] = true
rule_4651: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_4652: InvSet[NODE_2] = false & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_4653: ShrSet[NODE_1] = false & CurCmd != Empty -> InvSet[NODE_2] = false
rule_4654: InvSet[NODE_2] = false & CurCmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_4655: Chan2[NODE_1].Cmd != Inv & CurCmd = ReqE -> InvSet[NODE_2] = false
rule_4656: InvSet[NODE_1] = false & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_4657: Cache[NODE_1].State != E & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_4658: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> ShrSet[NODE_1] = true
rule_4659: ShrSet[NODE_1] = true & ExGntd = true -> Chan1[NODE_1].Cmd = Empty
rule_4660: ExGntd = false & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_4661: ExGntd = false & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_4662: InvSet[NODE_1] = false & CurCmd = ReqS -> Cache[NODE_2].State != S
rule_4663: CurCmd = ReqS & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_4664: ExGntd = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_4665: Cache[NODE_2].State != E & ExGntd = true -> ShrSet[NODE_2] = false
rule_4666: InvSet[NODE_1] = false & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_4667: ShrSet[NODE_2] = false & CurCmd != Empty -> InvSet[NODE_1] = false
rule_4668: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> ExGntd = false
rule_4669: ShrSet[NODE_1] = false & ExGntd = false -> Cache[NODE_1].State = I
rule_4670: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> CurCmd != ReqE
rule_4671: ShrSet[NODE_1] = true & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_4672: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqS
rule_4673: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_4674: InvSet[NODE_1] = false & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_4675: ShrSet[NODE_1] = false & CurCmd != Empty -> InvSet[NODE_1] = false
rule_4676: Cache[NODE_1].State != S & ShrSet[NODE_1] = true -> CurCmd != ReqS
rule_4677: ShrSet[NODE_1] = true & CurCmd != ReqS -> Cache[NODE_1].State != S
rule_4678: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_4679: InvSet[NODE_1] = false & CurCmd != ReqE -> Cache[NODE_2].State = I
rule_4680: Cache[NODE_2].State = I & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_4681: Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> CurCmd != ReqS
rule_4682: ShrSet[NODE_1] = true & CurCmd != ReqS -> Cache[NODE_2].State != S
rule_4683: Chan2[NODE_2].Cmd != Inv & CurCmd = ReqS -> ShrSet[NODE_1] = false
rule_4684: ShrSet[NODE_1] = false & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_4685: ExGntd = false & InvSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_4686: ExGntd = false & Cache[NODE_2].State = I -> InvSet[NODE_1] = false
rule_4687: CurCmd = ReqS & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
rule_4688: CurCmd = ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_4689: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_4690: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_4691: ExGntd = false & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_4692: ShrSet[NODE_1] = true & ExGntd = true -> Chan1[NODE_1].Cmd != ReqE
rule_4693: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> ShrSet[NODE_1] = true
rule_4694: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_4695: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd = GntE
rule_4696: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_4697: Chan2[NODE_2].Cmd != Inv & ExGntd = true -> InvSet[NODE_1] = false
rule_4698: InvSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_4699: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_4700: ExGntd = false & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_4701: Cache[NODE_1].State != S & CurCmd = ReqS -> ShrSet[NODE_2] = false
rule_4702: CurCmd = ReqS & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_4703: ExGntd = false & ShrSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_4704: ShrSet[NODE_1] = false & CurCmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_4705: Chan2[NODE_1].Cmd != Inv & CurCmd = ReqE -> ShrSet[NODE_1] = false
rule_4706: CurCmd = Empty & Cache[NODE_2].State = I -> ShrSet[NODE_2] = false
rule_4707: CurCmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_4708: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_4709: CurCmd = Empty & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_4710: CurCmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_4711: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> ShrSet[NODE_1] = true
rule_4712: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_4713: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> ExGntd = false
rule_4714: ShrSet[NODE_1] = false & ExGntd = false -> Cache[NODE_2].State = I
rule_4715: CurCmd = ReqE & Cache[NODE_2].State != S -> ShrSet[NODE_1] = false
rule_4716: ShrSet[NODE_1] = false & CurCmd = ReqE -> Cache[NODE_2].State != S
rule_4717: ExGntd = false & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd = GntS
rule_4718: ExGntd = false & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_4719: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_4720: CurCmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_4721: Chan2[NODE_1].Cmd != Inv & CurCmd = ReqS -> ShrSet[NODE_2] = false
rule_4722: InvSet[NODE_1] = false & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_4723: Chan2[NODE_2].Cmd != Inv & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_4724: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_4725: InvSet[NODE_1] = false & CurCmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_4726: Chan2[NODE_2].Cmd != Inv & CurCmd = ReqE -> InvSet[NODE_1] = false
rule_4727: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> ShrSet[NODE_1] = true
rule_4728: ShrSet[NODE_1] = true & ExGntd = true -> Chan1[NODE_1].Cmd != ReqE
rule_4729: ShrSet[NODE_1] = true & ExGntd = true -> Chan1[NODE_1].Cmd != ReqE
rule_4730: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> ShrSet[NODE_1] = true
rule_4731: ExGntd = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_4732: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_4733: Cache[NODE_1].State != E & CurCmd = ReqE -> ShrSet[NODE_1] = false
rule_4734: ShrSet[NODE_1] = false & CurCmd = ReqE -> Cache[NODE_1].State != E
rule_4735: Cache[NODE_1].State != E & ExGntd = true -> ShrSet[NODE_2] = false
rule_4736: ExGntd = true & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_4737: InvSet[NODE_1] = false & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_4738: Chan2[NODE_2].Cmd != Inv & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_4739: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_4740: ShrSet[NODE_1] = true & ExGntd = true -> Chan1[NODE_2].Cmd != ReqE
rule_4741: Cache[NODE_1].State != E & CurCmd = ReqS -> ShrSet[NODE_2] = false
rule_4742: CurCmd = ReqS & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_4743: InvSet[NODE_2] = false & ExGntd = true -> Cache[NODE_2].State != E
rule_4744: Cache[NODE_2].State != E & ExGntd = true -> InvSet[NODE_2] = false
rule_4745: ShrSet[NODE_1] = false & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_4746: ShrSet[NODE_1] = false & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_4747: ExGntd = false & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_4748: Chan2[NODE_2].Cmd != Inv & ExGntd = true -> ShrSet[NODE_2] = false
rule_4749: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_4750: Cache[NODE_2].State = I & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_4751: CurCmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_4752: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_4753: CurCmd = ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_4754: Cache[NODE_2].State != E & CurCmd = ReqE -> ShrSet[NODE_2] = false
rule_4755: ExGntd = false & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_4756: CurCmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_4757: Chan2[NODE_1].Cmd != GntS & CurCmd = ReqS -> ShrSet[NODE_2] = false
rule_4758: InvSet[NODE_2] = false & CurCmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_4759: Chan2[NODE_1].Cmd != Inv & CurCmd != ReqS -> InvSet[NODE_2] = false
rule_4760: Chan1[NODE_1].Cmd != ReqS & CurCmd = ReqE -> InvSet[NODE_1] = false
rule_4761: ExGntd = false & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_4762: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_4763: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_4764: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_4765: Chan2[NODE_2].Cmd != Inv & ExGntd = false -> InvSet[NODE_2] = false
rule_4766: ExGntd = false & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_4767: Chan1[NODE_1].Cmd = ReqE & CurCmd != ReqE -> ShrSet[NODE_1] = false
rule_4768: CurCmd = ReqE & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = false
rule_4769: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_2] = false -> ExGntd = false
rule_4770: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_4771: Cache[NODE_1].State != S & CurCmd = Empty -> ShrSet[NODE_2] = false
rule_4772: CurCmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_4773: Chan2[NODE_2].Cmd != Inv & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_4774: InvSet[NODE_2] = false & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_4775: InvSet[NODE_2] = false & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_4776: ExGntd = true & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_4777: CurCmd = ReqS & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_4778: InvSet[NODE_2] = false & CurCmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_4779: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> CurCmd = Empty
rule_4780: CurCmd = Empty & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = false
rule_4781: CurCmd = ReqE & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_4782: Chan2[NODE_2].Cmd = Empty & CurCmd = ReqE -> ShrSet[NODE_1] = false
rule_4783: ShrSet[NODE_1] = false & CurCmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_4784: Chan1[NODE_1].Cmd = ReqS & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_4785: Chan2[NODE_2].Cmd != Inv & ExGntd = false -> ShrSet[NODE_2] = false
rule_4786: ExGntd = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_4787: CurCmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_2].State = I
rule_4788: CurCmd = Empty & Cache[NODE_2].State = I -> Cache[NODE_1].State = I
rule_4789: Chan1[NODE_1].Cmd = ReqS & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_4790: Chan2[NODE_2].Cmd != Inv & ExGntd = true -> Cache[NODE_2].State = I
rule_4791: Cache[NODE_2].State = I & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_4792: ShrSet[NODE_1] = false & CurCmd != ReqS -> Cache[NODE_1].State != S
rule_4793: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> CurCmd != ReqS
rule_4794: ShrSet[NODE_1] = true & CurCmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_4795: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = true -> CurCmd = Empty
rule_4796: CurCmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_4797: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> ExGntd = false
rule_4798: ExGntd = false & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_4799: Chan2[NODE_2].Cmd != Inv & CurCmd = Empty -> ShrSet[NODE_2] = false
rule_4800: CurCmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_4801: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> CurCmd != ReqE
rule_4802: ShrSet[NODE_1] = true & CurCmd != ReqE -> Chan1[NODE_2].Cmd = Empty
rule_4803: CurCmd != ReqE & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_4804: ExGntd = false & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_4805: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_4806: ExGntd = false & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_4807: ExGntd = false & Cache[NODE_2].State != E -> InvSet[NODE_1] = false
rule_4808: CurCmd = ReqS & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_4809: InvSet[NODE_1] = false & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_4810: Chan2[NODE_1].Cmd != Inv & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_4811: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = true -> CurCmd != ReqE
rule_4812: ShrSet[NODE_1] = true & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_4813: InvSet[NODE_1] = false & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_4814: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> InvSet[NODE_1] = false
rule_4815: CurCmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_4816: Chan2[NODE_2].Cmd != GntE & CurCmd = ReqS -> ShrSet[NODE_2] = false
rule_4817: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> CurCmd != ReqS
rule_4818: ShrSet[NODE_1] = false & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_4819: Chan2[NODE_1].Cmd != GntS & CurCmd = ReqS -> ShrSet[NODE_1] = false
rule_4820: InvSet[NODE_2] = false & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_4821: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> InvSet[NODE_2] = false
rule_4822: CurCmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_4823: Chan1[NODE_1].Cmd = ReqS & CurCmd != ReqE -> ShrSet[NODE_1] = false
rule_4824: Chan2[NODE_2].Cmd != GntS & CurCmd = ReqE -> ShrSet[NODE_1] = false
rule_4825: ShrSet[NODE_1] = false & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_4826: Cache[NODE_1].State != E & ExGntd = false -> InvSet[NODE_1] = false
rule_4827: ExGntd = false & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_4828: ExGntd = true & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_4829: InvSet[NODE_2] = false & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_4830: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> CurCmd = Empty
rule_4831: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_4832: ExGntd = false & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_4833: InvSet[NODE_1] = false & CurCmd != Empty -> Cache[NODE_1].State = I
rule_4834: Cache[NODE_1].State = I & CurCmd != Empty -> InvSet[NODE_1] = false
rule_4835: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_4836: ExGntd = false & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = false
rule_4837: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_4838: ExGntd = true & ShrSet[NODE_2] = false -> Chan1[NODE_2].Cmd != ReqE
rule_4839: Cache[NODE_1].State != E & ExGntd = false -> ShrSet[NODE_2] = false
rule_4840: ExGntd = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_4841: Cache[NODE_1].State != S & CurCmd = Empty -> InvSet[NODE_2] = false
rule_4842: InvSet[NODE_2] = false & CurCmd = Empty -> Cache[NODE_1].State != S
rule_4843: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_1].Cmd != Empty
rule_4844: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> ShrSet[NODE_1] = true
rule_4845: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqE
rule_4846: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_4847: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_2] = false -> ExGntd = false
rule_4848: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_4849: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State = I
rule_4850: InvSet[NODE_2] = false & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_4851: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> InvSet[NODE_2] = false
rule_4852: Cache[NODE_1].State != S & CurCmd = ReqE -> Cache[NODE_2].State = I
rule_4853: Cache[NODE_2].State = I & CurCmd = ReqE -> Cache[NODE_1].State != S
rule_4854: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> CurCmd = Empty
rule_4855: CurCmd = Empty & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd = Empty
rule_4856: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqE
rule_4857: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_4858: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> ShrSet[NODE_2] = false
rule_4859: ExGntd = true & ShrSet[NODE_2] = false -> Chan1[NODE_1].Cmd = Empty
rule_4860: ExGntd = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_4861: Cache[NODE_2].State = I & CurCmd = ReqE -> Cache[NODE_2].State != E
rule_4862: Cache[NODE_2].State != E & CurCmd = ReqE -> Cache[NODE_2].State = I
rule_4863: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_4864: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_4865: Chan1[NODE_1].Cmd = ReqE & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_4866: Cache[NODE_1].State != E & CurCmd != ReqS -> InvSet[NODE_2] = false
rule_4867: InvSet[NODE_2] = false & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_4868: Chan2[NODE_2].Cmd != Inv & ExGntd = true -> Cache[NODE_2].State = I
rule_4869: Cache[NODE_2].State = I & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_4870: ExGntd = false & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_4871: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_4872: CurCmd = ReqE & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_4873: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_4874: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_4875: ShrSet[NODE_1] = false & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_4876: Chan2[NODE_1].Cmd != GntS & CurCmd = ReqS -> ShrSet[NODE_1] = false
rule_4877: Cache[NODE_1].State != E & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_4878: InvSet[NODE_2] = false & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_4879: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_4880: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_4881: InvSet[NODE_1] = false & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_4882: Chan2[NODE_2].Cmd != Inv & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_4883: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> ExGntd = false
rule_4884: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_4885: InvSet[NODE_1] = false & CurCmd != ReqS -> Cache[NODE_1].State != S
rule_4886: Cache[NODE_1].State != S & CurCmd != ReqS -> InvSet[NODE_1] = false
rule_4887: Cache[NODE_2].State = I & ExGntd = true -> Cache[NODE_2].State != E
rule_4888: Cache[NODE_2].State != E & ExGntd = true -> Cache[NODE_2].State = I
rule_4889: CurCmd = ReqE & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = false
rule_4890: ExGntd = false & Cache[NODE_1].State = I -> Cache[NODE_2].State = I
rule_4891: ExGntd = false & Cache[NODE_2].State = I -> Cache[NODE_1].State = I
rule_4892: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_4893: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_2] = false -> ExGntd = false
rule_4894: InvSet[NODE_1] = false & CurCmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_4895: Chan2[NODE_2].Cmd = Empty & CurCmd = ReqE -> InvSet[NODE_1] = false
rule_4896: Chan1[NODE_1].Cmd = ReqE & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_4897: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqS
rule_4898: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_4899: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqE
rule_4900: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_4901: ExGntd = false & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_4902: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_4903: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> CurCmd = Empty
rule_4904: CurCmd = Empty & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = false
rule_4905: CurCmd = ReqE & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_4906: Chan2[NODE_2].Cmd = Empty & CurCmd = ReqE -> ShrSet[NODE_2] = false
rule_4907: CurCmd = ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_4908: CurCmd = ReqE & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_4909: Cache[NODE_1].State != E & ExGntd = false -> ShrSet[NODE_2] = false
rule_4910: ExGntd = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_4911: ShrSet[NODE_1] = false & CurCmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_4912: Chan3[NODE_1].Cmd = Empty & CurCmd = ReqE -> ShrSet[NODE_1] = false
rule_4913: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_4914: ExGntd = false & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = false
rule_4915: Cache[NODE_1].State != E & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_4916: CurCmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_4917: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqE
rule_4918: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = false
rule_4919: InvSet[NODE_2] = false & ExGntd = true -> Chan1[NODE_2].Cmd != ReqS
rule_4920: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> InvSet[NODE_2] = false
rule_4921: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_4922: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_2] = false -> ExGntd = false
rule_4923: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_4924: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> ExGntd = false
rule_4925: ExGntd = false & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_4926: ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> ExGntd = false
rule_4927: ShrSet[NODE_1] = false & ExGntd = false -> Cache[NODE_2].State != E
rule_4928: Chan1[NODE_1].Cmd = ReqE & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_4929: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_4930: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_4931: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> CurCmd = Empty
rule_4932: CurCmd = Empty & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_4933: ExGntd = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_4934: Chan2[NODE_2].Cmd != Inv & ExGntd = false -> InvSet[NODE_1] = false
rule_4935: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_4936: ExGntd = false & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = false
rule_4937: CurCmd != ReqE & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_4938: Chan1[NODE_1].Cmd != ReqS & CurCmd = ReqS -> ShrSet[NODE_1] = false
rule_4939: InvSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_4940: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> InvSet[NODE_1] = false
rule_4941: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> CurCmd = Empty
rule_4942: CurCmd = Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = false
rule_4943: CurCmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_4944: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> CurCmd = Empty
rule_4945: CurCmd = Empty & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_4946: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_4947: ShrSet[NODE_1] = true & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_4948: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = true -> CurCmd != ReqE
rule_4949: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_2] = false -> ExGntd = false
rule_4950: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_4951: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_4952: CurCmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_4953: CurCmd = ReqS & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_4954: ExGntd = false & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_4955: Cache[NODE_1].State != S & ExGntd = true -> Cache[NODE_2].State = I
rule_4956: Cache[NODE_2].State = I & ExGntd = true -> Cache[NODE_1].State != S
rule_4957: InvSet[NODE_1] = false & ExGntd = true -> Chan1[NODE_1].Cmd != ReqE
rule_4958: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> InvSet[NODE_1] = false
rule_4959: ExGntd = false & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_4960: ShrSet[NODE_1] = false & CurCmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_4961: InvSet[NODE_1] = false & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_4962: ExGntd = true & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_4963: CurCmd = ReqS & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_4964: CurCmd = ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_4965: Chan3[NODE_1].Cmd = Empty & CurCmd = ReqS -> ShrSet[NODE_1] = false
rule_4966: ShrSet[NODE_1] = false & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_4967: Chan1[NODE_1].Cmd = Empty & CurCmd = ReqE -> ShrSet[NODE_2] = false
rule_4968: CurCmd = ReqE & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = false
rule_4969: ShrSet[NODE_1] = true & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_4970: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = true -> CurCmd != ReqS
rule_4971: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> CurCmd != ReqS
rule_4972: ShrSet[NODE_1] = true & CurCmd != ReqS -> Chan1[NODE_1].Cmd = Empty
rule_4973: Chan2[NODE_2].Cmd = Empty & CurCmd = ReqS -> InvSet[NODE_2] = false
rule_4974: InvSet[NODE_2] = false & CurCmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_4975: Cache[NODE_1].State = I & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_4976: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Cache[NODE_1].State = I
rule_4977: Chan2[NODE_2].Cmd != GntS & CurCmd = ReqE -> InvSet[NODE_2] = false
rule_4978: InvSet[NODE_2] = false & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_4979: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State = I
rule_4980: Chan2[NODE_2].Cmd = Empty & CurCmd = ReqS -> ShrSet[NODE_2] = false
rule_4981: CurCmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_4982: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_4983: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_4984: Cache[NODE_1].State != S & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_4985: CurCmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_4986: InvSet[NODE_2] = false & CurCmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_4987: Chan2[NODE_2].Cmd != Inv & CurCmd != ReqS -> InvSet[NODE_2] = false
rule_4988: ExGntd = false & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqS
rule_4989: Cache[NODE_1].State != S & CurCmd = ReqS -> Cache[NODE_1].State = I
rule_4990: CurCmd = ReqS & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_4991: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State = I
rule_4992: CurCmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_4993: CurCmd = ReqS & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = false
rule_4994: CurCmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_4995: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> CurCmd != ReqS
rule_4996: ShrSet[NODE_1] = true & CurCmd != ReqS -> Chan1[NODE_2].Cmd = Empty
rule_4997: Cache[NODE_1].State != E & ExGntd = false -> ShrSet[NODE_2] = false
rule_4998: ExGntd = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_4999: CurCmd = ReqE & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_5000: InvSet[NODE_1] = false & CurCmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_5001: Cache[NODE_1].State = I & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_5002: Chan2[NODE_2].Cmd != Inv & ExGntd = true -> Cache[NODE_1].State = I
rule_5003: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> CurCmd = Empty
rule_5004: CurCmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_5005: Cache[NODE_1].State != E & ExGntd = false -> InvSet[NODE_2] = false
rule_5006: ExGntd = false & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_5007: ShrSet[NODE_1] = false & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_5008: Chan2[NODE_2].Cmd != GntE & CurCmd = ReqS -> ShrSet[NODE_1] = false
rule_5009: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_5010: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> ShrSet[NODE_2] = false
rule_5011: ExGntd = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_5012: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqS
rule_5013: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = false
rule_5014: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> ExGntd = false
rule_5015: ShrSet[NODE_1] = false & ExGntd = false -> Cache[NODE_1].State != S
rule_5016: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> CurCmd != ReqE
rule_5017: ShrSet[NODE_1] = true & CurCmd != ReqE -> Chan1[NODE_1].Cmd != ReqE
rule_5018: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqS
rule_5019: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_5020: InvSet[NODE_2] = false & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_5021: Chan3[NODE_1].Cmd = Empty & CurCmd = ReqS -> InvSet[NODE_2] = false
rule_5022: InvSet[NODE_1] = false & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_5023: Chan2[NODE_2].Cmd != GntE & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_5024: ShrSet[NODE_1] = false & CurCmd != ReqS -> Cache[NODE_2].State != E
rule_5025: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_5026: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_5027: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_5028: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_5029: Chan1[NODE_1].Cmd != ReqS & CurCmd = ReqE -> ShrSet[NODE_1] = false
rule_5030: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> ShrSet[NODE_2] = false
rule_5031: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_5032: CurCmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_5033: Chan2[NODE_1].Cmd != Inv & CurCmd != ReqS -> ShrSet[NODE_2] = false
rule_5034: CurCmd = ReqS & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_5035: ShrSet[NODE_1] = false & CurCmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_5036: CurCmd = ReqE & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_5037: CurCmd = ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_5038: ExGntd = false & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqE
rule_5039: InvSet[NODE_1] = false & ExGntd = true -> Chan1[NODE_1].Cmd != ReqE
rule_5040: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> InvSet[NODE_1] = false
rule_5041: ShrSet[NODE_1] = false & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_5042: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_5043: ExGntd = false & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = false
rule_5044: InvSet[NODE_2] = false & CurCmd != ReqS -> Cache[NODE_2].State != E
rule_5045: Cache[NODE_2].State != E & CurCmd != ReqS -> InvSet[NODE_2] = false
rule_5046: ExGntd = false & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
rule_5047: ExGntd = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_5048: InvSet[NODE_2] = false & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_5049: CurCmd = ReqS & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_5050: ExGntd = false & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqE
rule_5051: Chan2[NODE_2].Cmd != Inv & CurCmd = ReqE -> Cache[NODE_1].State = I
rule_5052: CurCmd = ReqE & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
rule_5053: Chan2[NODE_2].Cmd = Empty & CurCmd = ReqS -> ShrSet[NODE_1] = false
rule_5054: ShrSet[NODE_1] = false & CurCmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_5055: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_5056: Chan1[NODE_1].Cmd = ReqE & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_5057: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> ExGntd = false
rule_5058: ShrSet[NODE_1] = false & ExGntd = false -> Cache[NODE_2].State != S
rule_5059: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> CurCmd != ReqE
rule_5060: ShrSet[NODE_1] = true & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_5061: Cache[NODE_2].State != E & ShrSet[NODE_1] = false -> ExGntd = false
rule_5062: ExGntd = false & ShrSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_5063: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> CurCmd = Empty
rule_5064: CurCmd = Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_5065: CurCmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_5066: InvSet[NODE_1] = false & ExGntd = true -> Chan1[NODE_2].Cmd = Empty
rule_5067: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_5068: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> CurCmd = Empty
rule_5069: CurCmd = Empty & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqS
rule_5070: ExGntd = false & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqE
rule_5071: InvSet[NODE_2] = false & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_5072: Chan2[NODE_1].Cmd != Inv & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_5073: Chan2[NODE_2].Cmd != Inv & ExGntd = false -> InvSet[NODE_2] = false
rule_5074: ExGntd = false & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_5075: CurCmd = ReqE & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_5076: CurCmd = ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_5077: CurCmd = Empty & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_5078: CurCmd = Empty & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_5079: Chan2[NODE_2].Cmd = Empty & CurCmd = ReqE -> ShrSet[NODE_2] = false
rule_5080: CurCmd = ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_5081: Chan1[NODE_1].Cmd != ReqS & CurCmd = ReqE -> ShrSet[NODE_2] = false
rule_5082: Cache[NODE_2].State = I & ExGntd = true -> Cache[NODE_2].State != E
rule_5083: Cache[NODE_2].State != E & ExGntd = true -> Cache[NODE_2].State = I
rule_5084: ExGntd = false & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_5085: ExGntd = false & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_5086: Chan2[NODE_2].Cmd != GntS & CurCmd = ReqS -> ShrSet[NODE_1] = false
rule_5087: ShrSet[NODE_1] = false & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_5088: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> CurCmd != ReqE
rule_5089: ShrSet[NODE_1] = true & CurCmd != ReqE -> Chan1[NODE_1].Cmd = Empty
rule_5090: CurCmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_5091: Chan2[NODE_1].Cmd != Inv & CurCmd = Empty -> InvSet[NODE_1] = false
rule_5092: CurCmd = ReqS & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = false
rule_5093: ShrSet[NODE_1] = false & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_5094: CurCmd != ReqE & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_5095: Cache[NODE_1].State != E & CurCmd = Empty -> ShrSet[NODE_2] = false
rule_5096: CurCmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_5097: InvSet[NODE_1] = false & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_5098: Chan2[NODE_2].Cmd != GntE & CurCmd = ReqE -> InvSet[NODE_1] = false
rule_5099: Cache[NODE_1].State != E & CurCmd = ReqE -> Cache[NODE_1].State = I
rule_5100: CurCmd = ReqE & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_5101: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> CurCmd = Empty
rule_5102: CurCmd = Empty & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_5103: Chan2[NODE_2].Cmd = Empty & CurCmd = ReqE -> ShrSet[NODE_1] = false
rule_5104: ShrSet[NODE_1] = false & CurCmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_5105: Chan1[NODE_1].Cmd = Empty & CurCmd = ReqE -> ShrSet[NODE_1] = false
rule_5106: CurCmd = ReqS & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_5107: CurCmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_5108: InvSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_5109: Chan2[NODE_2].Cmd != Inv & CurCmd = Empty -> InvSet[NODE_2] = false
rule_5110: Cache[NODE_1].State != E & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_5111: InvSet[NODE_2] = false & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_5112: InvSet[NODE_1] = false & CurCmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_5113: Chan2[NODE_2].Cmd = Empty & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_5114: CurCmd != ReqE & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_5115: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_5116: ExGntd = false & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_5117: Cache[NODE_1].State = I & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_5118: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Cache[NODE_1].State = I
rule_5119: CurCmd = ReqE & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_5120: CurCmd = ReqS & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = false
rule_5121: Chan2[NODE_2].Cmd != Inv & CurCmd = Empty -> InvSet[NODE_1] = false
rule_5122: CurCmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_5123: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_1].Cmd != Empty
rule_5124: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> ShrSet[NODE_1] = true
rule_5125: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqE
rule_5126: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_5127: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_5128: InvSet[NODE_2] = false & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_5129: CurCmd = ReqS & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_5130: ShrSet[NODE_1] = false & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_5131: CurCmd = ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_5132: Chan2[NODE_1].Cmd != GntS & CurCmd = ReqE -> ShrSet[NODE_2] = false
rule_5133: CurCmd = ReqE & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = false
rule_5134: ShrSet[NODE_1] = false & CurCmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_5135: Chan2[NODE_2].Cmd != GntS & CurCmd = ReqS -> InvSet[NODE_2] = false
rule_5136: InvSet[NODE_2] = false & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_5137: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_5138: InvSet[NODE_2] = false & ExGntd = true -> Chan1[NODE_2].Cmd = Empty
rule_5139: Chan1[NODE_1].Cmd = ReqE & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_5140: CurCmd = ReqE & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_5141: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_5142: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_5143: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_5144: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_5145: CurCmd = ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_5146: Chan3[NODE_1].Cmd = Empty & CurCmd = ReqE -> ShrSet[NODE_2] = false
rule_5147: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqS
rule_5148: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_5149: InvSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_5150: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> InvSet[NODE_1] = false
rule_5151: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_5152: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_5153: Chan1[NODE_1].Cmd = ReqS & CurCmd != ReqE -> ShrSet[NODE_1] = false
rule_5154: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> InvSet[NODE_2] = false
rule_5155: InvSet[NODE_2] = false & ExGntd = true -> Chan1[NODE_1].Cmd = Empty
rule_5156: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_5157: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_5158: ExGntd = false & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_5159: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_5160: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> CurCmd != ReqE
rule_5161: ShrSet[NODE_1] = true & CurCmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_5162: Cache[NODE_2].State = I & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_5163: Chan2[NODE_1].Cmd != Inv & CurCmd = ReqS -> Cache[NODE_2].State = I
rule_5164: InvSet[NODE_1] = false & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_5165: Chan2[NODE_1].Cmd != GntS & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_5166: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqE
rule_5167: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = false
rule_5168: ExGntd = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_5169: ExGntd = false & Cache[NODE_2].State != E -> ShrSet[NODE_2] = false
rule_5170: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqS
rule_5171: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_5172: InvSet[NODE_1] = false & ExGntd = true -> Chan1[NODE_1].Cmd != ReqS
rule_5173: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> InvSet[NODE_1] = false
rule_5174: CurCmd = ReqS & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_1] = false
rule_5175: ShrSet[NODE_1] = false & CurCmd = Empty -> Cache[NODE_1].State != S
rule_5176: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_2] = false -> ExGntd = false
rule_5177: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_5178: InvSet[NODE_2] = false & CurCmd != Empty -> Cache[NODE_1].State = I
rule_5179: Cache[NODE_1].State = I & CurCmd != Empty -> InvSet[NODE_2] = false
rule_5180: InvSet[NODE_1] = false & ExGntd = true -> Chan1[NODE_1].Cmd = Empty
rule_5181: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> InvSet[NODE_1] = false
rule_5182: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_5183: InvSet[NODE_1] = false & ExGntd = true -> Chan1[NODE_2].Cmd = Empty
rule_5184: Chan2[NODE_2].Cmd != Inv & ExGntd = false -> ShrSet[NODE_2] = false
rule_5185: ExGntd = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_5186: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_5187: ExGntd = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_5188: Chan2[NODE_2].Cmd != Inv & ExGntd = false -> InvSet[NODE_1] = false
rule_5189: InvSet[NODE_1] = false & ExGntd = true -> Chan1[NODE_2].Cmd != ReqS
rule_5190: ExGntd = true & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_5191: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_5192: ExGntd = false & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = false
rule_5193: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqS
rule_5194: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = false
rule_5195: Chan1[NODE_1].Cmd != ReqS & CurCmd = ReqE -> ShrSet[NODE_1] = false
rule_5196: CurCmd = ReqE & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_5197: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> CurCmd != ReqE
rule_5198: ShrSet[NODE_1] = true & CurCmd != ReqE -> Chan1[NODE_2].Cmd = Empty
rule_5199: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> CurCmd != ReqE
rule_5200: ShrSet[NODE_1] = true & CurCmd != ReqE -> Chan1[NODE_2].Cmd != ReqE
rule_5201: CurCmd != ReqS & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_5202: InvSet[NODE_1] = false & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_5203: CurCmd = ReqS & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_5204: ExGntd = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_5205: Chan2[NODE_2].Cmd != Inv & ExGntd = false -> InvSet[NODE_1] = false
rule_5206: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqS
rule_5207: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_5208: Cache[NODE_2].State = I & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_5209: ShrSet[NODE_2] = false & CurCmd != Empty -> Cache[NODE_2].State = I
rule_5210: InvSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_5211: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> InvSet[NODE_1] = false
rule_5212: ExGntd = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_5213: CurCmd = ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_5214: Chan2[NODE_2].Cmd != GntE & CurCmd = ReqE -> ShrSet[NODE_2] = false
rule_5215: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_5216: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_5217: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_2] = false -> ExGntd = false
rule_5218: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_5219: Cache[NODE_2].State = I & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_5220: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Cache[NODE_2].State = I
rule_5221: Cache[NODE_1].State != S & ExGntd = true -> Cache[NODE_2].State = I
rule_5222: Cache[NODE_2].State = I & ExGntd = true -> Cache[NODE_1].State != S
rule_5223: ExGntd = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_5224: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> ShrSet[NODE_2] = false
rule_5225: CurCmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_5226: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = true -> CurCmd = Empty
rule_5227: InvSet[NODE_2] = false & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_5228: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> InvSet[NODE_2] = false
rule_5229: Cache[NODE_1].State != E & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_5230: InvSet[NODE_1] = false & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_5231: ShrSet[NODE_1] = false & CurCmd = Empty -> Cache[NODE_2].State != S
rule_5232: CurCmd = ReqE & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_5233: ShrSet[NODE_1] = false & CurCmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_5234: Chan1[NODE_1].Cmd = Empty & CurCmd = ReqS -> InvSet[NODE_2] = false
rule_5235: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_5236: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_5237: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_5238: Cache[NODE_1].State = I & ExGntd = true -> Cache[NODE_2].State != E
rule_5239: Cache[NODE_2].State != E & ExGntd = true -> Cache[NODE_1].State = I
rule_5240: ExGntd = true & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_5241: InvSet[NODE_2] = false & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_5242: InvSet[NODE_2] = false & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_5243: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> InvSet[NODE_2] = false
rule_5244: InvSet[NODE_2] = false & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_5245: Chan2[NODE_2].Cmd != GntE & CurCmd = ReqE -> InvSet[NODE_2] = false
rule_5246: Cache[NODE_2].State = I & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_5247: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Cache[NODE_2].State = I
rule_5248: Cache[NODE_1].State != E & ExGntd = true -> Cache[NODE_2].State = I
rule_5249: Cache[NODE_2].State = I & ExGntd = true -> Cache[NODE_1].State != E
rule_5250: Cache[NODE_1].State != S & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_5251: CurCmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_5252: ExGntd = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_5253: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> InvSet[NODE_2] = false
rule_5254: CurCmd = ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_5255: Chan3[NODE_1].Cmd = Empty & CurCmd = ReqS -> ShrSet[NODE_2] = false
rule_5256: InvSet[NODE_1] = false & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_5257: Chan3[NODE_1].Cmd = Empty & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_5258: InvSet[NODE_1] = false & ExGntd = true -> Chan1[NODE_1].Cmd = Empty
rule_5259: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> InvSet[NODE_1] = false
rule_5260: Cache[NODE_2].State = I & ExGntd = true -> Chan2[NODE_1].Cmd = GntE
rule_5261: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_5262: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_5263: ExGntd = false & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_5264: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> ExGntd = false
rule_5265: ShrSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_5266: InvSet[NODE_2] = false & ExGntd = true -> Chan1[NODE_1].Cmd = Empty
rule_5267: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> InvSet[NODE_2] = false
rule_5268: CurCmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_5269: Chan2[NODE_1].Cmd != Inv & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_5270: InvSet[NODE_1] = false & ExGntd = true -> Chan1[NODE_2].Cmd != ReqE
rule_5271: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_5272: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_5273: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> CurCmd != ReqS
rule_5274: ShrSet[NODE_1] = true & CurCmd != ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_5275: CurCmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_5276: ShrSet[NODE_1] = false & CurCmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_5277: InvSet[NODE_1] = false & ExGntd = true -> Chan1[NODE_2].Cmd != ReqS
rule_5278: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> InvSet[NODE_1] = false
rule_5279: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_5280: InvSet[NODE_2] = false & ExGntd = true -> Chan1[NODE_2].Cmd != ReqE
rule_5281: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_5282: Cache[NODE_1].State != E & ExGntd = true -> Cache[NODE_1].State = I
rule_5283: Cache[NODE_1].State = I & ExGntd = true -> Cache[NODE_1].State != E
rule_5284: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State = I
rule_5285: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_5286: ExGntd = true & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_5287: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> ShrSet[NODE_2] = false
rule_5288: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_5289: ExGntd = false & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_5290: ExGntd = false & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_5291: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> CurCmd != ReqS
rule_5292: InvSet[NODE_1] = false & CurCmd != ReqS -> Cache[NODE_2].State != S
rule_5293: Cache[NODE_2].State != S & CurCmd != ReqS -> InvSet[NODE_1] = false
rule_5294: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = true -> CurCmd = Empty
rule_5295: CurCmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_5296: Cache[NODE_1].State = I & ExGntd = true -> Cache[NODE_1].State != S
rule_5297: Cache[NODE_1].State != S & ExGntd = true -> Cache[NODE_1].State = I
rule_5298: Cache[NODE_1].State != E & CurCmd != ReqS -> ShrSet[NODE_2] = false
rule_5299: CurCmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_5300: ExGntd = false & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_5301: Cache[NODE_1].State != S & ExGntd = false -> InvSet[NODE_2] = false
rule_5302: InvSet[NODE_2] = false & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_5303: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> InvSet[NODE_2] = false
rule_5304: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_5305: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_5306: InvSet[NODE_2] = false & ExGntd = true -> Chan1[NODE_2].Cmd != ReqE
rule_5307: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_5308: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> ExGntd = false
rule_5309: ShrSet[NODE_1] = false & ExGntd = false -> Cache[NODE_2].State != S
rule_5310: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> ShrSet[NODE_2] = false
rule_5311: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_5312: Chan2[NODE_2].Cmd != Inv & ExGntd = false -> InvSet[NODE_1] = false
rule_5313: ExGntd = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_5314: InvSet[NODE_1] = false & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_5315: CurCmd = ReqS & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_5316: CurCmd = ReqS & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_5317: Chan2[NODE_1].Cmd != Inv & CurCmd = ReqS -> Cache[NODE_1].State = I
rule_5318: InvSet[NODE_2] = false & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_5319: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> InvSet[NODE_2] = false
rule_5320: ExGntd = false & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
rule_5321: ExGntd = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_5322: InvSet[NODE_2] = false & CurCmd = Empty -> Cache[NODE_2].State != S
rule_5323: CurCmd = Empty & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_5324: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> CurCmd = Empty
rule_5325: CurCmd = Empty & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd = Empty
rule_5326: InvSet[NODE_2] = false & ExGntd = true -> Chan1[NODE_1].Cmd != ReqS
rule_5327: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> InvSet[NODE_2] = false
rule_5328: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State = I
rule_5329: ExGntd = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_5330: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> ExGntd = false
rule_5331: ExGntd = true & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_5332: ExGntd = true & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_5333: CurCmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_5334: CurCmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_5335: Cache[NODE_2].State != E & CurCmd != ReqS -> ShrSet[NODE_2] = false
rule_5336: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> ExGntd = false
rule_5337: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_5338: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_5339: Cache[NODE_1].State != E & ExGntd = false -> InvSet[NODE_2] = false
rule_5340: ExGntd = false & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_5341: InvSet[NODE_1] = false & CurCmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_5342: CurCmd = ReqS & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_5343: ExGntd = true & ShrSet[NODE_2] = false -> Chan1[NODE_1].Cmd = Empty
rule_5344: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> ShrSet[NODE_2] = false
rule_5345: Cache[NODE_1].State != E & CurCmd = Empty -> InvSet[NODE_1] = false
rule_5346: CurCmd = Empty & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_5347: Chan1[NODE_1].Cmd = Empty & CurCmd = ReqE -> ShrSet[NODE_2] = false
rule_5348: Cache[NODE_1].State != S & CurCmd != ReqS -> ShrSet[NODE_2] = false
rule_5349: CurCmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_5350: CurCmd = ReqS & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = false
rule_5351: ShrSet[NODE_1] = false & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_5352: Chan1[NODE_1].Cmd != ReqS & CurCmd = ReqE -> InvSet[NODE_1] = false
rule_5353: Cache[NODE_1].State = I & ExGntd = true -> Cache[NODE_2].State != E
rule_5354: Cache[NODE_2].State != E & ExGntd = true -> Cache[NODE_1].State = I
rule_5355: Cache[NODE_1].State != E & CurCmd != ReqS -> InvSet[NODE_2] = false
rule_5356: InvSet[NODE_2] = false & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_5357: Cache[NODE_1].State != E & ExGntd = false -> InvSet[NODE_1] = false
rule_5358: ExGntd = false & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_5359: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> CurCmd = Empty
rule_5360: CurCmd = Empty & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqE
rule_5361: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_5362: Chan1[NODE_1].Cmd != ReqS & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_5363: InvSet[NODE_1] = false & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_5364: Cache[NODE_2].State != S & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_5365: CurCmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_5366: Chan2[NODE_1].Cmd != Inv & CurCmd = Empty -> ShrSet[NODE_2] = false
rule_5367: CurCmd = ReqS & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = false
rule_5368: InvSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_5369: Chan2[NODE_1].Cmd != Inv & CurCmd = Empty -> InvSet[NODE_2] = false
rule_5370: InvSet[NODE_1] = false & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_5371: Cache[NODE_1].State != S & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_5372: ExGntd = false & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_5373: Cache[NODE_2].State != E & ExGntd = false -> InvSet[NODE_1] = false
rule_5374: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> CurCmd != ReqE
rule_5375: ShrSet[NODE_1] = true & CurCmd != ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_5376: CurCmd = ReqE & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_1] = false
rule_5377: ShrSet[NODE_1] = false & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_5378: CurCmd = ReqE & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_5379: InvSet[NODE_2] = false & CurCmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_5380: Chan2[NODE_2].Cmd != Inv & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_5381: CurCmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_5382: ExGntd = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_5383: ExGntd = false & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_5384: ExGntd = false & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_5385: CurCmd = ReqE & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_5386: InvSet[NODE_2] = false & CurCmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_5387: ExGntd = false & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_5388: Chan2[NODE_2].Cmd != Inv & ExGntd = true -> Cache[NODE_1].State = I
rule_5389: Cache[NODE_1].State = I & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_5390: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> CurCmd != ReqE
rule_5391: ShrSet[NODE_1] = true & CurCmd != ReqE -> Chan1[NODE_1].Cmd = Empty
rule_5392: ExGntd = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_5393: CurCmd = Empty & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_5394: Cache[NODE_2].State != E & CurCmd = Empty -> InvSet[NODE_1] = false
rule_5395: InvSet[NODE_2] = false & CurCmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_5396: CurCmd = ReqS & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_5397: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> ExGntd = false
rule_5398: ExGntd = false & ShrSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_5399: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> CurCmd = Empty
rule_5400: CurCmd = Empty & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd = Empty
rule_5401: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_5402: ExGntd = false & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_5403: CurCmd != ReqS & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_5404: ExGntd = true & ShrSet[NODE_2] = false -> Chan1[NODE_1].Cmd != ReqE
rule_5405: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> ShrSet[NODE_2] = false
rule_5406: ShrSet[NODE_1] = false & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_5407: ShrSet[NODE_2] = false & CurCmd != Empty -> Cache[NODE_2].State = I
rule_5408: Cache[NODE_2].State = I & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_5409: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqE
rule_5410: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_5411: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_5412: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_5413: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_5414: Cache[NODE_1].State = I & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_5415: ShrSet[NODE_2] = false & CurCmd != Empty -> Cache[NODE_1].State = I
rule_5416: InvSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_5417: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> InvSet[NODE_1] = false
rule_5418: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_5419: InvSet[NODE_2] = false & ExGntd = true -> Chan1[NODE_2].Cmd = Empty
rule_5420: InvSet[NODE_2] = false & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_5421: Chan2[NODE_2].Cmd != GntE & CurCmd = ReqE -> InvSet[NODE_2] = false
rule_5422: CurCmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_5423: Cache[NODE_2].State != E & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_5424: ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> ExGntd = false
rule_5425: ShrSet[NODE_1] = false & ExGntd = false -> Cache[NODE_2].State != E
rule_5426: InvSet[NODE_1] = false & CurCmd != ReqS -> Cache[NODE_1].State != S
rule_5427: Cache[NODE_1].State != S & CurCmd != ReqS -> InvSet[NODE_1] = false
rule_5428: InvSet[NODE_1] = false & ExGntd = true -> Chan1[NODE_2].Cmd = Empty
rule_5429: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_5430: CurCmd = ReqE & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_5431: CurCmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_5432: Chan2[NODE_1].Cmd != Inv & CurCmd = Empty -> ShrSet[NODE_2] = false
rule_5433: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_5434: InvSet[NODE_1] = false & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_5435: Chan2[NODE_1].Cmd != GntS & CurCmd = ReqE -> InvSet[NODE_1] = false
rule_5436: Chan2[NODE_2].Cmd != GntS & CurCmd = ReqS -> ShrSet[NODE_2] = false
rule_5437: CurCmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_5438: InvSet[NODE_1] = false & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_5439: CurCmd = ReqE & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_5440: Chan1[NODE_1].Cmd = Empty & CurCmd = ReqS -> ShrSet[NODE_1] = false
rule_5441: CurCmd != ReqE & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_5442: CurCmd = ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_5443: CurCmd = ReqE & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_5444: Cache[NODE_2].State != S & CurCmd != ReqS -> InvSet[NODE_2] = false
rule_5445: InvSet[NODE_2] = false & CurCmd != ReqS -> Cache[NODE_2].State != S
rule_5446: CurCmd = ReqS & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_1] = false
rule_5447: Chan2[NODE_2].Cmd != Inv & CurCmd = Empty -> ShrSet[NODE_2] = false
rule_5448: CurCmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_5449: ShrSet[NODE_1] = false & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_5450: ShrSet[NODE_1] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_5451: InvSet[NODE_1] = false & CurCmd != ReqS -> Cache[NODE_2].State != E
rule_5452: Cache[NODE_2].State != E & CurCmd != ReqS -> InvSet[NODE_1] = false
rule_5453: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_5454: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_5455: ExGntd = false & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_5456: CurCmd = ReqE & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_5457: ShrSet[NODE_1] = false & CurCmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_5458: InvSet[NODE_2] = false & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_5459: Chan2[NODE_2].Cmd != GntS & CurCmd = ReqE -> InvSet[NODE_2] = false
rule_5460: InvSet[NODE_2] = false & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_5461: Chan3[NODE_1].Cmd = Empty & CurCmd = ReqS -> InvSet[NODE_2] = false
rule_5462: Chan2[NODE_2].Cmd = Empty & CurCmd = ReqS -> ShrSet[NODE_1] = false
rule_5463: ShrSet[NODE_1] = false & CurCmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_5464: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_5465: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> CurCmd != ReqE
rule_5466: ShrSet[NODE_1] = true & CurCmd != ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_5467: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_5468: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_5469: CurCmd = Empty & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_5470: CurCmd = Empty & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_5471: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> CurCmd != ReqS
rule_5472: ShrSet[NODE_1] = true & CurCmd != ReqS -> Chan1[NODE_2].Cmd != ReqS
rule_5473: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_5474: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_5475: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> CurCmd != ReqS
rule_5476: ShrSet[NODE_1] = true & CurCmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_5477: Cache[NODE_1].State != S & CurCmd = Empty -> ShrSet[NODE_2] = false
rule_5478: CurCmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_5479: Cache[NODE_1].State != S & ExGntd = false -> InvSet[NODE_1] = false
rule_5480: ExGntd = false & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_5481: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> InvSet[NODE_2] = false
rule_5482: InvSet[NODE_2] = false & ExGntd = true -> Chan1[NODE_2].Cmd != ReqS
rule_5483: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_5484: Cache[NODE_2].State = I & ExGntd = true -> Chan2[NODE_1].Cmd = GntE
rule_5485: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_5486: ExGntd = false & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqS
rule_5487: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> CurCmd = Empty
rule_5488: CurCmd = Empty & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqS
rule_5489: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_5490: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_5491: Cache[NODE_1].State != E & CurCmd != ReqS -> ShrSet[NODE_2] = false
rule_5492: CurCmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_5493: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> CurCmd != ReqE
rule_5494: CurCmd = ReqE & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_5495: Cache[NODE_2].State != E & CurCmd = ReqE -> Cache[NODE_1].State = I
rule_5496: InvSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_5497: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> InvSet[NODE_1] = false
rule_5498: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_5499: ExGntd = true & ShrSet[NODE_2] = false -> Chan1[NODE_2].Cmd != ReqE
rule_5500: InvSet[NODE_2] = false & CurCmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_5501: Chan3[NODE_1].Cmd = Empty & CurCmd = ReqE -> InvSet[NODE_2] = false
rule_5502: ExGntd = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_5503: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_5504: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_5505: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> CurCmd = Empty
rule_5506: CurCmd = Empty & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqS
rule_5507: InvSet[NODE_2] = false & ExGntd = true -> Chan1[NODE_2].Cmd != ReqE
rule_5508: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_5509: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqE
rule_5510: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = false
rule_5511: CurCmd = ReqE & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_5512: Chan1[NODE_1].Cmd = ReqE & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_5513: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> CurCmd != ReqS
rule_5514: ShrSet[NODE_1] = true & CurCmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_5515: InvSet[NODE_2] = false & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_5516: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> InvSet[NODE_2] = false
rule_5517: InvSet[NODE_2] = false & ExGntd = true -> Chan1[NODE_1].Cmd != ReqS
rule_5518: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> InvSet[NODE_2] = false
rule_5519: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_5520: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> ShrSet[NODE_2] = false
rule_5521: CurCmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_5522: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = true -> CurCmd = Empty
rule_5523: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqS
rule_5524: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = false
rule_5525: Cache[NODE_1].State != S & ExGntd = false -> InvSet[NODE_2] = false
rule_5526: ExGntd = false & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_5527: ShrSet[NODE_1] = false & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_5528: ShrSet[NODE_1] = false & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_5529: Chan2[NODE_2].Cmd != GntE & CurCmd = ReqE -> ShrSet[NODE_1] = false
rule_5530: ExGntd = false & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_5531: Cache[NODE_1].State != E & ExGntd = false -> InvSet[NODE_1] = false
rule_5532: ExGntd = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_5533: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> ShrSet[NODE_2] = false
rule_5534: ExGntd = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_5535: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> ShrSet[NODE_2] = false
rule_5536: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_5537: ExGntd = false & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_5538: InvSet[NODE_2] = false & CurCmd = Empty -> Cache[NODE_2].State != E
rule_5539: Cache[NODE_2].State != E & CurCmd = Empty -> InvSet[NODE_2] = false
rule_5540: ExGntd = false & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqS
rule_5541: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_5542: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> ShrSet[NODE_2] = false
rule_5543: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> CurCmd = Empty
rule_5544: CurCmd = Empty & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_5545: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = true -> CurCmd != ReqS
rule_5546: ShrSet[NODE_1] = true & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_5547: Cache[NODE_1].State != S & CurCmd != ReqS -> ShrSet[NODE_2] = false
rule_5548: CurCmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_5549: ExGntd = false & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_5550: Cache[NODE_1].State != S & ExGntd = false -> InvSet[NODE_1] = false
rule_5551: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_5552: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_5553: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_5554: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> CurCmd != ReqE
rule_5555: ShrSet[NODE_1] = true & CurCmd != ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_5556: ExGntd = false & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_5557: ExGntd = false & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_5558: Chan2[NODE_2].Cmd = Empty & CurCmd = ReqS -> ShrSet[NODE_2] = false
rule_5559: CurCmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_5560: CurCmd = ReqS & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_5561: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> ExGntd = false
rule_5562: ExGntd = false & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_5563: Cache[NODE_2].State = I & CurCmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_5564: Chan2[NODE_1].Cmd != Inv & CurCmd = ReqE -> Cache[NODE_2].State = I
rule_5565: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_5566: InvSet[NODE_2] = false & CurCmd != Empty -> Cache[NODE_2].State = I
rule_5567: Cache[NODE_2].State = I & CurCmd != Empty -> InvSet[NODE_2] = false
rule_5568: CurCmd = ReqS & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_5569: InvSet[NODE_1] = false & CurCmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_5570: CurCmd = ReqE & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_5571: CurCmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_5572: Cache[NODE_2].State != E & CurCmd = Empty -> ShrSet[NODE_2] = false
rule_5573: CurCmd = ReqS & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_1] = false
rule_5574: ShrSet[NODE_1] = false & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_5575: ShrSet[NODE_1] = false & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_5576: InvSet[NODE_1] = false & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_5577: Cache[NODE_1].State != E & CurCmd != ReqS -> InvSet[NODE_1] = false
rule_5578: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = false -> ExGntd = false
rule_5579: ExGntd = false & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_5580: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_5581: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_5582: ExGntd = true & ShrSet[NODE_2] = false -> Chan1[NODE_1].Cmd != ReqE
rule_5583: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> ShrSet[NODE_2] = false
rule_5584: Cache[NODE_1].State != S & ExGntd = false -> ShrSet[NODE_2] = false
rule_5585: ExGntd = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_5586: ShrSet[NODE_1] = false & CurCmd = Empty -> Cache[NODE_2].State != E
rule_5587: InvSet[NODE_2] = false & CurCmd != ReqS -> Cache[NODE_2].State != E
rule_5588: Cache[NODE_2].State != E & CurCmd != ReqS -> InvSet[NODE_2] = false
rule_5589: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_5590: InvSet[NODE_1] = false & CurCmd != Empty -> Cache[NODE_1].State = I
rule_5591: Cache[NODE_1].State = I & CurCmd != Empty -> InvSet[NODE_1] = false
rule_5592: CurCmd = ReqE & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_5593: InvSet[NODE_2] = false & ExGntd = true -> Chan1[NODE_2].Cmd != ReqS
rule_5594: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> InvSet[NODE_2] = false
rule_5595: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> InvSet[NODE_2] = false
rule_5596: InvSet[NODE_2] = false & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_5597: CurCmd = ReqS & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_5598: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_5599: InvSet[NODE_2] = false & ExGntd = true -> Chan1[NODE_2].Cmd = Empty
rule_5600: ExGntd = false & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_5601: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_5602: CurCmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_5603: Cache[NODE_2].State != E & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_5604: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> CurCmd = Empty
rule_5605: Cache[NODE_1].State != E & CurCmd = ReqS -> Cache[NODE_2].State = I
rule_5606: Cache[NODE_2].State = I & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_5607: Chan1[NODE_1].Cmd = Empty & CurCmd = ReqS -> InvSet[NODE_2] = false
rule_5608: InvSet[NODE_2] = false & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_5609: Chan2[NODE_1].Cmd != GntS & CurCmd = ReqE -> InvSet[NODE_2] = false
rule_5610: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_5611: InvSet[NODE_1] = false & CurCmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_5612: Chan3[NODE_1].Cmd = Empty & CurCmd = ReqE -> InvSet[NODE_1] = false
rule_5613: Chan2[NODE_2].Cmd != Inv & CurCmd != ReqS -> ShrSet[NODE_2] = false
rule_5614: CurCmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_5615: CurCmd = ReqE & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_5616: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_5617: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_5618: InvSet[NODE_1] = false & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_5619: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> InvSet[NODE_1] = false
rule_5620: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_5621: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_5622: ShrSet[NODE_1] = false & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_5623: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> CurCmd = Empty
rule_5624: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> CurCmd = Empty
rule_5625: CurCmd = Empty & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqE
rule_5626: CurCmd = ReqE & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_5627: CurCmd = ReqE & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_1] = false
rule_5628: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_5629: InvSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_5630: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> InvSet[NODE_1] = false
rule_5631: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = false -> ExGntd = false
rule_5632: ShrSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_5633: Chan2[NODE_2].Cmd != Inv & CurCmd != ReqS -> InvSet[NODE_2] = false
rule_5634: InvSet[NODE_2] = false & CurCmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_5635: CurCmd = ReqS & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_5636: InvSet[NODE_2] = false & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_5637: ExGntd = false & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_5638: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_5639: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State = I
rule_5640: ExGntd = false & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_5641: Cache[NODE_2].State != E & ExGntd = false -> InvSet[NODE_2] = false
rule_5642: InvSet[NODE_1] = false & ExGntd = true -> Chan1[NODE_2].Cmd != ReqE
rule_5643: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_5644: InvSet[NODE_1] = false & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_5645: Chan3[NODE_1].Cmd = Empty & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_5646: ShrSet[NODE_1] = false & CurCmd != ReqS -> Cache[NODE_2].State != S
rule_5647: ExGntd = false & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqS
rule_5648: Cache[NODE_1].State = I & ExGntd = true -> Cache[NODE_2].State != S
rule_5649: Cache[NODE_2].State != S & ExGntd = true -> Cache[NODE_1].State = I
rule_5650: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> ExGntd = false
rule_5651: ExGntd = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_5652: ExGntd = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_5653: ExGntd = false & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd = Empty
rule_5654: CurCmd = ReqE & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_5655: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = true -> CurCmd != ReqE
rule_5656: ShrSet[NODE_1] = true & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_5657: InvSet[NODE_1] = false & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_5658: Chan2[NODE_2].Cmd != GntS & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_5659: InvSet[NODE_2] = false & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_5660: ExGntd = true & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_5661: Cache[NODE_1].State != E & ExGntd = false -> InvSet[NODE_2] = false
rule_5662: ExGntd = false & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_5663: Chan1[NODE_1].Cmd = Empty & CurCmd = ReqE -> InvSet[NODE_2] = false
rule_5664: Chan2[NODE_2].Cmd = Empty & CurCmd = ReqE -> InvSet[NODE_2] = false
rule_5665: InvSet[NODE_2] = false & CurCmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_5666: ExGntd = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_5667: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> InvSet[NODE_2] = false
rule_5668: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> ShrSet[NODE_2] = false
rule_5669: ExGntd = true & ShrSet[NODE_2] = false -> Chan1[NODE_2].Cmd != ReqS
rule_5670: ShrSet[NODE_1] = false & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_5671: InvSet[NODE_1] = false & CurCmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_5672: Chan2[NODE_2].Cmd = Empty & CurCmd = ReqE -> InvSet[NODE_1] = false
rule_5673: CurCmd = ReqE & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = false
rule_5674: ShrSet[NODE_1] = false & CurCmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_5675: ExGntd = false & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqE
rule_5676: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> ShrSet[NODE_2] = false
rule_5677: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_5678: InvSet[NODE_1] = false & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_5679: CurCmd = ReqS & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_5680: ExGntd = true & ShrSet[NODE_2] = false -> Chan1[NODE_1].Cmd != ReqS
rule_5681: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> ShrSet[NODE_2] = false
rule_5682: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = false -> ExGntd = false
rule_5683: ExGntd = false & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_5684: ShrSet[NODE_1] = false & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_5685: Chan2[NODE_1].Cmd != GntS & CurCmd = ReqE -> ShrSet[NODE_1] = false
rule_5686: InvSet[NODE_1] = false & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_5687: CurCmd = ReqS & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_5688: CurCmd = ReqE & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_5689: InvSet[NODE_2] = false & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_5690: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> InvSet[NODE_2] = false
rule_5691: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> ShrSet[NODE_2] = false
rule_5692: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_5693: ExGntd = true & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_5694: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> ShrSet[NODE_2] = false
rule_5695: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> ShrSet[NODE_2] = false
rule_5696: ExGntd = true & ShrSet[NODE_2] = false -> Chan1[NODE_2].Cmd != ReqS
rule_5697: InvSet[NODE_1] = false & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_5698: CurCmd = ReqE & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_5699: CurCmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_5700: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> CurCmd = Empty
rule_5701: CurCmd = Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = false
rule_5702: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_1].Cmd != Empty
rule_5703: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> ShrSet[NODE_1] = true
rule_5704: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_5705: ExGntd = false & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_5706: Chan1[NODE_1].Cmd != ReqS & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_5707: CurCmd = ReqS & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = false
rule_5708: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_5709: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_5710: ExGntd = true & ShrSet[NODE_2] = false -> Chan1[NODE_1].Cmd != ReqS
rule_5711: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> ShrSet[NODE_2] = false
rule_5712: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> ShrSet[NODE_2] = false
rule_5713: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_5714: InvSet[NODE_2] = false & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_5715: CurCmd = ReqS & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_2] = false
rule_5716: Cache[NODE_1].State != E & CurCmd = ReqS -> Cache[NODE_1].State = I
rule_5717: CurCmd = ReqS & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_5718: CurCmd = ReqE & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_5719: InvSet[NODE_2] = false & CurCmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_5720: CurCmd = Empty & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_5721: InvSet[NODE_2] = false & CurCmd = Empty -> Cache[NODE_2].State != S
rule_5722: CurCmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_5723: CurCmd = ReqE & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_5724: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> CurCmd != ReqE
rule_5725: ShrSet[NODE_1] = true & CurCmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_5726: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_5727: ExGntd = false & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_5728: InvSet[NODE_2] = false & ExGntd = true -> Chan1[NODE_2].Cmd != ReqE
rule_5729: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_5730: ShrSet[NODE_1] = false & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_5731: Cache[NODE_1].State != S & CurCmd = Empty -> InvSet[NODE_1] = false
rule_5732: CurCmd = Empty & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_5733: InvSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_5734: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> InvSet[NODE_1] = false
rule_5735: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_5736: ExGntd = true & ShrSet[NODE_2] = false -> Chan1[NODE_2].Cmd = Empty
rule_5737: ExGntd = false & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_5738: Cache[NODE_1].State != S & ExGntd = false -> InvSet[NODE_2] = false
rule_5739: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_5740: ExGntd = false & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_5741: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_5742: Chan3[NODE_1].Cmd = Empty & CurCmd = ReqE -> ShrSet[NODE_1] = false
rule_5743: ShrSet[NODE_1] = false & CurCmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_5744: ExGntd = false & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqE
rule_5745: Chan1[NODE_1].Cmd != ReqS & CurCmd = ReqS -> InvSet[NODE_2] = false
rule_5746: ShrSet[NODE_1] = false & CurCmd != ReqS -> Cache[NODE_1].State != S
rule_5747: Cache[NODE_1].State != E & CurCmd = Empty -> ShrSet[NODE_2] = false
rule_5748: CurCmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_5749: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> CurCmd = Empty
rule_5750: CurCmd = Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_5751: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_5752: ExGntd = true & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_5753: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> ShrSet[NODE_2] = false
rule_5754: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> CurCmd = Empty
rule_5755: CurCmd = Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_5756: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_5757: InvSet[NODE_2] = false & CurCmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_5758: Chan2[NODE_1].Cmd != Inv & CurCmd != ReqS -> InvSet[NODE_2] = false
rule_5759: ShrSet[NODE_1] = false & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_5760: CurCmd = ReqE & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_1] = false
rule_5761: ShrSet[NODE_1] = false & CurCmd = Empty -> Cache[NODE_2].State != S
rule_5762: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = false -> ExGntd = false
rule_5763: ExGntd = false & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_5764: InvSet[NODE_1] = false & CurCmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_5765: CurCmd = ReqE & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_5766: ExGntd = false & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd = Empty
rule_5767: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_5768: ExGntd = false & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = false
rule_5769: CurCmd = Empty & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_5770: Cache[NODE_2].State != E & CurCmd = Empty -> InvSet[NODE_1] = false
rule_5771: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> InvSet[NODE_1] = false
rule_5772: InvSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_5773: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> InvSet[NODE_2] = false
rule_5774: InvSet[NODE_2] = false & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_5775: ExGntd = false & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqE
rule_5776: InvSet[NODE_1] = false & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_5777: Chan2[NODE_1].Cmd != GntS & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_5778: CurCmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_5779: Chan2[NODE_2].Cmd != Inv & CurCmd = Empty -> InvSet[NODE_1] = false
rule_5780: ShrSet[NODE_1] = false & CurCmd != ReqS -> Cache[NODE_2].State != S
rule_5781: ExGntd = false & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_5782: ExGntd = false & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_5783: CurCmd != ReqE & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_5784: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State = I
rule_5785: CurCmd = ReqS & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_5786: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> CurCmd = Empty
rule_5787: CurCmd = Empty & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = false
rule_5788: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_5789: ExGntd = false & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_5790: CurCmd = ReqE & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_5791: InvSet[NODE_1] = false & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_5792: Cache[NODE_1].State != S & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_5793: InvSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_5794: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> InvSet[NODE_1] = false
rule_5795: InvSet[NODE_2] = false & CurCmd != ReqS -> Cache[NODE_2].State != S
rule_5796: Cache[NODE_2].State != S & CurCmd != ReqS -> InvSet[NODE_2] = false
rule_5797: ExGntd = false & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqE
rule_5798: ExGntd = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_5799: Cache[NODE_2].State != E & ExGntd = false -> ShrSet[NODE_2] = false
rule_5800: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_5801: ExGntd = false & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_5802: Chan1[NODE_1].Cmd = ReqS & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_5803: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_5804: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_5805: CurCmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = false
rule_5806: InvSet[NODE_1] = false & CurCmd != ReqS -> Cache[NODE_2].State != S
rule_5807: Cache[NODE_2].State != S & CurCmd != ReqS -> InvSet[NODE_1] = false
rule_5808: ShrSet[NODE_1] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_5809: Cache[NODE_1].State != S & ExGntd = true -> Cache[NODE_1].State = I
rule_5810: Cache[NODE_1].State = I & ExGntd = true -> Cache[NODE_1].State != S
rule_5811: CurCmd != ReqE & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_5812: InvSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_5813: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> InvSet[NODE_1] = false
rule_5814: CurCmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_5815: Chan2[NODE_2].Cmd != Inv & CurCmd = ReqS -> Cache[NODE_2].State = I
rule_5816: Cache[NODE_2].State = I & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_5817: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> ExGntd = false
rule_5818: ShrSet[NODE_1] = false & ExGntd = false -> Cache[NODE_1].State != E
rule_5819: Cache[NODE_1].State != E & ExGntd = false -> InvSet[NODE_2] = false
rule_5820: ExGntd = false & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_5821: Cache[NODE_1].State != E & ExGntd = true -> Cache[NODE_1].State = I
rule_5822: Cache[NODE_1].State = I & ExGntd = true -> Cache[NODE_1].State != E
rule_5823: CurCmd = Empty & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_5824: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> CurCmd = Empty
rule_5825: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_5826: InvSet[NODE_2] = false & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_5827: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> InvSet[NODE_2] = false
rule_5828: Cache[NODE_1].State != E & ExGntd = false -> ShrSet[NODE_2] = false
rule_5829: ExGntd = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_5830: ExGntd = false & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_5831: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> CurCmd != ReqE
rule_5832: ShrSet[NODE_1] = true & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_5833: ShrSet[NODE_1] = false & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_5834: Chan2[NODE_2].Cmd != GntE & CurCmd = ReqE -> ShrSet[NODE_1] = false
rule_5835: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> CurCmd != ReqE
rule_5836: ShrSet[NODE_1] = true & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_5837: ShrSet[NODE_1] = false & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_5838: Chan1[NODE_1].Cmd != ReqS & CurCmd = ReqS -> ShrSet[NODE_1] = false
rule_5839: InvSet[NODE_1] = false & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_5840: Cache[NODE_2].State != E & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_5841: Chan1[NODE_1].Cmd = Empty & CurCmd = ReqE -> InvSet[NODE_1] = false
rule_5842: InvSet[NODE_1] = false & ExGntd = true -> Chan1[NODE_1].Cmd = Empty
rule_5843: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> InvSet[NODE_1] = false
rule_5844: CurCmd = ReqS & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_5845: CurCmd = ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_5846: Chan3[NODE_1].Cmd = Empty & CurCmd = ReqE -> ShrSet[NODE_2] = false
rule_5847: ExGntd = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_5848: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> InvSet[NODE_1] = false
rule_5849: InvSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_5850: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> InvSet[NODE_1] = false
rule_5851: ExGntd = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_5852: Chan1[NODE_1].Cmd != ReqS & CurCmd = ReqS -> ShrSet[NODE_2] = false
rule_5853: Chan1[NODE_1].Cmd = ReqS & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_5854: ShrSet[NODE_1] = false & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_5855: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_5856: ExGntd = false & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_5857: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> CurCmd != ReqE
rule_5858: ShrSet[NODE_1] = true & CurCmd != ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_5859: Cache[NODE_2].State != S & ExGntd = true -> Cache[NODE_2].State = I
rule_5860: Cache[NODE_2].State = I & ExGntd = true -> Cache[NODE_2].State != S
rule_5861: CurCmd = ReqS & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_5862: CurCmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_5863: ExGntd = false & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd = Empty
rule_5864: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> CurCmd != ReqE
rule_5865: InvSet[NODE_1] = false & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_5866: Chan2[NODE_1].Cmd != GntS & CurCmd = ReqE -> InvSet[NODE_1] = false
rule_5867: Chan2[NODE_1].Cmd != GntS & CurCmd = ReqE -> ShrSet[NODE_1] = false
rule_5868: ShrSet[NODE_1] = false & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_5869: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_5870: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_5871: Cache[NODE_1].State != E & CurCmd = ReqE -> Cache[NODE_2].State = I
rule_5872: Cache[NODE_2].State = I & CurCmd = ReqE -> Cache[NODE_1].State != E
rule_5873: ShrSet[NODE_1] = false & CurCmd = Empty -> Cache[NODE_2].State != E
rule_5874: Chan1[NODE_1].Cmd = Empty & CurCmd = ReqS -> ShrSet[NODE_2] = false
rule_5875: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_5876: ExGntd = false & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_5877: ShrSet[NODE_1] = false & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_5878: CurCmd = ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_5879: CurCmd = ReqE & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_5880: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_5881: ExGntd = true & ShrSet[NODE_2] = false -> Chan1[NODE_2].Cmd = Empty
rule_5882: ExGntd = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_5883: Cache[NODE_2].State != E & ExGntd = false -> ShrSet[NODE_2] = false
rule_5884: CurCmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_5885: Chan2[NODE_1].Cmd != Inv & CurCmd = Empty -> InvSet[NODE_1] = false
rule_5886: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = false
rule_5887: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqE
rule_5888: Cache[NODE_2].State = I & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_5889: ShrSet[NODE_1] = false & CurCmd != Empty -> Cache[NODE_2].State = I
rule_5890: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> InvSet[NODE_2] = false
rule_5891: InvSet[NODE_2] = false & ExGntd = true -> Chan1[NODE_2].Cmd != ReqS
rule_5892: CurCmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_5893: Chan2[NODE_1].Cmd != GntS & CurCmd = ReqS -> ShrSet[NODE_2] = false
rule_5894: ShrSet[NODE_1] = true & CurCmd != ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_5895: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> CurCmd != ReqS
rule_5896: CurCmd != ReqE & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_5897: InvSet[NODE_2] = false & CurCmd = Empty -> Cache[NODE_1].State != E
rule_5898: Cache[NODE_1].State != E & CurCmd = Empty -> InvSet[NODE_2] = false
rule_5899: InvSet[NODE_2] = false & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_5900: Cache[NODE_2].State != E & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_5901: ExGntd = false & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd = Empty
rule_5902: ExGntd = false & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_5903: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_5904: CurCmd = ReqS & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_5905: CurCmd = ReqE & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_5906: CurCmd = ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_5907: InvSet[NODE_2] = false & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_5908: CurCmd = ReqE & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_5909: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqS
rule_5910: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = false
rule_5911: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_5912: ExGntd = false & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd = Empty
rule_5913: CurCmd = ReqS & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_5914: CurCmd = ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_5915: Chan3[NODE_1].Cmd = Empty & CurCmd = ReqS -> ShrSet[NODE_2] = false
rule_5916: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_5917: Chan1[NODE_1].Cmd = Empty & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_5918: CurCmd != ReqE & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_5919: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> CurCmd = Empty
rule_5920: CurCmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_5921: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> CurCmd != ReqE
rule_5922: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State = I
rule_5923: Cache[NODE_1].State != E & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_5924: CurCmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_5925: ExGntd = false & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_5926: Cache[NODE_1].State != E & ExGntd = false -> InvSet[NODE_1] = false
rule_5927: Cache[NODE_1].State != E & CurCmd = Empty -> InvSet[NODE_2] = false
rule_5928: InvSet[NODE_2] = false & CurCmd = Empty -> Cache[NODE_1].State != E
rule_5929: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqE
rule_5930: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = false
rule_5931: CurCmd = ReqS & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
rule_5932: Chan2[NODE_2].Cmd != Inv & CurCmd = ReqS -> Cache[NODE_1].State = I
rule_5933: CurCmd = ReqS & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_1] = false
rule_5934: ShrSet[NODE_1] = false & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_5935: InvSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_5936: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> InvSet[NODE_1] = false
rule_5937: Chan1[NODE_1].Cmd != ReqS & CurCmd = ReqE -> ShrSet[NODE_2] = false
rule_5938: InvSet[NODE_2] = false & CurCmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_5939: CurCmd = ReqE & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_5940: InvSet[NODE_1] = false & ExGntd = true -> Chan1[NODE_2].Cmd != ReqE
rule_5941: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_5942: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_5943: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_5944: InvSet[NODE_2] = false & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_5945: Chan2[NODE_2].Cmd != Inv & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_5946: CurCmd != ReqE & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_5947: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> InvSet[NODE_2] = false
rule_5948: InvSet[NODE_2] = false & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_5949: InvSet[NODE_1] = false & ExGntd = true -> Chan1[NODE_1].Cmd = Empty
rule_5950: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> InvSet[NODE_1] = false
rule_5951: InvSet[NODE_1] = false & ExGntd = true -> Chan1[NODE_1].Cmd != ReqS
rule_5952: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> InvSet[NODE_1] = false
rule_5953: ExGntd = false & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_5954: Cache[NODE_1].State != S & ExGntd = false -> InvSet[NODE_1] = false
rule_5955: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqS
rule_5956: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = false
rule_5957: CurCmd = ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_5958: Chan2[NODE_1].Cmd != GntS & CurCmd = ReqE -> ShrSet[NODE_2] = false
rule_5959: Chan1[NODE_1].Cmd = ReqS & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_5960: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = true -> CurCmd != ReqE
rule_5961: ShrSet[NODE_1] = true & CurCmd != ReqE -> Chan1[NODE_1].Cmd != ReqE
rule_5962: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_5963: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = true -> CurCmd != ReqE
rule_5964: ShrSet[NODE_1] = true & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_5965: CurCmd = ReqE & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_5966: Chan2[NODE_1].Cmd != Inv & CurCmd = ReqE -> Cache[NODE_1].State = I
rule_5967: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> CurCmd = Empty
rule_5968: CurCmd = Empty & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd = Empty
rule_5969: Chan1[NODE_1].Cmd = Empty & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_5970: CurCmd = ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_5971: CurCmd = ReqS & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_5972: CurCmd = ReqS & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_5973: CurCmd != ReqE & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_5974: CurCmd = ReqE & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_5975: ExGntd = true & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_5976: ExGntd = true & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_5977: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_5978: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_5979: InvSet[NODE_1] = false & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_5980: ExGntd = true & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_5981: CurCmd = ReqE & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_5982: ExGntd = true & ShrSet[NODE_2] = false -> Chan1[NODE_1].Cmd != ReqE
rule_5983: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> ShrSet[NODE_2] = false
rule_5984: ExGntd = false & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqS
rule_5985: ExGntd = false & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_5986: Chan2[NODE_2].Cmd != Inv & ExGntd = false -> InvSet[NODE_2] = false
rule_5987: InvSet[NODE_1] = false & ExGntd = true -> Chan1[NODE_1].Cmd != ReqS
rule_5988: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> InvSet[NODE_1] = false
rule_5989: Cache[NODE_2].State = I & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_5990: ShrSet[NODE_1] = false & CurCmd != Empty -> Cache[NODE_2].State = I
rule_5991: CurCmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_5992: Chan2[NODE_1].Cmd != Inv & CurCmd != ReqS -> ShrSet[NODE_2] = false
rule_5993: InvSet[NODE_2] = false & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_5994: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> InvSet[NODE_2] = false
rule_5995: InvSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_5996: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> InvSet[NODE_1] = false
rule_5997: Cache[NODE_2].State != S & CurCmd != ReqS -> ShrSet[NODE_2] = false
rule_5998: CurCmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_5999: ExGntd = false & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd = Empty
rule_6000: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> ExGntd = false
rule_6001: ExGntd = false & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_6002: ExGntd = false & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_6003: ExGntd = false & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_6004: InvSet[NODE_1] = false & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_6005: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> InvSet[NODE_1] = false
rule_6006: CurCmd = ReqE & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = false
rule_6007: CurCmd = ReqS & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_6008: ShrSet[NODE_1] = false & CurCmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_6009: CurCmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_6010: InvSet[NODE_1] = false & ExGntd = true -> Chan1[NODE_1].Cmd != ReqE
rule_6011: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> InvSet[NODE_1] = false
rule_6012: CurCmd = ReqS & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_6013: Cache[NODE_2].State != E & CurCmd = ReqS -> Cache[NODE_1].State = I
rule_6014: ExGntd = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_6015: ExGntd = false & Cache[NODE_2].State != E -> ShrSet[NODE_2] = false
rule_6016: ShrSet[NODE_1] = false & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_6017: Chan3[NODE_1].Cmd = Empty & CurCmd = ReqS -> ShrSet[NODE_1] = false
rule_6018: CurCmd = ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_6019: Chan2[NODE_2].Cmd != GntE & CurCmd = ReqE -> ShrSet[NODE_2] = false
rule_6020: InvSet[NODE_2] = false & ExGntd = true -> Chan1[NODE_1].Cmd = Empty
rule_6021: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> InvSet[NODE_2] = false
rule_6022: ExGntd = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_6023: Cache[NODE_2].State != S & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_6024: CurCmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_6025: InvSet[NODE_1] = false & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_6026: Chan2[NODE_2].Cmd != GntS & CurCmd = ReqE -> InvSet[NODE_1] = false
rule_6027: ExGntd = false & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_6028: ExGntd = false & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_6029: Chan2[NODE_2].Cmd != GntS & CurCmd = ReqE -> ShrSet[NODE_1] = false
rule_6030: ShrSet[NODE_1] = false & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_6031: InvSet[NODE_2] = false & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_6032: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> InvSet[NODE_2] = false
rule_6033: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_6034: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_6035: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_6036: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_6037: Cache[NODE_1].State != S & ExGntd = false -> ShrSet[NODE_2] = false
rule_6038: ExGntd = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_6039: ShrSet[NODE_1] = true & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_6040: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = true -> CurCmd != ReqS
rule_6041: ExGntd = false & Cache[NODE_1].State = I -> Cache[NODE_2].State = I
rule_6042: ExGntd = false & Cache[NODE_2].State = I -> Cache[NODE_1].State = I
rule_6043: Cache[NODE_1].State != S & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_6044: InvSet[NODE_2] = false & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_6045: ExGntd = false & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_6046: Cache[NODE_2].State != E & ExGntd = false -> InvSet[NODE_2] = false
rule_6047: InvSet[NODE_1] = false & CurCmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_6048: Chan3[NODE_1].Cmd = Empty & CurCmd = ReqE -> InvSet[NODE_1] = false
rule_6049: ExGntd = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_6050: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> InvSet[NODE_1] = false
rule_6051: Cache[NODE_1].State != S & ExGntd = false -> InvSet[NODE_2] = false
rule_6052: ExGntd = false & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_6053: ShrSet[NODE_1] = false & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_6054: CurCmd = ReqS & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_1] = false
rule_6055: InvSet[NODE_1] = false & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_6056: Chan2[NODE_2].Cmd != Inv & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_6057: CurCmd = Empty & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqE
rule_6058: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> CurCmd = Empty
rule_6059: ExGntd = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_6060: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> ShrSet[NODE_2] = false
rule_6061: CurCmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = false
rule_6062: CurCmd != ReqE & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_6063: InvSet[NODE_2] = false & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_6064: Chan2[NODE_2].Cmd != GntE & CurCmd = ReqS -> InvSet[NODE_2] = false
rule_6065: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State = I
rule_6066: InvSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_6067: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> InvSet[NODE_1] = false
rule_6068: ExGntd = false & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_6069: ExGntd = false & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_6070: InvSet[NODE_2] = false & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_6071: Cache[NODE_2].State != S & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_6072: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> CurCmd = Empty
rule_6073: CurCmd = Empty & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_6074: InvSet[NODE_1] = false & CurCmd != Empty -> Cache[NODE_2].State = I
rule_6075: Cache[NODE_2].State = I & CurCmd != Empty -> InvSet[NODE_1] = false
rule_6076: Cache[NODE_2].State = I & CurCmd = ReqS -> Cache[NODE_2].State != E
rule_6077: Cache[NODE_2].State != E & CurCmd = ReqS -> Cache[NODE_2].State = I
rule_6078: CurCmd != ReqS & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_6079: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> CurCmd != ReqS
rule_6080: ShrSet[NODE_1] = true & CurCmd != ReqS -> Chan1[NODE_1].Cmd != ReqS
rule_6081: ExGntd = false & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqS
rule_6082: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqS
rule_6083: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_6084: CurCmd = Empty & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqS
rule_6085: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> CurCmd = Empty
rule_6086: InvSet[NODE_2] = false & ExGntd = true -> Chan1[NODE_1].Cmd != ReqE
rule_6087: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> InvSet[NODE_2] = false
rule_6088: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_6089: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_6090: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State = I
rule_6091: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = true -> CurCmd != ReqS
rule_6092: ShrSet[NODE_1] = true & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_6093: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> CurCmd != ReqS
rule_6094: ShrSet[NODE_1] = true & CurCmd != ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_6095: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> ShrSet[NODE_2] = false
rule_6096: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_6097: ShrSet[NODE_1] = false & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_6098: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_6099: InvSet[NODE_1] = false & CurCmd != ReqS -> Cache[NODE_2].State != E
rule_6100: Cache[NODE_2].State != E & CurCmd != ReqS -> InvSet[NODE_1] = false
rule_6101: Chan1[NODE_1].Cmd != ReqS & CurCmd = ReqE -> InvSet[NODE_2] = false
rule_6102: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> InvSet[NODE_1] = false
rule_6103: InvSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_6104: CurCmd = ReqE & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_6105: CurCmd = Empty & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
rule_6106: CurCmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_6107: Chan1[NODE_1].Cmd = Empty & CurCmd = ReqE -> InvSet[NODE_2] = false
rule_6108: ExGntd = false & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqE
rule_6109: Cache[NODE_1].State = I & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_6110: ShrSet[NODE_1] = false & CurCmd != Empty -> Cache[NODE_1].State = I
rule_6111: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_6112: InvSet[NODE_1] = false & ExGntd = true -> Chan1[NODE_2].Cmd = Empty
rule_6113: ShrSet[NODE_1] = false & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_6114: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_6115: ExGntd = false & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_6116: Chan2[NODE_2].Cmd != Inv & ExGntd = false -> InvSet[NODE_2] = false
rule_6117: ExGntd = true & ShrSet[NODE_2] = false -> Chan1[NODE_2].Cmd != ReqE
rule_6118: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_6119: InvSet[NODE_2] = false & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_6120: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> InvSet[NODE_2] = false
rule_6121: InvSet[NODE_2] = false & ExGntd = true -> Chan1[NODE_1].Cmd != ReqE
rule_6122: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> InvSet[NODE_2] = false
rule_6123: ExGntd = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_6124: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> InvSet[NODE_2] = false
rule_6125: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_6126: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> ShrSet[NODE_2] = false
rule_6127: ExGntd = false & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_6128: ExGntd = false & Cache[NODE_2].State != E -> InvSet[NODE_1] = false
rule_6129: ExGntd = false & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
rule_6130: ExGntd = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_6131: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> CurCmd != ReqS
rule_6132: ShrSet[NODE_1] = true & CurCmd != ReqS -> Chan1[NODE_1].Cmd != ReqS
rule_6133: CurCmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_6134: Cache[NODE_2].State != E & CurCmd != ReqS -> ShrSet[NODE_2] = false
rule_6135: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_6136: Chan1[NODE_1].Cmd = Empty & CurCmd = ReqE -> ShrSet[NODE_1] = false
rule_6137: CurCmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_6138: CurCmd = ReqE & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_6139: Cache[NODE_1].State = I & CurCmd != Empty -> InvSet[NODE_2] = false
rule_6140: InvSet[NODE_2] = false & CurCmd != Empty -> Cache[NODE_1].State = I
rule_6141: InvSet[NODE_1] = false & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_6142: Chan2[NODE_2].Cmd != GntE & CurCmd = ReqE -> InvSet[NODE_1] = false
rule_6143: ExGntd = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_6144: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> InvSet[NODE_1] = false
rule_6145: CurCmd = ReqE & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_6146: InvSet[NODE_1] = false & CurCmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_6147: Chan2[NODE_1].Cmd != Inv & CurCmd != ReqS -> InvSet[NODE_1] = false
rule_6148: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> ShrSet[NODE_2] = false
rule_6149: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_6150: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> CurCmd = Empty
rule_6151: Cache[NODE_1].State != E & ExGntd = true -> Cache[NODE_2].State = I
rule_6152: Cache[NODE_2].State = I & ExGntd = true -> Cache[NODE_1].State != E
rule_6153: InvSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_6154: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> InvSet[NODE_1] = false
rule_6155: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> ExGntd = false
rule_6156: ExGntd = false & ShrSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_6157: Cache[NODE_1].State = I & ExGntd = true -> Cache[NODE_2].State != S
rule_6158: Cache[NODE_2].State != S & ExGntd = true -> Cache[NODE_1].State = I
rule_6159: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_6160: ExGntd = false & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_6161: Chan2[NODE_2].Cmd = Empty & CurCmd = ReqE -> InvSet[NODE_2] = false
rule_6162: InvSet[NODE_2] = false & CurCmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_6163: ExGntd = true & ShrSet[NODE_2] = false -> Chan1[NODE_1].Cmd != ReqS
rule_6164: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> ShrSet[NODE_2] = false
rule_6165: CurCmd = ReqS & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_6166: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_6167: Chan2[NODE_2].Cmd != Inv & CurCmd != ReqS -> ShrSet[NODE_2] = false
rule_6168: CurCmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_6169: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_6170: ExGntd = false & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_6171: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqE
rule_6172: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = false
rule_6173: Cache[NODE_1].State != S & CurCmd = ReqS -> Cache[NODE_2].State = I
rule_6174: Cache[NODE_2].State = I & CurCmd = ReqS -> Cache[NODE_1].State != S
rule_6175: CurCmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_6176: Cache[NODE_2].State != E & CurCmd = Empty -> ShrSet[NODE_2] = false
rule_6177: InvSet[NODE_2] = false & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_6178: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> InvSet[NODE_2] = false
rule_6179: CurCmd = ReqE & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = false
rule_6180: Cache[NODE_2].State != S & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_6181: InvSet[NODE_2] = false & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_6182: Chan1[NODE_1].Cmd != ReqS & CurCmd = ReqS -> InvSet[NODE_2] = false
rule_6183: CurCmd = ReqS & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_6184: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_6185: Cache[NODE_1].State != E & CurCmd != ReqS -> InvSet[NODE_1] = false
rule_6186: InvSet[NODE_1] = false & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_6187: InvSet[NODE_2] = false & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_6188: Chan2[NODE_1].Cmd != Inv & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_6189: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> ExGntd = false
rule_6190: ShrSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_6191: CurCmd != ReqS & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_6192: InvSet[NODE_1] = false & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_6193: Cache[NODE_1].State != E & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_6194: ExGntd = false & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_6195: Cache[NODE_1].State != S & ExGntd = false -> InvSet[NODE_1] = false
rule_6196: InvSet[NODE_1] = false & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_6197: Chan2[NODE_1].Cmd != Inv & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_6198: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_6199: ExGntd = false & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_6200: Chan1[NODE_1].Cmd != ReqS & CurCmd = ReqS -> ShrSet[NODE_2] = false
rule_6201: InvSet[NODE_1] = false & CurCmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_6202: Chan2[NODE_1].Cmd != Inv & CurCmd != ReqS -> InvSet[NODE_1] = false
rule_6203: CurCmd = ReqE & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_6204: InvSet[NODE_2] = false & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_6205: Chan2[NODE_1].Cmd != GntS & CurCmd = ReqS -> InvSet[NODE_2] = false
rule_6206: CurCmd = Empty & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_6207: Cache[NODE_1].State != E & CurCmd = Empty -> InvSet[NODE_1] = false
rule_6208: Cache[NODE_1].State != S & CurCmd != ReqS -> InvSet[NODE_2] = false
rule_6209: InvSet[NODE_2] = false & CurCmd != ReqS -> Cache[NODE_1].State != S
rule_6210: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqE
rule_6211: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_6212: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_6213: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> ShrSet[NODE_2] = false
rule_6214: CurCmd = ReqE & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_1] = false
rule_6215: ShrSet[NODE_1] = false & CurCmd != ReqS -> Cache[NODE_2].State != E
rule_6216: InvSet[NODE_2] = false & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_6217: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> InvSet[NODE_2] = false
rule_6218: CurCmd = ReqS & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_6219: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_6220: ExGntd = true & ShrSet[NODE_2] = false -> Chan1[NODE_2].Cmd = Empty
rule_6221: ExGntd = true & ShrSet[NODE_2] = false -> Chan1[NODE_1].Cmd != ReqS
rule_6222: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> ShrSet[NODE_2] = false
rule_6223: CurCmd = ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_6224: CurCmd = ReqE & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_6225: ExGntd = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_6226: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> InvSet[NODE_2] = false
rule_6227: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqS
rule_6228: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = false
rule_6229: CurCmd != ReqS & Cache[NODE_1].State = I -> Cache[NODE_2].State = I
rule_6230: Cache[NODE_2].State = I & CurCmd != ReqS -> Cache[NODE_1].State = I
rule_6231: ShrSet[NODE_1] = false & CurCmd = Empty -> Cache[NODE_1].State != E
rule_6232: Cache[NODE_1].State = I & ExGntd = true -> Chan2[NODE_1].Cmd = GntE
rule_6233: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_6234: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_6235: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> ShrSet[NODE_2] = false
rule_6236: ExGntd = true & ShrSet[NODE_2] = false -> Chan1[NODE_2].Cmd != ReqS
rule_6237: InvSet[NODE_1] = false & ExGntd = true -> Chan1[NODE_1].Cmd != ReqE
rule_6238: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> InvSet[NODE_1] = false
rule_6239: CurCmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_6240: CurCmd = ReqS & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_6241: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State = I
rule_6242: InvSet[NODE_2] = false & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_6243: Chan2[NODE_2].Cmd != GntS & CurCmd = ReqS -> InvSet[NODE_2] = false
rule_6244: CurCmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_6245: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_6246: InvSet[NODE_1] = false & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_6247: ExGntd = true & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_6248: InvSet[NODE_1] = false & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_6249: Cache[NODE_2].State != E & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_6250: ExGntd = true & ShrSet[NODE_2] = false -> Chan1[NODE_1].Cmd = Empty
rule_6251: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> ShrSet[NODE_2] = false
rule_6252: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> ExGntd = false
rule_6253: ExGntd = false & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_6254: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_6255: Cache[NODE_1].State = I & ExGntd = true -> Chan2[NODE_1].Cmd = GntE
rule_6256: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_6257: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_6258: ExGntd = false & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_6259: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_6260: ShrSet[NODE_1] = false & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_6261: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> CurCmd != ReqS
rule_6262: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> CurCmd != ReqS
rule_6263: ShrSet[NODE_1] = true & CurCmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_6264: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_6265: CurCmd != ReqS & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_6266: ExGntd = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_6267: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> InvSet[NODE_1] = false
rule_6268: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> CurCmd != ReqE
rule_6269: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_2] = false -> ExGntd = false
rule_6270: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_6271: InvSet[NODE_1] = false & ExGntd = true -> Chan1[NODE_2].Cmd != ReqS
rule_6272: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> InvSet[NODE_1] = false
rule_6273: CurCmd = Empty & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_6274: Cache[NODE_1].State != S & CurCmd = Empty -> InvSet[NODE_1] = false
rule_6275: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_6276: ExGntd = true & ShrSet[NODE_2] = false -> Chan1[NODE_2].Cmd != ReqE
rule_6277: CurCmd = ReqS & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_6278: InvSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_6279: Chan2[NODE_1].Cmd != Inv & CurCmd = Empty -> InvSet[NODE_2] = false
rule_6280: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> CurCmd != ReqS
rule_6281: ShrSet[NODE_1] = true & CurCmd != ReqS -> Chan1[NODE_2].Cmd != ReqS
rule_6282: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_6283: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_6284: CurCmd != ReqE & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_6285: InvSet[NODE_1] = false & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_6286: ExGntd = true & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_6287: Cache[NODE_1].State = I & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_6288: ShrSet[NODE_1] = false & CurCmd != Empty -> Cache[NODE_1].State = I
rule_6289: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_1].Cmd != Empty
rule_6290: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> ShrSet[NODE_1] = true
rule_6291: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_6292: CurCmd != ReqS & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_6293: ExGntd = false & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_6294: ExGntd = true & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_6295: ExGntd = true & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_6296: CurCmd = ReqS & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = false
rule_6297: CurCmd = ReqS & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_6298: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State = I
rule_6299: Chan2[NODE_2].Cmd != GntS & CurCmd = ReqE -> ShrSet[NODE_2] = false
rule_6300: CurCmd = ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_6301: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_6302: ExGntd = false & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_6303: InvSet[NODE_1] = false & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_6304: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> InvSet[NODE_1] = false
rule_6305: Chan2[NODE_2].Cmd != GntS & CurCmd = ReqS -> ShrSet[NODE_2] = false
rule_6306: CurCmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_6307: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_6308: CurCmd != ReqS & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_6309: CurCmd = ReqE & Cache[NODE_1].State = I -> Cache[NODE_2].State != S
rule_6310: CurCmd = ReqE & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
rule_6311: ExGntd = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_6312: Cache[NODE_1].State != S & ExGntd = false -> ShrSet[NODE_2] = false
rule_6313: ExGntd = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_6314: CurCmd = Empty & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqE
rule_6315: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> CurCmd = Empty
rule_6316: ExGntd = false & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_6317: ExGntd = false & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_6318: CurCmd = ReqS & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_6319: ExGntd = false & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_6320: Cache[NODE_2].State != E & ExGntd = false -> InvSet[NODE_1] = false
rule_6321: ExGntd = true & ShrSet[NODE_2] = false -> Chan1[NODE_1].Cmd != ReqE
rule_6322: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> ShrSet[NODE_2] = false
rule_6323: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> CurCmd != ReqS
rule_6324: ShrSet[NODE_1] = true & CurCmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_6325: InvSet[NODE_2] = false & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_6326: Chan2[NODE_1].Cmd != GntS & CurCmd = ReqS -> InvSet[NODE_2] = false
rule_6327: CurCmd = ReqS & Cache[NODE_1].State = I -> Cache[NODE_2].State != S
rule_6328: CurCmd = ReqS & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
rule_6329: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> ExGntd = false
rule_6330: ShrSet[NODE_1] = false & ExGntd = false -> Cache[NODE_1].State != S
rule_6331: InvSet[NODE_1] = false & CurCmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_6332: Chan2[NODE_2].Cmd = Empty & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_6333: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State = I
rule_6334: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> CurCmd != ReqS
rule_6335: ShrSet[NODE_1] = true & CurCmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_6336: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_6337: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_6338: InvSet[NODE_1] = false & ExGntd = true -> Chan1[NODE_2].Cmd != ReqE
rule_6339: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_6340: CurCmd = ReqS & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_6341: InvSet[NODE_1] = false & CurCmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_6342: Chan2[NODE_2].Cmd != Inv & CurCmd != ReqS -> InvSet[NODE_1] = false
rule_6343: Chan2[NODE_2].Cmd != GntS & CurCmd = ReqE -> ShrSet[NODE_2] = false
rule_6344: CurCmd = ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_6345: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_6346: Chan2[NODE_2].Cmd != Inv & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_6347: CurCmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_6348: CurCmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_6349: CurCmd = ReqE & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_6350: InvSet[NODE_1] = false & CurCmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_6351: Chan2[NODE_2].Cmd != Inv & ExGntd = false -> ShrSet[NODE_2] = false
rule_6352: ExGntd = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_6353: InvSet[NODE_2] = false & CurCmd != ReqS -> Cache[NODE_1].State != S
rule_6354: Cache[NODE_1].State != S & CurCmd != ReqS -> InvSet[NODE_2] = false
rule_6355: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> CurCmd != ReqE
rule_6356: ShrSet[NODE_1] = true & CurCmd != ReqE -> Chan1[NODE_2].Cmd != ReqE
rule_6357: ShrSet[NODE_1] = false & CurCmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_6358: Cache[NODE_2].State != S & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_6359: CurCmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_6360: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_6361: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_6362: CurCmd != ReqS & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_6363: CurCmd != ReqE & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_6364: InvSet[NODE_1] = false & CurCmd != Empty -> Cache[NODE_2].State = I
rule_6365: Cache[NODE_2].State = I & CurCmd != Empty -> InvSet[NODE_1] = false
rule_6366: InvSet[NODE_2] = false & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_6367: Cache[NODE_1].State != S & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_6368: InvSet[NODE_1] = false & ExGntd = true -> Chan1[NODE_1].Cmd != ReqS
rule_6369: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> InvSet[NODE_1] = false
rule_6370: CurCmd != ReqE & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_6371: ExGntd = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_6372: CurCmd = ReqE & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_6373: Cache[NODE_2].State = I & CurCmd = ReqE -> Cache[NODE_2].State != S
rule_6374: CurCmd != ReqE & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_6375: InvSet[NODE_2] = false & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_6376: CurCmd = ReqS & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_6377: InvSet[NODE_2] = false & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_6378: Cache[NODE_2].State != E & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_6379: InvSet[NODE_1] = false & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_6380: Chan2[NODE_2].Cmd != GntS & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_6381: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> CurCmd != ReqS
rule_6382: ShrSet[NODE_1] = true & CurCmd != ReqS -> Chan1[NODE_2].Cmd = Empty
rule_6383: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_6384: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_6385: InvSet[NODE_1] = false & ExGntd = true -> Chan1[NODE_2].Cmd != ReqS
rule_6386: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> InvSet[NODE_1] = false
rule_6387: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_6388: ExGntd = true & ShrSet[NODE_2] = false -> Chan1[NODE_2].Cmd = Empty
rule_6389: Chan1[NODE_1].Cmd != ReqS & CurCmd = ReqE -> InvSet[NODE_2] = false
rule_6390: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_6391: ExGntd = false & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd = Empty
rule_6392: Chan1[NODE_1].Cmd = ReqE & CurCmd != ReqE -> ShrSet[NODE_1] = false
rule_6393: Chan1[NODE_1].Cmd = Empty & CurCmd = ReqS -> ShrSet[NODE_2] = false
rule_6394: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_6395: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> ShrSet[NODE_2] = false
rule_6396: ExGntd = false & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
rule_6397: ExGntd = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_6398: CurCmd = ReqE & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = false
rule_6399: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State = I
rule_6400: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_6401: ExGntd = false & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_6402: CurCmd = ReqS & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_6403: Cache[NODE_2].State = I & CurCmd = ReqS -> Cache[NODE_2].State != S
rule_6404: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> CurCmd = Empty
rule_6405: CurCmd = Empty & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = false
rule_6406: CurCmd = ReqS & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_1] = false
rule_6407: InvSet[NODE_1] = false & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_6408: InvSet[NODE_2] = false & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_6409: Chan2[NODE_1].Cmd != GntS & CurCmd = ReqE -> InvSet[NODE_2] = false
rule_6410: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State = I
rule_6411: InvSet[NODE_2] = false & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_6412: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> InvSet[NODE_2] = false
rule_6413: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> CurCmd != ReqE
rule_6414: ShrSet[NODE_1] = true & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_6415: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> ShrSet[NODE_2] = false
rule_6416: ExGntd = true & ShrSet[NODE_2] = false -> Chan1[NODE_1].Cmd = Empty
rule_6417: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_6418: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_6419: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> CurCmd != ReqS
rule_6420: ShrSet[NODE_1] = true & CurCmd != ReqS -> Chan1[NODE_1].Cmd = Empty
rule_6421: CurCmd = ReqS & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_6422: InvSet[NODE_2] = false & CurCmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_6423: Chan2[NODE_2].Cmd = Empty & CurCmd = ReqS -> InvSet[NODE_2] = false
rule_6424: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_6425: ExGntd = false & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = false
rule_6426: ShrSet[NODE_1] = false & CurCmd = Empty -> Cache[NODE_1].State != E
rule_6427: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State = I
rule_6428: InvSet[NODE_2] = false & ExGntd = true -> Chan1[NODE_1].Cmd != ReqS
rule_6429: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> InvSet[NODE_2] = false
rule_6430: Chan1[NODE_1].Cmd = Empty & CurCmd = ReqE -> InvSet[NODE_1] = false
rule_6431: ExGntd = true & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_6432: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> ShrSet[NODE_2] = false
rule_6433: CurCmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_6434: Cache[NODE_2].State != S & CurCmd != ReqS -> ShrSet[NODE_2] = false
rule_6435: InvSet[NODE_2] = false & ExGntd = true -> Chan1[NODE_1].Cmd = Empty
rule_6436: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> InvSet[NODE_2] = false
rule_6437: InvSet[NODE_2] = false & ExGntd = true -> Chan1[NODE_1].Cmd != ReqE
rule_6438: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> InvSet[NODE_2] = false
rule_6439: Cache[NODE_2].State != S & ExGntd = true -> Cache[NODE_2].State = I
rule_6440: Cache[NODE_2].State = I & ExGntd = true -> Cache[NODE_2].State != S
rule_6441: Chan1[NODE_1].Cmd = ReqS & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_6442: CurCmd = ReqS & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_6443: ShrSet[NODE_1] = false & CurCmd = Empty -> Cache[NODE_1].State != S
rule_6444: CurCmd = ReqE & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_6445: Chan2[NODE_2].Cmd != GntS & CurCmd = ReqS -> ShrSet[NODE_1] = false
rule_6446: ShrSet[NODE_1] = false & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_6447: ShrSet[NODE_1] = false & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_6448: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> InvSet[NODE_2] = false
rule_6449: InvSet[NODE_2] = false & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_6450: Chan2[NODE_2].Cmd != Inv & CurCmd = Empty -> InvSet[NODE_2] = false
rule_6451: InvSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_6452: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> CurCmd != ReqS
rule_6453: ShrSet[NODE_1] = true & CurCmd != ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_6454: Chan2[NODE_2].Cmd != Inv & CurCmd = ReqE -> Cache[NODE_2].State = I
rule_6455: Cache[NODE_2].State = I & CurCmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_6456: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_6457: InvSet[NODE_2] = false & ExGntd = true -> Chan1[NODE_2].Cmd = Empty
rule_6458: ExGntd = false & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd = Empty
rule_6459: Cache[NODE_1].State = I & CurCmd != ReqE -> Cache[NODE_2].State = I
rule_6460: Cache[NODE_2].State = I & CurCmd != ReqE -> Cache[NODE_1].State = I
rule_6461: Cache[NODE_1].State = I & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_6462: ShrSet[NODE_2] = false & CurCmd != Empty -> Cache[NODE_1].State = I
rule_6463: InvSet[NODE_2] = false & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_6464: CurCmd = ReqE & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_6465: InvSet[NODE_2] = false & CurCmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_6466: Chan3[NODE_1].Cmd = Empty & CurCmd = ReqE -> InvSet[NODE_2] = false
rule_6467: CurCmd = ReqS & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_6468: InvSet[NODE_1] = false & CurCmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_6469: InvSet[NODE_1] = false & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_6470: Cache[NODE_2].State != S & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_6471: Cache[NODE_2].State = I & CurCmd != Empty -> InvSet[NODE_2] = false
rule_6472: InvSet[NODE_2] = false & CurCmd != Empty -> Cache[NODE_2].State = I
rule_6473: InvSet[NODE_2] = false & ExGntd = true -> Chan1[NODE_1].Cmd != ReqS
rule_6474: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> InvSet[NODE_2] = false
rule_6475: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_6476: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> ShrSet[NODE_2] = false
rule_6477: InvSet[NODE_1] = false & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_6478: Chan2[NODE_2].Cmd != GntS & CurCmd = ReqE -> InvSet[NODE_1] = false
rule_6479: InvSet[NODE_1] = false & CurCmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_6480: Chan2[NODE_2].Cmd != Inv & CurCmd != ReqS -> InvSet[NODE_1] = false
rule_6481: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> ShrSet[NODE_2] = false
rule_6482: ExGntd = true & ShrSet[NODE_2] = false -> Chan1[NODE_2].Cmd != ReqS
rule_6483: ShrSet[NODE_1] = false & CurCmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_6484: CurCmd = ReqE & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_6485: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> ShrSet[NODE_2] = false
rule_6486: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_6487: Chan2[NODE_2].Cmd != Inv & ExGntd = false -> ShrSet[NODE_2] = false
rule_6488: ExGntd = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_6489: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_6490: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_6491: Cache[NODE_1].State != S & ExGntd = false -> ShrSet[NODE_2] = false
rule_6492: ExGntd = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_6493: CurCmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_6494: Chan2[NODE_1].Cmd != Inv & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_6495: InvSet[NODE_2] = false & CurCmd = Empty -> Cache[NODE_1].State != S
rule_6496: Cache[NODE_1].State != S & CurCmd = Empty -> InvSet[NODE_2] = false
rule_6497: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_6498: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_6499: ExGntd = true & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_6500: ExGntd = true & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_6501: ExGntd = false & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqS
rule_6502: CurCmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_6503: InvSet[NODE_2] = false & CurCmd = Empty -> Cache[NODE_2].State != E
rule_6504: Cache[NODE_2].State != E & CurCmd = Empty -> InvSet[NODE_2] = false
rule_6505: CurCmd = ReqE & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_6506: Cache[NODE_1].State != S & CurCmd = ReqE -> Cache[NODE_1].State = I
rule_6507: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> CurCmd = Empty
rule_6508: CurCmd = Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_6509: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_6510: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> CurCmd != ReqS
rule_6511: ExGntd = false & ShrSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_6512: Cache[NODE_2].State != E & ShrSet[NODE_1] = false -> ExGntd = false
rule_6513: ExGntd = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_6514: CurCmd = Empty & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
rule_6515: CurCmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_6516: InvSet[NODE_2] = false & ExGntd = true -> Chan1[NODE_1].Cmd != ReqE
rule_6517: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> InvSet[NODE_2] = false
rule_6518: Chan1[NODE_1].Cmd = Empty & CurCmd = ReqS -> ShrSet[NODE_1] = false
rule_6519: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_6520: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_6521: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_6522: ExGntd = false & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = false
rule_6523: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_6524: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> ShrSet[NODE_2] = false
rule_6525: ExGntd = false & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_6526: ExGntd = false & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_6527: ExGntd = false & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqS
rule_6528: InvSet[NODE_2] = false & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_6529: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> InvSet[NODE_2] = false
rule_6530: ExGntd = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_6531: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_6532: ExGntd = false & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_6533: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_6534: CurCmd = ReqS & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = false
rule_6535: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> ShrSet[NODE_1] = false
rule_6536: ExGntd = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_6537: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> ExGntd = false
rule_6538: Cache[NODE_1].State != S & ExGntd = false -> Cache[NODE_2].State = I
rule_6539: ExGntd = false & Cache[NODE_2].State = I -> Cache[NODE_1].State != S
rule_6540: Chan2[NODE_1].Cmd != GntS & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_6541: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> ExGntd = false
rule_6542: ExGntd = false & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_6543: Chan1[NODE_1].Cmd = ReqE & CurCmd != Empty -> InvSet[NODE_1] = false
rule_6544: Chan2[NODE_2].Cmd != Inv & CurCmd = Empty -> Cache[NODE_2].State = I
rule_6545: CurCmd = Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_6546: Cache[NODE_1].State = I & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_6547: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> Cache[NODE_1].State = I
rule_6548: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_6549: InvSet[NODE_2] = false & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_6550: Chan2[NODE_1].Cmd != Inv & CurCmd != Empty -> InvSet[NODE_2] = false
rule_6551: InvSet[NODE_1] = false & CurCmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_6552: Chan2[NODE_2].Cmd = Empty & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_6553: Chan2[NODE_1].Cmd != GntS & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_6554: ShrSet[NODE_1] = false & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_6555: ExGntd = false & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_6556: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_6557: ExGntd = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_6558: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Empty
rule_6559: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> ShrSet[NODE_2] = false
rule_6560: Cache[NODE_1].State != E & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_6561: Chan2[NODE_1].Cmd != Inv & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_6562: Chan2[NODE_1].Cmd != GntS & CurCmd = Empty -> InvSet[NODE_1] = false
rule_6563: ExGntd = false & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_6564: ExGntd = false & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_6565: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
rule_6566: CurCmd = ReqS & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_6567: CurCmd = ReqS & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State = I
rule_6568: Chan2[NODE_2].Cmd != GntS & CurCmd != ReqS -> ShrSet[NODE_2] = false
rule_6569: CurCmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_6570: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> ExGntd = false
rule_6571: ShrSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_2].Cmd = Empty
rule_6572: InvSet[NODE_1] = false & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_6573: Chan2[NODE_2].Cmd != GntE & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_6574: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> InvSet[NODE_1] = false
rule_6575: CurCmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_6576: Chan2[NODE_2].Cmd != GntE & CurCmd != ReqS -> ShrSet[NODE_2] = false
rule_6577: Cache[NODE_1].State != E & CurCmd != ReqE -> Cache[NODE_1].State = I
rule_6578: Cache[NODE_1].State = I & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_6579: ExGntd = false & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_6580: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> ShrSet[NODE_1] = true
rule_6581: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State = I
rule_6582: CurCmd = ReqS & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_6583: ShrSet[NODE_1] = false & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_6584: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> InvSet[NODE_2] = false
rule_6585: ExGntd = false & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_6586: ExGntd = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_6587: Chan2[NODE_2].Cmd != GntS & ExGntd = false -> InvSet[NODE_1] = false
rule_6588: Chan2[NODE_1].Cmd != GntS & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_6589: CurCmd != ReqE & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_6590: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> ExGntd = false
rule_6591: ExGntd = false & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_6592: CurCmd = ReqS & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_6593: Cache[NODE_2].State = I & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_6594: ExGntd = false & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_6595: ExGntd = false & Cache[NODE_2].State != E -> Cache[NODE_1].State = I
rule_6596: Cache[NODE_2].State != S & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_6597: ShrSet[NODE_1] = false & CurCmd != Empty -> Cache[NODE_2].State != S
rule_6598: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_6599: Chan1[NODE_1].Cmd != ReqS & CurCmd = ReqE -> Cache[NODE_1].State = I
rule_6600: CurCmd = Empty & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_6601: Chan3[NODE_1].Cmd = Empty & CurCmd = Empty -> InvSet[NODE_1] = false
rule_6602: Cache[NODE_2].State = I & CurCmd != ReqS -> Cache[NODE_2].State != S
rule_6603: Cache[NODE_2].State != S & CurCmd != ReqS -> Cache[NODE_2].State = I
rule_6604: CurCmd = ReqS & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntS
rule_6605: Chan2[NODE_1].Cmd != GntS & CurCmd = ReqS -> Cache[NODE_1].State = I
rule_6606: Chan1[NODE_1].Cmd != ReqS & CurCmd = Empty -> InvSet[NODE_1] = false
rule_6607: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> ExGntd = false
rule_6608: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
rule_6609: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> ExGntd = false
rule_6610: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_6611: Chan2[NODE_1].Cmd != GntS & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_6612: CurCmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State = I
rule_6613: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> ShrSet[NODE_1] = true
rule_6614: ShrSet[NODE_1] = true & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_6615: Chan1[NODE_1].Cmd != ReqE & CurCmd != ReqS -> InvSet[NODE_2] = false
rule_6616: Cache[NODE_1].State != E & CurCmd = Empty -> Cache[NODE_1].State = I
rule_6617: CurCmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_6618: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
rule_6619: CurCmd = Empty & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_6620: Chan2[NODE_2].Cmd = Empty & CurCmd = ReqE -> Cache[NODE_2].State = I
rule_6621: Cache[NODE_2].State = I & CurCmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_6622: Chan1[NODE_1].Cmd != ReqS & ExGntd = false -> InvSet[NODE_1] = false
rule_6623: CurCmd = Empty & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_6624: CurCmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_6625: CurCmd = ReqS & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State = I
rule_6626: Cache[NODE_1].State = I & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_6627: Cache[NODE_2].State != E & CurCmd != ReqE -> Cache[NODE_1].State = I
rule_6628: Cache[NODE_2].State = I & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_6629: Cache[NODE_2].State != E & CurCmd != ReqE -> Cache[NODE_2].State = I
rule_6630: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_6631: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State = I
rule_6632: CurCmd != ReqS & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_6633: CurCmd != ReqE & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_6634: Chan1[NODE_1].Cmd != ReqS & CurCmd = ReqS -> Cache[NODE_1].State = I
rule_6635: CurCmd = ReqS & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = false
rule_6636: Cache[NODE_1].State != E & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_6637: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Cache[NODE_1].State != E
rule_6638: ExGntd = false & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_6639: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> InvSet[NODE_2] = false
rule_6640: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> ShrSet[NODE_1] = true
rule_6641: ShrSet[NODE_1] = true & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_6642: ExGntd = false & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_6643: ExGntd = false & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_6644: CurCmd != ReqS & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_6645: CurCmd != ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_6646: ExGntd = false & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_6647: ExGntd = false & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_2] = false
rule_6648: Cache[NODE_2].State != E & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_6649: Chan2[NODE_1].Cmd != Inv & CurCmd = ReqS -> Cache[NODE_2].State != E
rule_6650: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_6651: ShrSet[NODE_1] = false & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_6652: InvSet[NODE_1] = false & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_6653: Chan2[NODE_2].Cmd != GntS & CurCmd != ReqS -> InvSet[NODE_1] = false
rule_6654: Chan2[NODE_2].Cmd = Empty & CurCmd != ReqS -> ShrSet[NODE_2] = false
rule_6655: CurCmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_6656: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntS -> CurCmd = Empty
rule_6657: CurCmd = Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State = I
rule_6658: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_6659: Cache[NODE_1].State = I & ExGntd = true -> Chan1[NODE_2].Cmd = Empty
rule_6660: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_6661: ExGntd = false & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_6662: CurCmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_6663: Chan2[NODE_2].Cmd != GntE & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_6664: Cache[NODE_1].State != S & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_6665: ShrSet[NODE_2] = false & CurCmd != Empty -> Cache[NODE_1].State != S
rule_6666: CurCmd != ReqS & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_6667: CurCmd = ReqS & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_6668: Cache[NODE_2].State = I & ExGntd = true -> Chan1[NODE_1].Cmd != ReqS
rule_6669: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> Cache[NODE_2].State = I
rule_6670: ExGntd = false & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_6671: ExGntd = false & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_6672: ExGntd = false & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_6673: CurCmd = ReqS & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_6674: Chan2[NODE_1].Cmd != Inv & CurCmd = ReqS -> Cache[NODE_2].State != S
rule_6675: Cache[NODE_1].State != E & ExGntd = false -> Cache[NODE_1].State = I
rule_6676: ExGntd = false & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_6677: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_6678: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State = I
rule_6679: InvSet[NODE_1] = false & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_6680: Chan2[NODE_2].Cmd != GntE & CurCmd != ReqS -> InvSet[NODE_1] = false
rule_6681: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> Cache[NODE_2].State = I
rule_6682: Cache[NODE_2].State = I & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_6683: ExGntd = false & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_6684: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_6685: ExGntd = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_6686: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_6687: Cache[NODE_2].State = I & ExGntd = true -> Chan1[NODE_2].Cmd = Empty
rule_6688: Cache[NODE_1].State != E & CurCmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_6689: Chan2[NODE_1].Cmd != Inv & CurCmd = ReqE -> Cache[NODE_1].State != E
rule_6690: Chan1[NODE_1].Cmd = Empty & CurCmd != ReqS -> ShrSet[NODE_2] = false
rule_6691: CurCmd != ReqS & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_6692: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> ShrSet[NODE_2] = false
rule_6693: ExGntd = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_6694: ShrSet[NODE_1] = true & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Empty
rule_6695: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqE -> ShrSet[NODE_1] = true
rule_6696: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> CurCmd != ReqE
rule_6697: ExGntd = false & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_6698: CurCmd != ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_6699: Chan3[NODE_1].Cmd = Empty & CurCmd != ReqS -> ShrSet[NODE_2] = false
rule_6700: CurCmd != ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_6701: Chan3[NODE_1].Cmd = Empty & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_6702: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_6703: Cache[NODE_2].State != S & ExGntd = true -> Chan2[NODE_1].Cmd = GntE
rule_6704: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_6705: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> ExGntd = false
rule_6706: ShrSet[NODE_1] = false & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_6707: CurCmd != ReqS & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_6708: ShrSet[NODE_1] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_6709: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqE
rule_6710: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_6711: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State = I
rule_6712: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_6713: CurCmd != ReqS & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_6714: InvSet[NODE_2] = false & CurCmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_6715: ShrSet[NODE_1] = false & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntS
rule_6716: CurCmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_6717: Cache[NODE_1].State != S & CurCmd = Empty -> Cache[NODE_1].State = I
rule_6718: Chan1[NODE_1].Cmd = Empty & CurCmd != ReqS -> InvSet[NODE_2] = false
rule_6719: ExGntd = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_6720: ExGntd = false & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_1] = false
rule_6721: Chan1[NODE_1].Cmd = Empty & CurCmd = ReqS -> Cache[NODE_2].State = I
rule_6722: CurCmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_6723: Chan2[NODE_2].Cmd != GntS & CurCmd = Empty -> InvSet[NODE_1] = false
rule_6724: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqE
rule_6725: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_6726: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> ExGntd = false
rule_6727: ShrSet[NODE_1] = false & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_6728: Cache[NODE_1].State = I & ExGntd = true -> Chan1[NODE_1].Cmd = Empty
rule_6729: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> Cache[NODE_1].State = I
rule_6730: CurCmd != Empty & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_6731: CurCmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_6732: Cache[NODE_2].State != E & CurCmd = Empty -> Cache[NODE_1].State = I
rule_6733: InvSet[NODE_2] = false & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_6734: Chan3[NODE_1].Cmd = Empty & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_6735: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> CurCmd = Empty
rule_6736: CurCmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_6737: Chan1[NODE_1].Cmd = ReqS & CurCmd != Empty -> InvSet[NODE_1] = false
rule_6738: Cache[NODE_2].State = I & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_6739: Chan2[NODE_2].Cmd != GntE & CurCmd = ReqE -> Cache[NODE_2].State = I
rule_6740: Cache[NODE_2].State = I & ExGntd = true -> Chan1[NODE_2].Cmd != ReqS
rule_6741: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Cache[NODE_2].State = I
rule_6742: Chan1[NODE_1].Cmd = Empty & CurCmd = Empty -> InvSet[NODE_2] = false
rule_6743: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> Cache[NODE_2].State = I
rule_6744: Cache[NODE_2].State = I & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_6745: Chan1[NODE_1].Cmd = ReqS & CurCmd != Empty -> InvSet[NODE_2] = false
rule_6746: InvSet[NODE_2] = false & ExGntd = true -> Chan2[NODE_1].Cmd != Empty
rule_6747: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> InvSet[NODE_2] = false
rule_6748: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_6749: Cache[NODE_1].State != E & ExGntd = false -> Cache[NODE_2].State = I
rule_6750: ExGntd = false & Cache[NODE_2].State = I -> Cache[NODE_1].State != E
rule_6751: Cache[NODE_2].State = I & CurCmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_6752: Chan2[NODE_1].Cmd != Inv & CurCmd != ReqS -> Cache[NODE_2].State = I
rule_6753: CurCmd != ReqS & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_6754: CurCmd != ReqE & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State = I
rule_6755: Chan2[NODE_2].Cmd != Inv & CurCmd = ReqE -> Cache[NODE_2].State != S
rule_6756: CurCmd = ReqE & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_6757: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_6758: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State = I
rule_6759: Chan2[NODE_2].Cmd != GntS & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_6760: InvSet[NODE_2] = false & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_6761: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_6762: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State = I
rule_6763: Chan1[NODE_1].Cmd = Empty & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_6764: Cache[NODE_1].State = I & ExGntd = true -> Chan1[NODE_1].Cmd != ReqS
rule_6765: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> Cache[NODE_1].State = I
rule_6766: ExGntd = false & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_6767: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = false -> ExGntd = false
rule_6768: Chan1[NODE_1].Cmd != ReqS & CurCmd = Empty -> InvSet[NODE_1] = false
rule_6769: ExGntd = false & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_6770: ExGntd = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_6771: ExGntd = false & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_6772: Cache[NODE_1].State != E & ExGntd = true -> Chan2[NODE_1].Cmd = GntE
rule_6773: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_6774: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_6775: InvSet[NODE_2] = false & ExGntd = true -> Chan2[NODE_1].Cmd != Empty
rule_6776: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> InvSet[NODE_2] = false
rule_6777: CurCmd = Empty & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_6778: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> ExGntd = false
rule_6779: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != S
rule_6780: ExGntd = false & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_6781: Chan2[NODE_2].Cmd != GntS & CurCmd = ReqS -> Cache[NODE_1].State = I
rule_6782: CurCmd = ReqS & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntS
rule_6783: InvSet[NODE_1] = false & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_6784: Chan2[NODE_1].Cmd != Inv & CurCmd != Empty -> InvSet[NODE_1] = false
rule_6785: Cache[NODE_1].State != S & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_6786: ShrSet[NODE_1] = false & CurCmd != Empty -> Cache[NODE_1].State != S
rule_6787: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> ExGntd = false
rule_6788: CurCmd != ReqE & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_6789: ExGntd = false & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_6790: InvSet[NODE_1] = false & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_6791: Chan2[NODE_2].Cmd != GntE & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_6792: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> ShrSet[NODE_1] = true
rule_6793: ShrSet[NODE_1] = true & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_6794: Chan1[NODE_1].Cmd = Empty & ExGntd = false -> InvSet[NODE_1] = false
rule_6795: CurCmd = Empty & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_6796: ShrSet[NODE_1] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_6797: Chan1[NODE_1].Cmd != ReqS & ExGntd = false -> ShrSet[NODE_2] = false
rule_6798: Chan1[NODE_1].Cmd != ReqE & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_6799: Cache[NODE_2].State = I & ExGntd = true -> Chan1[NODE_2].Cmd != ReqE
rule_6800: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State = I
rule_6801: Chan1[NODE_1].Cmd != ReqS & CurCmd = Empty -> ShrSet[NODE_2] = false
rule_6802: CurCmd != ReqS & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_6803: Cache[NODE_1].State != E & ExGntd = false -> Cache[NODE_2].State = I
rule_6804: ExGntd = false & Cache[NODE_2].State = I -> Cache[NODE_1].State != E
rule_6805: ExGntd = false & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_6806: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> ExGntd = false
rule_6807: Chan1[NODE_1].Cmd = Empty & ExGntd = false -> ShrSet[NODE_2] = false
rule_6808: ExGntd = false & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_6809: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> ExGntd = false
rule_6810: CurCmd != Empty & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_6811: CurCmd != ReqS & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_6812: Chan2[NODE_1].Cmd != Inv & CurCmd != ReqS -> Cache[NODE_1].State = I
rule_6813: Chan1[NODE_1].Cmd = ReqS & CurCmd != ReqE -> Cache[NODE_2].State = I
rule_6814: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_6815: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State = I
rule_6816: CurCmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State = I
rule_6817: Chan1[NODE_2].Cmd = ReqS & CurCmd != Empty -> InvSet[NODE_1] = false
rule_6818: ExGntd = false & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_6819: CurCmd = ReqS & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_6820: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> ExGntd = false
rule_6821: CurCmd = ReqE & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = false
rule_6822: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_6823: Cache[NODE_1].State = I & ExGntd = true -> Chan1[NODE_2].Cmd = Empty
rule_6824: Chan1[NODE_1].Cmd != ReqS & CurCmd != ReqS -> InvSet[NODE_1] = false
rule_6825: ExGntd = false & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_6826: ShrSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_1].Cmd != GntS
rule_6827: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> ExGntd = false
rule_6828: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> ShrSet[NODE_1] = false
rule_6829: ExGntd = false & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_6830: Cache[NODE_1].State != E & ExGntd = true -> Cache[NODE_2].State != S
rule_6831: Cache[NODE_2].State != S & ExGntd = true -> Cache[NODE_1].State != E
rule_6832: Chan2[NODE_2].Cmd = Empty & CurCmd = ReqS -> Cache[NODE_2].State = I
rule_6833: Cache[NODE_2].State = I & CurCmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_6834: Chan2[NODE_1].Cmd != GntE & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_6835: Chan2[NODE_2].Cmd != GntS & ExGntd = false -> ShrSet[NODE_2] = false
rule_6836: ExGntd = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_6837: ShrSet[NODE_1] = false & CurCmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_6838: ShrSet[NODE_1] = false & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_6839: Chan1[NODE_1].Cmd != ReqS & ExGntd = false -> ShrSet[NODE_2] = false
rule_6840: CurCmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_6841: Chan3[NODE_1].Cmd = Empty & CurCmd = Empty -> ShrSet[NODE_2] = false
rule_6842: InvSet[NODE_2] = false & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_6843: Chan2[NODE_1].Cmd != Inv & CurCmd != Empty -> InvSet[NODE_2] = false
rule_6844: CurCmd != ReqE & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State = I
rule_6845: ExGntd = false & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_6846: ExGntd = false & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_6847: ExGntd = false & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_6848: ExGntd = false & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_6849: Chan2[NODE_1].Cmd != GntE & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_6850: ShrSet[NODE_1] = false & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_6851: ShrSet[NODE_1] = true & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Empty
rule_6852: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqE -> ShrSet[NODE_1] = true
rule_6853: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> CurCmd != ReqE
rule_6854: CurCmd = ReqS & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_6855: CurCmd = ReqS & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd = Empty
rule_6856: Cache[NODE_1].State = I & ExGntd = true -> Chan1[NODE_2].Cmd != ReqS
rule_6857: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Cache[NODE_1].State = I
rule_6858: Chan2[NODE_2].Cmd != Inv & ExGntd = true -> Cache[NODE_2].State != S
rule_6859: Cache[NODE_2].State != S & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_6860: ExGntd = false & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_6861: CurCmd = ReqS & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_6862: Chan2[NODE_2].Cmd != GntE & CurCmd = ReqS -> Cache[NODE_1].State = I
rule_6863: ExGntd = false & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != Inv
rule_6864: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> Cache[NODE_2].State = I
rule_6865: Chan2[NODE_1].Cmd != GntS & CurCmd != ReqS -> ShrSet[NODE_2] = false
rule_6866: InvSet[NODE_2] = false & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_6867: Chan2[NODE_2].Cmd != GntS & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_6868: Cache[NODE_1].State = I & ExGntd = true -> Chan1[NODE_2].Cmd != ReqE
rule_6869: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State = I
rule_6870: Cache[NODE_1].State != E & ExGntd = true -> Cache[NODE_2].State != E
rule_6871: Cache[NODE_2].State != E & ExGntd = true -> Cache[NODE_1].State != E
rule_6872: Cache[NODE_1].State != E & CurCmd = Empty -> Cache[NODE_2].State = I
rule_6873: CurCmd = Empty & Cache[NODE_2].State = I -> Cache[NODE_1].State != E
rule_6874: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> InvSet[NODE_1] = false
rule_6875: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State = I
rule_6876: ExGntd = false & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_6877: ExGntd = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_6878: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_6879: ExGntd = false & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_6880: CurCmd = ReqE & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_6881: CurCmd = Empty & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_6882: CurCmd = Empty & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_6883: Chan1[NODE_1].Cmd = ReqS & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_6884: CurCmd = ReqE & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_6885: Chan2[NODE_1].Cmd != Inv & CurCmd = ReqE -> Cache[NODE_2].State != S
rule_6886: Cache[NODE_1].State != S & CurCmd != ReqS -> Cache[NODE_2].State = I
rule_6887: Cache[NODE_2].State = I & CurCmd != ReqS -> Cache[NODE_1].State != S
rule_6888: ShrSet[NODE_1] = false & CurCmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_6889: CurCmd != Empty & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_6890: CurCmd = ReqE & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_6891: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> ExGntd = false
rule_6892: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> Cache[NODE_2].State = I
rule_6893: Cache[NODE_2].State = I & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_6894: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_6895: ExGntd = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State = I
rule_6896: ExGntd = false & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_1] = false
rule_6897: InvSet[NODE_1] = false & CurCmd != Empty -> Cache[NODE_1].State != S
rule_6898: Cache[NODE_1].State != S & CurCmd != Empty -> InvSet[NODE_1] = false
rule_6899: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> ShrSet[NODE_1] = true
rule_6900: ShrSet[NODE_1] = true & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_6901: InvSet[NODE_1] = false & CurCmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_6902: Chan3[NODE_1].Cmd = Empty & CurCmd != ReqS -> InvSet[NODE_1] = false
rule_6903: InvSet[NODE_1] = false & CurCmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_6904: Chan2[NODE_2].Cmd = Empty & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_6905: ShrSet[NODE_1] = false & CurCmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_6906: CurCmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State = I
rule_6907: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> ExGntd = false
rule_6908: ExGntd = false & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_2] = false
rule_6909: Cache[NODE_1].State != S & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_6910: ShrSet[NODE_1] = false & CurCmd != Empty -> Cache[NODE_1].State != S
rule_6911: Chan1[NODE_1].Cmd != ReqE & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_6912: Cache[NODE_1].State != S & CurCmd != ReqE -> Cache[NODE_2].State = I
rule_6913: Cache[NODE_2].State = I & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_6914: Cache[NODE_1].State != E & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_6915: Chan2[NODE_2].Cmd != Inv & ExGntd = true -> Cache[NODE_1].State != E
rule_6916: Chan1[NODE_1].Cmd = Empty & ExGntd = false -> ShrSet[NODE_2] = false
rule_6917: CurCmd != ReqS & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_6918: InvSet[NODE_1] = false & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_6919: Chan2[NODE_2].Cmd != GntS & CurCmd != ReqS -> InvSet[NODE_1] = false
rule_6920: InvSet[NODE_1] = false & CurCmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_6921: Chan2[NODE_2].Cmd = Empty & CurCmd != ReqS -> InvSet[NODE_1] = false
rule_6922: CurCmd != ReqS & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_6923: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_6924: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> ExGntd = false
rule_6925: ExGntd = false & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_6926: ExGntd = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_6927: ExGntd = false & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = false
rule_6928: Chan2[NODE_1].Cmd != GntS & CurCmd = Empty -> ShrSet[NODE_2] = false
rule_6929: Chan2[NODE_2].Cmd != Inv & CurCmd != ReqE -> Cache[NODE_2].State = I
rule_6930: Cache[NODE_2].State = I & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_6931: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_6932: ExGntd = false & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State = I
rule_6933: Cache[NODE_1].State != E & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_6934: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Cache[NODE_1].State != E
rule_6935: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_6936: ShrSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_1].Cmd != GntS
rule_6937: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> ExGntd = false
rule_6938: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> ShrSet[NODE_1] = false
rule_6939: Cache[NODE_1].State != E & ExGntd = true -> Cache[NODE_1].State != S
rule_6940: Cache[NODE_1].State != S & ExGntd = true -> Cache[NODE_1].State != E
rule_6941: Chan1[NODE_1].Cmd != ReqE & CurCmd != ReqS -> InvSet[NODE_2] = false
rule_6942: Chan1[NODE_2].Cmd = ReqS & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_6943: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
rule_6944: ExGntd = false & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_6945: ExGntd = false & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_6946: Chan1[NODE_2].Cmd = ReqS & CurCmd != Empty -> InvSet[NODE_2] = false
rule_6947: CurCmd != ReqS & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_6948: InvSet[NODE_1] = false & CurCmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_6949: CurCmd != ReqS & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_6950: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> ShrSet[NODE_1] = true
rule_6951: ShrSet[NODE_1] = true & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_6952: Cache[NODE_2].State = I & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_6953: Cache[NODE_2].State != S & CurCmd != ReqE -> Cache[NODE_2].State = I
rule_6954: CurCmd != ReqS & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_6955: Cache[NODE_2].State = I & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_6956: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> Cache[NODE_2].State = I
rule_6957: CurCmd = ReqS & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_6958: Cache[NODE_2].State = I & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_6959: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> Cache[NODE_2].State = I
rule_6960: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> ExGntd = false
rule_6961: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> ShrSet[NODE_2] = false
rule_6962: CurCmd != ReqE & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_6963: ShrSet[NODE_1] = false & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_6964: CurCmd = ReqS & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State = I
rule_6965: CurCmd != ReqE & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_6966: Chan2[NODE_2].Cmd != Inv & CurCmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_6967: Chan2[NODE_1].Cmd != Inv & CurCmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_6968: Cache[NODE_2].State != S & ExGntd = true -> Chan2[NODE_1].Cmd = GntE
rule_6969: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_6970: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_6971: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_6972: ExGntd = false & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_6973: Chan2[NODE_1].Cmd != GntS & CurCmd = Empty -> InvSet[NODE_1] = false
rule_6974: ExGntd = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_6975: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> InvSet[NODE_1] = false
rule_6976: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> CurCmd = Empty
rule_6977: CurCmd = Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State = I
rule_6978: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_6979: ExGntd = false & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_6980: ShrSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_1].Cmd = Empty
rule_6981: Chan1[NODE_1].Cmd != ReqS & CurCmd != ReqS -> InvSet[NODE_2] = false
rule_6982: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State = I
rule_6983: Chan1[NODE_2].Cmd = ReqS & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_6984: CurCmd = ReqS & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_6985: Cache[NODE_2].State != E & CurCmd = ReqS -> Cache[NODE_2].State != S
rule_6986: Chan2[NODE_2].Cmd != GntS & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_6987: CurCmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_6988: ExGntd = false & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_6989: Chan2[NODE_2].Cmd != Inv & CurCmd = ReqS -> Cache[NODE_2].State != S
rule_6990: CurCmd = ReqS & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_6991: ExGntd = false & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_6992: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_6993: Chan2[NODE_2].Cmd != Inv & ExGntd = true -> Chan2[NODE_1].Cmd = GntE
rule_6994: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_6995: ExGntd = false & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_6996: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_6997: ExGntd = false & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_6998: ExGntd = false & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_6999: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> ExGntd = false
rule_7000: ShrSet[NODE_1] = false & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_7001: CurCmd != ReqS & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_7002: ExGntd = false & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_7003: Cache[NODE_1].State != S & ExGntd = false -> Cache[NODE_1].State = I
rule_7004: Chan1[NODE_1].Cmd = Empty & CurCmd = Empty -> ShrSet[NODE_2] = false
rule_7005: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_7006: ExGntd = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_7007: ExGntd = false & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_7008: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != S
rule_7009: CurCmd = ReqS & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_7010: Cache[NODE_2].State = I & CurCmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_7011: Chan1[NODE_1].Cmd = Empty & CurCmd = Empty -> ShrSet[NODE_2] = false
rule_7012: Cache[NODE_2].State = I & ExGntd = true -> Chan1[NODE_1].Cmd != ReqS
rule_7013: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> Cache[NODE_2].State = I
rule_7014: Cache[NODE_1].State != E & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_7015: ShrSet[NODE_1] = false & CurCmd != Empty -> Cache[NODE_1].State != E
rule_7016: CurCmd = Empty & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_7017: Chan1[NODE_1].Cmd != ReqE & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_7018: CurCmd != ReqE & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_7019: ExGntd = false & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_7020: ExGntd = false & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_7021: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_7022: CurCmd = ReqE & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_7023: Cache[NODE_2].State != E & CurCmd = ReqE -> Cache[NODE_2].State != S
rule_7024: InvSet[NODE_2] = false & CurCmd != Empty -> Cache[NODE_2].State != E
rule_7025: Cache[NODE_2].State != E & CurCmd != Empty -> InvSet[NODE_2] = false
rule_7026: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> ExGntd = false
rule_7027: Chan2[NODE_2].Cmd = Empty & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_7028: CurCmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_7029: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> ExGntd = false
rule_7030: ExGntd = false & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_7031: InvSet[NODE_2] = false & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_7032: Chan2[NODE_2].Cmd != GntE & CurCmd != ReqS -> InvSet[NODE_2] = false
rule_7033: ExGntd = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_7034: ExGntd = false & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_7035: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> ExGntd = false
rule_7036: Chan1[NODE_2].Cmd != ReqS & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_7037: InvSet[NODE_1] = false & CurCmd != Empty -> Cache[NODE_2].State != E
rule_7038: Cache[NODE_2].State != E & CurCmd != Empty -> InvSet[NODE_1] = false
rule_7039: Chan1[NODE_1].Cmd = ReqE & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_7040: Chan2[NODE_1].Cmd != GntS & CurCmd = Empty -> InvSet[NODE_2] = false
rule_7041: Chan1[NODE_1].Cmd != ReqS & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_7042: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
rule_7043: CurCmd = ReqS & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_7044: ExGntd = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_7045: ExGntd = false & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = false
rule_7046: ShrSet[NODE_2] = false & CurCmd != Empty -> Cache[NODE_2].State != E
rule_7047: Cache[NODE_2].State != E & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_7048: Cache[NODE_1].State != E & ExGntd = true -> Cache[NODE_2].State != E
rule_7049: Cache[NODE_2].State != E & ExGntd = true -> Cache[NODE_1].State != E
rule_7050: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_7051: ExGntd = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_7052: ExGntd = false & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_7053: Chan1[NODE_1].Cmd = Empty & CurCmd = ReqS -> Cache[NODE_1].State = I
rule_7054: Chan2[NODE_2].Cmd != GntS & ExGntd = false -> InvSet[NODE_2] = false
rule_7055: ExGntd = false & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_7056: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_7057: ExGntd = false & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_7058: InvSet[NODE_1] = false & CurCmd != Empty -> Cache[NODE_2].State != S
rule_7059: Cache[NODE_2].State != S & CurCmd != Empty -> InvSet[NODE_1] = false
rule_7060: CurCmd = Empty & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_7061: Chan2[NODE_2].Cmd = Empty & CurCmd = Empty -> InvSet[NODE_2] = false
rule_7062: InvSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_7063: InvSet[NODE_1] = false & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_7064: CurCmd != ReqE & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_7065: Chan1[NODE_1].Cmd != ReqS & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_7066: CurCmd != ReqS & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_7067: ShrSet[NODE_1] = false & CurCmd != ReqS -> Chan2[NODE_1].Cmd = Empty
rule_7068: CurCmd = ReqE & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = Empty
rule_7069: Chan3[NODE_1].Cmd = Empty & CurCmd = ReqE -> Cache[NODE_1].State = I
rule_7070: Chan1[NODE_1].Cmd != ReqS & CurCmd != ReqS -> ShrSet[NODE_2] = false
rule_7071: CurCmd != ReqE & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_7072: Chan2[NODE_2].Cmd != Inv & ExGntd = true -> Cache[NODE_2].State != E
rule_7073: Cache[NODE_2].State != E & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_7074: ExGntd = false & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_7075: CurCmd != ReqS & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_7076: Cache[NODE_2].State != S & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_7077: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Cache[NODE_2].State != S
rule_7078: Cache[NODE_1].State = I & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_7079: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> Cache[NODE_1].State = I
rule_7080: ShrSet[NODE_1] = false & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_7081: CurCmd = ReqE & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_7082: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != S
rule_7083: ExGntd = false & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_7084: ExGntd = false & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_7085: ExGntd = false & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_7086: Chan2[NODE_2].Cmd = Empty & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_7087: CurCmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_7088: CurCmd != ReqS & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_7089: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_7090: ExGntd = false & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_7091: CurCmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_7092: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> CurCmd = Empty
rule_7093: Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> ShrSet[NODE_1] = true
rule_7094: ShrSet[NODE_1] = false & CurCmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_7095: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> ExGntd = false
rule_7096: ShrSet[NODE_1] = false & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_7097: ExGntd = false & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_7098: ExGntd = false & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_7099: Chan1[NODE_1].Cmd = Empty & ExGntd = false -> InvSet[NODE_2] = false
rule_7100: ShrSet[NODE_1] = false & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_7101: CurCmd = Empty & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_7102: CurCmd != ReqS & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_7103: Chan1[NODE_2].Cmd != ReqS & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_7104: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> ExGntd = false
rule_7105: CurCmd != ReqS & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_7106: Chan2[NODE_2].Cmd != Inv & ExGntd = false -> Cache[NODE_2].State = I
rule_7107: ExGntd = false & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_7108: Chan1[NODE_1].Cmd != ReqS & CurCmd != ReqS -> ShrSet[NODE_2] = false
rule_7109: Cache[NODE_1].State != S & ExGntd = false -> Cache[NODE_2].State = I
rule_7110: ExGntd = false & Cache[NODE_2].State = I -> Cache[NODE_1].State != S
rule_7111: Chan2[NODE_2].Cmd != Inv & CurCmd = ReqS -> Cache[NODE_2].State != E
rule_7112: Cache[NODE_2].State != E & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_7113: CurCmd = Empty & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_7114: CurCmd = ReqE & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_7115: Chan2[NODE_2].Cmd != GntE & CurCmd = ReqE -> Cache[NODE_1].State = I
rule_7116: ExGntd = false & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_7117: Cache[NODE_1].State != S & ExGntd = true -> Chan2[NODE_1].Cmd = GntE
rule_7118: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_7119: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_7120: Chan2[NODE_2].Cmd != GntS & CurCmd = Empty -> InvSet[NODE_1] = false
rule_7121: CurCmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_7122: CurCmd = ReqE & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_7123: Chan1[NODE_1].Cmd = Empty & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_7124: ExGntd = false & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_7125: ExGntd = false & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_7126: Chan2[NODE_1].Cmd != GntS & CurCmd = Empty -> InvSet[NODE_2] = false
rule_7127: Cache[NODE_2].State = I & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_7128: CurCmd = ReqE & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State = I
rule_7129: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_7130: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State = I
rule_7131: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_7132: Cache[NODE_2].State = I & ExGntd = true -> Chan1[NODE_2].Cmd = Empty
rule_7133: InvSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_7134: CurCmd = Empty & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_2] = false
rule_7135: CurCmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_7136: Chan3[NODE_1].Cmd = Empty & CurCmd = Empty -> ShrSet[NODE_2] = false
rule_7137: InvSet[NODE_1] = false & CurCmd != Empty -> Cache[NODE_1].State != E
rule_7138: Cache[NODE_1].State != E & CurCmd != Empty -> InvSet[NODE_1] = false
rule_7139: ShrSet[NODE_1] = false & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_7140: CurCmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_7141: Chan2[NODE_2].Cmd = Empty & CurCmd = Empty -> InvSet[NODE_1] = false
rule_7142: ExGntd = false & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_7143: ExGntd = false & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_7144: ExGntd = false & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_7145: ExGntd = false & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_7146: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_7147: ExGntd = false & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_7148: ExGntd = false & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_7149: Chan1[NODE_1].Cmd = ReqS & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_7150: ExGntd = false & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_7151: CurCmd != ReqE & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_7152: Cache[NODE_1].State != E & CurCmd != Empty -> InvSet[NODE_1] = false
rule_7153: InvSet[NODE_1] = false & CurCmd != Empty -> Cache[NODE_1].State != E
rule_7154: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_7155: CurCmd != ReqE & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_7156: Cache[NODE_2].State = I & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_7157: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> Cache[NODE_2].State = I
rule_7158: CurCmd = Empty & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_7159: Chan1[NODE_1].Cmd = ReqE & CurCmd != Empty -> InvSet[NODE_2] = false
rule_7160: Chan1[NODE_1].Cmd != ReqS & CurCmd = ReqS -> Cache[NODE_2].State = I
rule_7161: ExGntd = false & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_7162: CurCmd != ReqS & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State = I
rule_7163: CurCmd = ReqE & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_7164: CurCmd = ReqE & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd = Empty
rule_7165: Cache[NODE_1].State != S & ExGntd = true -> Cache[NODE_2].State != S
rule_7166: Cache[NODE_2].State != S & ExGntd = true -> Cache[NODE_1].State != S
rule_7167: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> ExGntd = false
rule_7168: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_7169: Chan2[NODE_2].Cmd != GntS & CurCmd = Empty -> ShrSet[NODE_2] = false
rule_7170: CurCmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_7171: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State = I
rule_7172: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_7173: ExGntd = false & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_7174: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> ShrSet[NODE_2] = false
rule_7175: ShrSet[NODE_1] = true & CurCmd != ReqS -> Chan2[NODE_1].Cmd != Empty
rule_7176: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> CurCmd != ReqS
rule_7177: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqS -> ShrSet[NODE_1] = true
rule_7178: Chan2[NODE_1].Cmd != GntS & CurCmd != ReqS -> ShrSet[NODE_2] = false
rule_7179: ShrSet[NODE_1] = false & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_7180: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
rule_7181: CurCmd = ReqE & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State = I
rule_7182: Cache[NODE_2].State = I & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_7183: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> Cache[NODE_2].State = I
rule_7184: Cache[NODE_1].State != S & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_7185: Chan2[NODE_1].Cmd != Inv & CurCmd = ReqS -> Cache[NODE_1].State != S
rule_7186: Chan2[NODE_2].Cmd != GntS & ExGntd = false -> InvSet[NODE_1] = false
rule_7187: ExGntd = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_7188: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_7189: ExGntd = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_7190: ExGntd = false & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_7191: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Cache[NODE_2].State = I
rule_7192: Cache[NODE_2].State = I & ExGntd = true -> Chan1[NODE_2].Cmd != ReqS
rule_7193: Chan2[NODE_2].Cmd != GntS & ExGntd = false -> ShrSet[NODE_2] = false
rule_7194: ExGntd = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_7195: Chan1[NODE_1].Cmd != ReqS & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_7196: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_7197: ExGntd = false & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_7198: Chan2[NODE_2].Cmd != GntS & ExGntd = false -> InvSet[NODE_2] = false
rule_7199: ExGntd = false & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_7200: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State = I
rule_7201: CurCmd = ReqE & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State = I
rule_7202: Chan1[NODE_1].Cmd = ReqE & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_7203: Chan1[NODE_1].Cmd != ReqS & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_7204: CurCmd = Empty & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_7205: ShrSet[NODE_1] = false & CurCmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_7206: Chan1[NODE_2].Cmd != ReqS & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_7207: Chan2[NODE_1].Cmd != GntS & CurCmd != ReqS -> InvSet[NODE_1] = false
rule_7208: InvSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_7209: Chan2[NODE_2].Cmd = Empty & CurCmd = Empty -> InvSet[NODE_2] = false
rule_7210: ExGntd = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_7211: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_7212: ExGntd = false & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_7213: CurCmd = Empty & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_7214: Chan1[NODE_1].Cmd = Empty & CurCmd = Empty -> InvSet[NODE_1] = false
rule_7215: ShrSet[NODE_1] = false & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntS
rule_7216: Chan1[NODE_1].Cmd = ReqS & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_7217: CurCmd = Empty & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_7218: Chan2[NODE_2].Cmd != GntS & ExGntd = false -> ShrSet[NODE_2] = false
rule_7219: ExGntd = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_7220: Chan1[NODE_2].Cmd = ReqS & CurCmd != Empty -> InvSet[NODE_1] = false
rule_7221: ExGntd = false & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_7222: ExGntd = false & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_7223: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_7224: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State = I
rule_7225: CurCmd = ReqS & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_7226: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> ExGntd = false
rule_7227: CurCmd = Empty & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_7228: CurCmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_7229: CurCmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_7230: Chan2[NODE_2].Cmd = Empty & CurCmd = Empty -> InvSet[NODE_1] = false
rule_7231: Chan2[NODE_2].Cmd != GntS & ExGntd = false -> InvSet[NODE_2] = false
rule_7232: ExGntd = false & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_7233: Chan2[NODE_2].Cmd != GntE & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_7234: InvSet[NODE_2] = false & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_7235: InvSet[NODE_2] = false & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_7236: Chan2[NODE_2].Cmd != GntE & CurCmd != ReqS -> InvSet[NODE_2] = false
rule_7237: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_7238: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Empty
rule_7239: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> ShrSet[NODE_2] = false
rule_7240: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State = I
rule_7241: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_7242: Cache[NODE_1].State != E & ExGntd = false -> Cache[NODE_1].State = I
rule_7243: ExGntd = false & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_7244: Cache[NODE_2].State = I & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_7245: CurCmd = ReqS & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State = I
rule_7246: Chan1[NODE_1].Cmd = ReqS & CurCmd != Empty -> InvSet[NODE_2] = false
rule_7247: Cache[NODE_1].State = I & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_7248: Cache[NODE_2].State != S & CurCmd != ReqE -> Cache[NODE_1].State = I
rule_7249: CurCmd = ReqS & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = Empty
rule_7250: Chan3[NODE_1].Cmd = Empty & CurCmd = ReqS -> Cache[NODE_1].State = I
rule_7251: Chan1[NODE_2].Cmd != ReqS & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_7252: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_7253: ExGntd = false & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_7254: CurCmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
rule_7255: Chan2[NODE_2].Cmd != Inv & CurCmd = Empty -> Cache[NODE_1].State = I
rule_7256: CurCmd != Empty & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_7257: Chan2[NODE_2].Cmd != Inv & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_7258: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_7259: Chan1[NODE_1].Cmd != ReqE & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_7260: ShrSet[NODE_1] = false & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_7261: InvSet[NODE_2] = false & CurCmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_7262: Chan3[NODE_1].Cmd = Empty & CurCmd != ReqS -> InvSet[NODE_2] = false
rule_7263: Chan2[NODE_1].Cmd != GntS & CurCmd = Empty -> ShrSet[NODE_2] = false
rule_7264: Chan1[NODE_1].Cmd = Empty & CurCmd = Empty -> InvSet[NODE_2] = false
rule_7265: InvSet[NODE_1] = false & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_7266: Chan2[NODE_2].Cmd != Inv & CurCmd != Empty -> InvSet[NODE_1] = false
rule_7267: ExGntd = false & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_7268: Cache[NODE_1].State != S & CurCmd = ReqS -> Cache[NODE_2].State != E
rule_7269: Cache[NODE_2].State != E & CurCmd = ReqS -> Cache[NODE_1].State != S
rule_7270: Cache[NODE_1].State != E & CurCmd != ReqS -> Cache[NODE_2].State = I
rule_7271: Cache[NODE_2].State = I & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_7272: Cache[NODE_1].State != E & CurCmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_7273: Chan2[NODE_2].Cmd != Inv & CurCmd = ReqE -> Cache[NODE_1].State != E
rule_7274: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_7275: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State = I
rule_7276: CurCmd != ReqS & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
rule_7277: Chan2[NODE_2].Cmd != Inv & CurCmd != ReqS -> Cache[NODE_1].State = I
rule_7278: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Chan2[NODE_1].Cmd = GntE
rule_7279: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_7280: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_7281: Cache[NODE_1].State != E & CurCmd != ReqS -> Cache[NODE_1].State = I
rule_7282: CurCmd != ReqS & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_7283: InvSet[NODE_2] = false & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_7284: Chan3[NODE_1].Cmd = Empty & CurCmd = Empty -> InvSet[NODE_2] = false
rule_7285: ExGntd = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_7286: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> InvSet[NODE_1] = false
rule_7287: ShrSet[NODE_1] = false & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_7288: ExGntd = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_7289: ExGntd = false & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_1] = false
rule_7290: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_7291: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State = I
rule_7292: CurCmd = ReqS & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_7293: CurCmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_7294: Chan2[NODE_2].Cmd != GntE & CurCmd != ReqS -> ShrSet[NODE_2] = false
rule_7295: CurCmd = ReqE & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = false
rule_7296: ExGntd = false & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_7297: Cache[NODE_2].State != E & ExGntd = false -> Cache[NODE_2].State = I
rule_7298: ShrSet[NODE_1] = false & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_7299: CurCmd != ReqS & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_7300: ShrSet[NODE_1] = false & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_7301: Chan2[NODE_1].Cmd != Inv & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_7302: ExGntd = false & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_7303: ExGntd = false & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_2] = false
rule_7304: Cache[NODE_1].State != S & CurCmd = Empty -> Cache[NODE_2].State = I
rule_7305: CurCmd = Empty & Cache[NODE_2].State = I -> Cache[NODE_1].State != S
rule_7306: InvSet[NODE_2] = false & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_7307: Chan2[NODE_2].Cmd != GntS & CurCmd != ReqS -> InvSet[NODE_2] = false
rule_7308: Chan1[NODE_1].Cmd = ReqE & CurCmd != ReqE -> Cache[NODE_1].State = I
rule_7309: ExGntd = false & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_1] = false
rule_7310: Cache[NODE_1].State != S & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_7311: Chan2[NODE_2].Cmd != Inv & CurCmd = ReqS -> Cache[NODE_1].State != S
rule_7312: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_7313: Chan2[NODE_2].Cmd != Inv & CurCmd = ReqE -> Cache[NODE_1].State != S
rule_7314: Cache[NODE_1].State != S & CurCmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_7315: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> ExGntd = false
rule_7316: ExGntd = false & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_7317: Chan1[NODE_1].Cmd != ReqE & CurCmd != ReqS -> ShrSet[NODE_2] = false
rule_7318: CurCmd = Empty & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_7319: Chan1[NODE_1].Cmd = Empty & CurCmd != ReqS -> InvSet[NODE_1] = false
rule_7320: CurCmd = Empty & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_7321: InvSet[NODE_2] = false & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_7322: Chan3[NODE_1].Cmd = Empty & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_7323: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_7324: ExGntd = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_7325: ExGntd = false & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_1] = false
rule_7326: Chan2[NODE_1].Cmd != GntE & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_7327: CurCmd = ReqS & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State = I
rule_7328: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Empty
rule_7329: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> ShrSet[NODE_2] = false
rule_7330: ExGntd = false & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_7331: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> Cache[NODE_1].State = I
rule_7332: Chan1[NODE_1].Cmd != ReqE & CurCmd != ReqS -> InvSet[NODE_1] = false
rule_7333: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_7334: Chan2[NODE_2].Cmd != Inv & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_7335: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_7336: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> ExGntd = false
rule_7337: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State = I
rule_7338: Chan1[NODE_1].Cmd = Empty & CurCmd = ReqE -> Cache[NODE_1].State = I
rule_7339: CurCmd != ReqE & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State = I
rule_7340: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqS
rule_7341: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_7342: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_7343: ShrSet[NODE_1] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_7344: ShrSet[NODE_1] = false & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_7345: CurCmd != ReqS & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_7346: Chan1[NODE_1].Cmd != ReqS & CurCmd = Empty -> InvSet[NODE_2] = false
rule_7347: CurCmd = Empty & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_7348: InvSet[NODE_2] = false & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_7349: ShrSet[NODE_1] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_7350: CurCmd != ReqS & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_7351: Cache[NODE_2].State != S & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_7352: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Cache[NODE_2].State != S
rule_7353: ShrSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_7354: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_7355: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Cache[NODE_2].State != E
rule_7356: Cache[NODE_2].State != E & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_7357: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> ExGntd = false
rule_7358: ShrSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_2].Cmd = Empty
rule_7359: InvSet[NODE_2] = false & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_7360: Chan2[NODE_2].Cmd != GntE & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_7361: ExGntd = false & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_7362: ExGntd = false & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_2] = false
rule_7363: Cache[NODE_2].State = I & CurCmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_7364: Chan3[NODE_1].Cmd = Empty & CurCmd = ReqE -> Cache[NODE_2].State = I
rule_7365: CurCmd != ReqS & Cache[NODE_1].State = I -> Cache[NODE_2].State != S
rule_7366: Cache[NODE_2].State != S & CurCmd != ReqS -> Cache[NODE_1].State = I
rule_7367: Cache[NODE_1].State != S & CurCmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_7368: Chan2[NODE_1].Cmd != Inv & CurCmd = ReqE -> Cache[NODE_1].State != S
rule_7369: ExGntd = false & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_7370: ExGntd = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_7371: InvSet[NODE_2] = false & CurCmd != Empty -> Cache[NODE_1].State != S
rule_7372: Cache[NODE_1].State != S & CurCmd != Empty -> InvSet[NODE_2] = false
rule_7373: ShrSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_7374: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_7375: ExGntd = false & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_7376: ExGntd = false & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_7377: Chan2[NODE_1].Cmd != GntS & CurCmd != ReqS -> InvSet[NODE_2] = false
rule_7378: Cache[NODE_2].State != E & CurCmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_7379: Chan2[NODE_1].Cmd != Inv & CurCmd = ReqE -> Cache[NODE_2].State != E
rule_7380: CurCmd != ReqS & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_7381: CurCmd != ReqE & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State = I
rule_7382: Cache[NODE_2].State != S & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_7383: ShrSet[NODE_1] = false & CurCmd != Empty -> Cache[NODE_2].State != S
rule_7384: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqS
rule_7385: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State = I
rule_7386: Cache[NODE_1].State = I & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_7387: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> Cache[NODE_1].State = I
rule_7388: Chan1[NODE_1].Cmd = Empty & ExGntd = false -> ShrSet[NODE_2] = false
rule_7389: CurCmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State = I
rule_7390: CurCmd != Empty & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_7391: CurCmd = ReqE & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_7392: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_7393: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = false -> ExGntd = false
rule_7394: CurCmd != Empty & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_7395: Chan1[NODE_1].Cmd != ReqE & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_7396: CurCmd = ReqE & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State = I
rule_7397: Chan1[NODE_1].Cmd = Empty & ExGntd = false -> InvSet[NODE_1] = false
rule_7398: Chan1[NODE_1].Cmd = Empty & CurCmd = Empty -> InvSet[NODE_1] = false
rule_7399: CurCmd = Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_7400: Cache[NODE_2].State != E & CurCmd = Empty -> Cache[NODE_2].State = I
rule_7401: Chan1[NODE_1].Cmd != ReqS & CurCmd = Empty -> ShrSet[NODE_2] = false
rule_7402: Chan1[NODE_1].Cmd = Empty & ExGntd = false -> InvSet[NODE_1] = false
rule_7403: Chan2[NODE_2].Cmd != Inv & ExGntd = true -> Cache[NODE_1].State != S
rule_7404: Cache[NODE_1].State != S & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_7405: Chan2[NODE_1].Cmd != GntS & CurCmd != ReqS -> InvSet[NODE_1] = false
rule_7406: CurCmd != ReqE & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_7407: ShrSet[NODE_1] = false & CurCmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_7408: ExGntd = false & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_7409: ExGntd = false & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_7410: Cache[NODE_2].State != S & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_7411: ShrSet[NODE_2] = false & CurCmd != Empty -> Cache[NODE_2].State != S
rule_7412: InvSet[NODE_2] = false & ExGntd = true -> Chan2[NODE_1].Cmd != Empty
rule_7413: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> InvSet[NODE_2] = false
rule_7414: ExGntd = false & Cache[NODE_1].State = I -> Cache[NODE_2].State != S
rule_7415: ExGntd = false & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
rule_7416: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_7417: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> ShrSet[NODE_2] = false
rule_7418: Chan1[NODE_1].Cmd = Empty & CurCmd = ReqE -> Cache[NODE_2].State = I
rule_7419: Chan2[NODE_1].Cmd != GntS & CurCmd != ReqS -> InvSet[NODE_2] = false
rule_7420: CurCmd = ReqE & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_7421: Chan1[NODE_1].Cmd = ReqS & CurCmd != ReqE -> Cache[NODE_1].State = I
rule_7422: Cache[NODE_1].State != E & CurCmd != Empty -> InvSet[NODE_2] = false
rule_7423: InvSet[NODE_2] = false & CurCmd != Empty -> Cache[NODE_1].State != E
rule_7424: CurCmd = ReqS & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = false
rule_7425: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_7426: ExGntd = false & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State = I
rule_7427: InvSet[NODE_1] = false & CurCmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_7428: Chan2[NODE_2].Cmd = Empty & CurCmd != ReqS -> InvSet[NODE_1] = false
rule_7429: CurCmd = Empty & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_7430: ExGntd = false & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_7431: InvSet[NODE_1] = false & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_7432: Chan3[NODE_1].Cmd = Empty & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_7433: Chan2[NODE_2].Cmd != GntS & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_7434: CurCmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_7435: Chan1[NODE_1].Cmd != ReqS & CurCmd = ReqE -> Cache[NODE_2].State = I
rule_7436: Cache[NODE_1].State != E & ExGntd = true -> Chan2[NODE_1].Cmd = GntE
rule_7437: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_7438: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_7439: Cache[NODE_1].State = I & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_7440: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> Cache[NODE_1].State = I
rule_7441: ShrSet[NODE_1] = false & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_7442: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_7443: Cache[NODE_2].State != E & ExGntd = true -> Chan2[NODE_1].Cmd = GntE
rule_7444: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_7445: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> InvSet[NODE_2] = false
rule_7446: ExGntd = false & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_7447: ExGntd = false & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_7448: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> ExGntd = false
rule_7449: ExGntd = false & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_7450: ExGntd = false & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_7451: InvSet[NODE_2] = false & CurCmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_7452: Chan2[NODE_2].Cmd = Empty & CurCmd != ReqS -> InvSet[NODE_2] = false
rule_7453: Chan1[NODE_1].Cmd = Empty & ExGntd = false -> InvSet[NODE_2] = false
rule_7454: Cache[NODE_1].State = I & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_7455: ExGntd = true & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_7456: Chan2[NODE_2].Cmd = Empty & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_7457: InvSet[NODE_2] = false & CurCmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_7458: Chan1[NODE_1].Cmd = Empty & ExGntd = false -> ShrSet[NODE_2] = false
rule_7459: Chan2[NODE_2].Cmd = Empty & CurCmd = ReqS -> Cache[NODE_1].State = I
rule_7460: CurCmd = ReqS & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd = Empty
rule_7461: CurCmd = Empty & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_7462: CurCmd = ReqS & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = false
rule_7463: InvSet[NODE_1] = false & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_7464: Chan3[NODE_1].Cmd = Empty & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_7465: Cache[NODE_1].State = I & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_7466: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> Cache[NODE_1].State = I
rule_7467: InvSet[NODE_1] = false & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_7468: Chan2[NODE_1].Cmd != Inv & CurCmd != Empty -> InvSet[NODE_1] = false
rule_7469: Cache[NODE_2].State != E & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_7470: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Cache[NODE_2].State != E
rule_7471: ShrSet[NODE_2] = false & CurCmd != Empty -> Cache[NODE_2].State != S
rule_7472: Cache[NODE_2].State != S & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_7473: Chan1[NODE_2].Cmd = ReqS & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_7474: Chan1[NODE_1].Cmd = Empty & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_7475: Cache[NODE_1].State != S & CurCmd = ReqE -> Cache[NODE_2].State != E
rule_7476: Cache[NODE_2].State != E & CurCmd = ReqE -> Cache[NODE_1].State != S
rule_7477: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> ExGntd = false
rule_7478: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> Cache[NODE_1].State = I
rule_7479: Cache[NODE_1].State = I & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_7480: InvSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_1].Cmd != Empty
rule_7481: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> InvSet[NODE_1] = false
rule_7482: CurCmd = ReqE & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_7483: CurCmd = ReqE & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_7484: CurCmd != ReqE & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_7485: InvSet[NODE_2] = false & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_7486: ExGntd = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_7487: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_7488: Chan2[NODE_2].Cmd != Inv & CurCmd != ReqE -> Cache[NODE_1].State = I
rule_7489: Cache[NODE_1].State = I & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_7490: CurCmd != ReqE & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_7491: CurCmd = Empty & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_7492: CurCmd = Empty & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_7493: CurCmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_7494: CurCmd = Empty & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = false
rule_7495: CurCmd != ReqE & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_7496: Cache[NODE_2].State = I & ExGntd = true -> Chan1[NODE_1].Cmd != ReqE
rule_7497: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> Cache[NODE_2].State = I
rule_7498: Cache[NODE_2].State = I & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_7499: Chan2[NODE_1].Cmd != GntS & CurCmd = ReqS -> Cache[NODE_2].State = I
rule_7500: ExGntd = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_7501: Chan2[NODE_2].Cmd != GntS & ExGntd = false -> InvSet[NODE_1] = false
rule_7502: Chan2[NODE_2].Cmd != Inv & CurCmd != Empty -> InvSet[NODE_2] = false
rule_7503: InvSet[NODE_2] = false & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_7504: Cache[NODE_2].State = I & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_7505: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> Cache[NODE_2].State = I
rule_7506: InvSet[NODE_1] = false & CurCmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_7507: Chan3[NODE_1].Cmd = Empty & CurCmd != ReqS -> InvSet[NODE_1] = false
rule_7508: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_7509: Cache[NODE_1].State != S & ExGntd = true -> Cache[NODE_2].State != S
rule_7510: Cache[NODE_2].State != S & ExGntd = true -> Cache[NODE_1].State != S
rule_7511: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_7512: CurCmd = ReqE & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State = I
rule_7513: CurCmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_2].State != S
rule_7514: CurCmd = Empty & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
rule_7515: Chan1[NODE_1].Cmd = ReqS & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_7516: Chan1[NODE_1].Cmd != ReqS & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_7517: Chan1[NODE_1].Cmd != ReqS & CurCmd = Empty -> InvSet[NODE_2] = false
rule_7518: CurCmd = ReqS & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_7519: ShrSet[NODE_1] = false & CurCmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_7520: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_7521: ExGntd = false & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_7522: ShrSet[NODE_1] = false & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_7523: Chan2[NODE_2].Cmd != GntS & ExGntd = false -> ShrSet[NODE_2] = false
rule_7524: ExGntd = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_7525: CurCmd = Empty & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_7526: CurCmd != ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_7527: Chan3[NODE_1].Cmd = Empty & CurCmd != ReqS -> ShrSet[NODE_2] = false
rule_7528: Chan1[NODE_1].Cmd = Empty & CurCmd != ReqS -> ShrSet[NODE_2] = false
rule_7529: CurCmd = ReqE & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = false
rule_7530: Chan2[NODE_2].Cmd != Inv & ExGntd = true -> Chan2[NODE_1].Cmd = GntE
rule_7531: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_7532: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_7533: ExGntd = false & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_7534: Chan2[NODE_2].Cmd != Inv & CurCmd != ReqS -> Cache[NODE_2].State = I
rule_7535: Cache[NODE_2].State = I & CurCmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_7536: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> ShrSet[NODE_1] = true
rule_7537: ShrSet[NODE_1] = true & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_7538: Cache[NODE_1].State = I & ExGntd = true -> Chan1[NODE_1].Cmd = Empty
rule_7539: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> Cache[NODE_1].State = I
rule_7540: CurCmd = Empty & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_7541: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> InvSet[NODE_2] = false
rule_7542: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_7543: ShrSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_7544: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> ExGntd = false
rule_7545: Cache[NODE_1].State != E & ExGntd = true -> Cache[NODE_1].State != S
rule_7546: Cache[NODE_1].State != S & ExGntd = true -> Cache[NODE_1].State != E
rule_7547: CurCmd = ReqS & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_7548: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_7549: ExGntd = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_7550: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> ExGntd = false
rule_7551: ExGntd = false & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_7552: CurCmd = ReqS & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_7553: InvSet[NODE_2] = false & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_7554: CurCmd = Empty & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_7555: ShrSet[NODE_1] = false & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_7556: Cache[NODE_1].State != E & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_7557: ShrSet[NODE_2] = false & CurCmd != Empty -> Cache[NODE_1].State != E
rule_7558: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> ExGntd = false
rule_7559: ExGntd = false & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_7560: CurCmd != ReqS & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_7561: Chan1[NODE_1].Cmd != ReqS & CurCmd != ReqS -> InvSet[NODE_2] = false
rule_7562: Chan2[NODE_2].Cmd = Empty & CurCmd = Empty -> ShrSet[NODE_2] = false
rule_7563: CurCmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_7564: CurCmd != ReqS & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State = I
rule_7565: ExGntd = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_7566: ExGntd = false & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_1] = false
rule_7567: InvSet[NODE_2] = false & CurCmd != Empty -> Cache[NODE_2].State != E
rule_7568: Cache[NODE_2].State != E & CurCmd != Empty -> InvSet[NODE_2] = false
rule_7569: ExGntd = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_7570: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_7571: CurCmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_7572: Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> ShrSet[NODE_1] = true
rule_7573: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> CurCmd = Empty
rule_7574: CurCmd != Empty & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_7575: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_7576: ExGntd = false & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State = I
rule_7577: Cache[NODE_1].State != S & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_7578: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Cache[NODE_1].State != S
rule_7579: Cache[NODE_1].State = I & ExGntd = true -> Chan1[NODE_1].Cmd != ReqE
rule_7580: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> Cache[NODE_1].State = I
rule_7581: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_7582: InvSet[NODE_2] = false & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_7583: CurCmd != ReqE & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_7584: ExGntd = false & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_7585: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> ExGntd = false
rule_7586: ExGntd = false & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_7587: ExGntd = false & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_7588: ExGntd = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_7589: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_7590: ExGntd = false & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_7591: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_7592: InvSet[NODE_1] = false & CurCmd != Empty -> Cache[NODE_2].State != S
rule_7593: Cache[NODE_2].State != S & CurCmd != Empty -> InvSet[NODE_1] = false
rule_7594: CurCmd = ReqE & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_7595: ExGntd = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_7596: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_7597: ExGntd = false & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_7598: CurCmd = ReqS & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State = I
rule_7599: ExGntd = false & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_7600: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> ShrSet[NODE_1] = true
rule_7601: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_7602: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_7603: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Chan2[NODE_1].Cmd = GntE
rule_7604: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_7605: Cache[NODE_1].State = I & CurCmd != Empty -> Cache[NODE_2].State = I
rule_7606: Cache[NODE_2].State = I & CurCmd != Empty -> Cache[NODE_1].State = I
rule_7607: ExGntd = false & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_7608: ExGntd = false & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_7609: Cache[NODE_1].State != E & CurCmd = ReqS -> Cache[NODE_2].State != S
rule_7610: CurCmd = ReqS & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_7611: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> ShrSet[NODE_2] = false
rule_7612: ExGntd = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_7613: InvSet[NODE_2] = false & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_7614: Chan3[NODE_1].Cmd = Empty & CurCmd = Empty -> InvSet[NODE_2] = false
rule_7615: Chan2[NODE_1].Cmd != GntS & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_7616: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> InvSet[NODE_2] = false
rule_7617: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> InvSet[NODE_2] = false
rule_7618: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_7619: ExGntd = false & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_7620: Cache[NODE_1].State != E & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_7621: Chan2[NODE_2].Cmd != Inv & ExGntd = true -> Cache[NODE_1].State != E
rule_7622: CurCmd = Empty & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_7623: Chan1[NODE_1].Cmd != ReqS & ExGntd = false -> InvSet[NODE_2] = false
rule_7624: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_7625: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State = I
rule_7626: ExGntd = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_7627: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> InvSet[NODE_1] = false
rule_7628: CurCmd = ReqE & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_7629: Chan1[NODE_1].Cmd != ReqE & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_7630: Cache[NODE_2].State = I & ExGntd = true -> Chan1[NODE_1].Cmd = Empty
rule_7631: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> Cache[NODE_2].State = I
rule_7632: ShrSet[NODE_1] = false & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_7633: ExGntd = true & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_7634: Cache[NODE_2].State = I & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_7635: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_7636: ShrSet[NODE_1] = false & CurCmd != Empty -> Cache[NODE_2].State != E
rule_7637: Cache[NODE_2].State != E & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_7638: ExGntd = false & Cache[NODE_1].State = I -> Cache[NODE_2].State != S
rule_7639: ExGntd = false & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
rule_7640: ExGntd = false & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_7641: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_7642: ShrSet[NODE_1] = false & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_7643: Chan1[NODE_2].Cmd = ReqS & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_7644: Chan2[NODE_2].Cmd != GntS & CurCmd = ReqS -> Cache[NODE_2].State = I
rule_7645: Cache[NODE_2].State = I & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_7646: Chan1[NODE_1].Cmd = ReqE & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_7647: Chan2[NODE_1].Cmd != GntE & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_7648: ShrSet[NODE_1] = true & CurCmd != ReqS -> Chan2[NODE_1].Cmd != Empty
rule_7649: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> CurCmd != ReqS
rule_7650: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqS -> ShrSet[NODE_1] = true
rule_7651: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Empty
rule_7652: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> ShrSet[NODE_2] = false
rule_7653: ExGntd = false & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_7654: Cache[NODE_1].State = I & ExGntd = true -> Chan1[NODE_2].Cmd != ReqE
rule_7655: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State = I
rule_7656: CurCmd = Empty & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_7657: CurCmd != ReqS & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_7658: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> ExGntd = false
rule_7659: ExGntd = false & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_7660: CurCmd = ReqE & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_7661: CurCmd = ReqE & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State = I
rule_7662: CurCmd != ReqS & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_7663: ShrSet[NODE_1] = false & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_7664: Chan1[NODE_1].Cmd = ReqE & CurCmd != Empty -> InvSet[NODE_1] = false
rule_7665: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_7666: ExGntd = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State = I
rule_7667: Cache[NODE_1].State = I & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_7668: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> Cache[NODE_1].State = I
rule_7669: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqS
rule_7670: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State = I
rule_7671: Chan1[NODE_1].Cmd = ReqE & CurCmd != ReqE -> Cache[NODE_2].State = I
rule_7672: CurCmd = ReqE & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntS
rule_7673: Chan2[NODE_1].Cmd != GntS & CurCmd = ReqE -> Cache[NODE_1].State = I
rule_7674: Chan2[NODE_2].Cmd = Empty & CurCmd != ReqS -> InvSet[NODE_2] = false
rule_7675: InvSet[NODE_2] = false & CurCmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_7676: ExGntd = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_7677: ExGntd = false & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_7678: Chan1[NODE_1].Cmd != ReqS & CurCmd != ReqS -> InvSet[NODE_1] = false
rule_7679: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_7680: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> ExGntd = false
rule_7681: CurCmd = Empty & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_7682: InvSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_7683: Chan2[NODE_2].Cmd != GntS & CurCmd = Empty -> InvSet[NODE_2] = false
rule_7684: CurCmd = Empty & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_7685: CurCmd = ReqE & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_7686: Cache[NODE_2].State = I & CurCmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_7687: CurCmd = ReqS & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_7688: ExGntd = false & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_2] = false
rule_7689: ShrSet[NODE_1] = false & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_7690: Chan2[NODE_2].Cmd != Inv & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_7691: ShrSet[NODE_2] = false & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_7692: CurCmd = Empty & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_7693: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_7694: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State = I
rule_7695: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> ShrSet[NODE_2] = false
rule_7696: ExGntd = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_7697: CurCmd != ReqS & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_7698: Cache[NODE_1].State != S & CurCmd = ReqS -> Cache[NODE_2].State != S
rule_7699: CurCmd = ReqS & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_7700: Cache[NODE_1].State != S & CurCmd != ReqE -> Cache[NODE_1].State = I
rule_7701: Cache[NODE_1].State = I & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_7702: Chan1[NODE_1].Cmd != ReqS & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_7703: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_7704: Chan1[NODE_2].Cmd != ReqS & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_7705: Chan1[NODE_1].Cmd != ReqS & ExGntd = false -> InvSet[NODE_1] = false
rule_7706: CurCmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_7707: CurCmd = Empty & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_1] = false
rule_7708: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_7709: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_7710: ExGntd = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State = I
rule_7711: ShrSet[NODE_1] = false & CurCmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_7712: CurCmd = Empty & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_7713: ShrSet[NODE_1] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_7714: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> ShrSet[NODE_1] = true
rule_7715: ShrSet[NODE_1] = true & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_7716: Chan2[NODE_2].Cmd = Empty & CurCmd != ReqS -> ShrSet[NODE_2] = false
rule_7717: CurCmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_7718: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_7719: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State = I
rule_7720: Chan2[NODE_2].Cmd != GntS & CurCmd != ReqS -> ShrSet[NODE_2] = false
rule_7721: CurCmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_7722: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> ExGntd = false
rule_7723: ExGntd = false & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_7724: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_7725: InvSet[NODE_2] = false & CurCmd != Empty -> Cache[NODE_2].State != S
rule_7726: Cache[NODE_2].State != S & CurCmd != Empty -> InvSet[NODE_2] = false
rule_7727: InvSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_7728: CurCmd = Empty & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_2] = false
rule_7729: ExGntd = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_7730: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> InvSet[NODE_1] = false
rule_7731: ExGntd = false & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_7732: ExGntd = false & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_7733: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_7734: Cache[NODE_1].State != E & CurCmd != ReqE -> Cache[NODE_2].State = I
rule_7735: Cache[NODE_2].State = I & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_7736: Chan2[NODE_2].Cmd != Inv & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_7737: ShrSet[NODE_2] = false & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_7738: ExGntd = false & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_7739: CurCmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_7740: Chan2[NODE_1].Cmd != Inv & CurCmd = Empty -> Cache[NODE_1].State = I
rule_7741: CurCmd = ReqE & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_7742: Chan2[NODE_1].Cmd != GntE & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_7743: InvSet[NODE_2] = false & CurCmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_7744: Chan2[NODE_2].Cmd = Empty & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_7745: ExGntd = false & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_7746: ExGntd = false & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_7747: ExGntd = false & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_7748: ExGntd = false & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_7749: ExGntd = false & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_7750: Chan2[NODE_1].Cmd != GntS & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_7751: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> ExGntd = false
rule_7752: Chan1[NODE_2].Cmd != ReqS & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_7753: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> ShrSet[NODE_1] = true
rule_7754: ShrSet[NODE_1] = true & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_7755: Cache[NODE_1].State != S & CurCmd != Empty -> InvSet[NODE_2] = false
rule_7756: InvSet[NODE_2] = false & CurCmd != Empty -> Cache[NODE_1].State != S
rule_7757: InvSet[NODE_2] = false & CurCmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_7758: CurCmd != ReqS & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_7759: CurCmd != ReqS & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_7760: ShrSet[NODE_1] = false & CurCmd != ReqS -> Chan2[NODE_1].Cmd = Empty
rule_7761: CurCmd = Empty & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != Inv
rule_7762: Chan2[NODE_1].Cmd != Inv & CurCmd = Empty -> Cache[NODE_2].State = I
rule_7763: Cache[NODE_2].State != E & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_7764: ShrSet[NODE_1] = false & CurCmd != Empty -> Cache[NODE_2].State != E
rule_7765: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> CurCmd = Empty
rule_7766: CurCmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_7767: Cache[NODE_2].State = I & ExGntd = true -> Chan1[NODE_1].Cmd != ReqE
rule_7768: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> Cache[NODE_2].State = I
rule_7769: InvSet[NODE_1] = false & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_7770: Chan2[NODE_2].Cmd != Inv & CurCmd != Empty -> InvSet[NODE_1] = false
rule_7771: ExGntd = false & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_7772: ExGntd = false & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_7773: ExGntd = false & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_7774: Chan2[NODE_2].Cmd != GntS & CurCmd = Empty -> ShrSet[NODE_2] = false
rule_7775: CurCmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_7776: Chan2[NODE_2].Cmd != GntS & CurCmd = Empty -> InvSet[NODE_2] = false
rule_7777: InvSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_7778: Chan1[NODE_1].Cmd != ReqE & CurCmd != ReqS -> InvSet[NODE_1] = false
rule_7779: Cache[NODE_1].State != E & CurCmd = ReqE -> Cache[NODE_2].State != E
rule_7780: Cache[NODE_2].State != E & CurCmd = ReqE -> Cache[NODE_1].State != E
rule_7781: Cache[NODE_2].State = I & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_7782: Chan2[NODE_1].Cmd != Inv & CurCmd != ReqE -> Cache[NODE_2].State = I
rule_7783: Cache[NODE_1].State != E & CurCmd = ReqE -> Cache[NODE_2].State != S
rule_7784: CurCmd = ReqE & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_7785: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> ShrSet[NODE_2] = false
rule_7786: ShrSet[NODE_1] = false & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_7787: CurCmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_7788: CurCmd = Empty & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_1] = false
rule_7789: ExGntd = false & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_7790: Cache[NODE_1].State != E & CurCmd != Empty -> InvSet[NODE_2] = false
rule_7791: InvSet[NODE_2] = false & CurCmd != Empty -> Cache[NODE_1].State != E
rule_7792: Cache[NODE_1].State != E & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_7793: ShrSet[NODE_2] = false & CurCmd != Empty -> Cache[NODE_1].State != E
rule_7794: ShrSet[NODE_1] = false & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_7795: CurCmd = ReqS & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_7796: ShrSet[NODE_1] = false & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_7797: CurCmd = ReqE & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntS
rule_7798: Chan2[NODE_2].Cmd != GntS & CurCmd = ReqE -> Cache[NODE_1].State = I
rule_7799: CurCmd != ReqE & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_7800: InvSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_1].Cmd != Empty
rule_7801: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> InvSet[NODE_1] = false
rule_7802: CurCmd != ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_7803: CurCmd != ReqS & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_7804: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
rule_7805: Cache[NODE_1].State = I & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_7806: ExGntd = true & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_7807: CurCmd != Empty & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_7808: CurCmd != ReqS & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_7809: ExGntd = false & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_7810: CurCmd != ReqS & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_7811: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_7812: InvSet[NODE_1] = false & CurCmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_7813: CurCmd != ReqS & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_7814: InvSet[NODE_2] = false & ExGntd = true -> Chan2[NODE_1].Cmd != Empty
rule_7815: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> InvSet[NODE_2] = false
rule_7816: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_7817: CurCmd = ReqE & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_7818: ExGntd = false & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != Inv
rule_7819: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> Cache[NODE_2].State = I
rule_7820: ShrSet[NODE_2] = false & CurCmd != Empty -> Cache[NODE_2].State != E
rule_7821: Cache[NODE_2].State != E & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_7822: CurCmd != ReqE & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_7823: CurCmd != ReqE & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_7824: CurCmd != ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_7825: Cache[NODE_1].State = I & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_7826: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> Cache[NODE_1].State = I
rule_7827: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_7828: ExGntd = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_7829: Chan2[NODE_2].Cmd != GntS & ExGntd = false -> InvSet[NODE_1] = false
rule_7830: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> InvSet[NODE_1] = false
rule_7831: ExGntd = false & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_7832: ExGntd = false & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_2] = false
rule_7833: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> ExGntd = false
rule_7834: ExGntd = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_7835: ExGntd = false & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_7836: ExGntd = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_7837: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> ExGntd = false
rule_7838: ExGntd = false & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_7839: InvSet[NODE_1] = false & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_7840: CurCmd != ReqE & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_7841: InvSet[NODE_1] = false & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_7842: Chan2[NODE_2].Cmd != GntE & CurCmd != ReqS -> InvSet[NODE_1] = false
rule_7843: Cache[NODE_2].State = I & CurCmd != ReqS -> Cache[NODE_2].State != E
rule_7844: Cache[NODE_2].State != E & CurCmd != ReqS -> Cache[NODE_2].State = I
rule_7845: InvSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_1].Cmd != Empty
rule_7846: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> InvSet[NODE_1] = false
rule_7847: Cache[NODE_1].State != S & CurCmd = ReqE -> Cache[NODE_2].State != S
rule_7848: CurCmd = ReqE & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_7849: ExGntd = false & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_7850: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> ExGntd = false
rule_7851: Cache[NODE_2].State = I & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_7852: Chan2[NODE_1].Cmd != GntS & CurCmd = ReqE -> Cache[NODE_2].State = I
rule_7853: CurCmd != ReqE & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_7854: ShrSet[NODE_1] = false & CurCmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_7855: Chan2[NODE_1].Cmd != GntE & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_7856: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_7857: CurCmd = ReqS & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_7858: CurCmd = ReqS & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_7859: Cache[NODE_1].State != S & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_7860: ShrSet[NODE_2] = false & CurCmd != Empty -> Cache[NODE_1].State != S
rule_7861: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> ExGntd = false
rule_7862: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_7863: ExGntd = false & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State = I
rule_7864: ExGntd = false & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_7865: ExGntd = false & Cache[NODE_2].State != E -> Cache[NODE_2].State = I
rule_7866: CurCmd != ReqE & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_7867: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> ExGntd = false
rule_7868: Chan2[NODE_2].Cmd != GntS & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_7869: InvSet[NODE_1] = false & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_7870: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqS
rule_7871: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_7872: Chan1[NODE_1].Cmd = Empty & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_7873: CurCmd != ReqS & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_7874: ExGntd = false & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_7875: Chan2[NODE_2].Cmd = Empty & CurCmd = ReqE -> Cache[NODE_1].State = I
rule_7876: CurCmd = ReqE & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd = Empty
rule_7877: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_7878: Cache[NODE_1].State != S & ExGntd = true -> Chan2[NODE_1].Cmd = GntE
rule_7879: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_7880: CurCmd != ReqE & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_7881: Chan2[NODE_2].Cmd != Inv & ExGntd = false -> Cache[NODE_1].State = I
rule_7882: ExGntd = false & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
rule_7883: CurCmd != ReqE & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_7884: ExGntd = false & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_7885: ExGntd = false & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_7886: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_7887: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != S
rule_7888: ExGntd = false & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_7889: ExGntd = false & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_7890: Cache[NODE_2].State != S & ExGntd = true -> Cache[NODE_2].State != E
rule_7891: Cache[NODE_2].State != E & ExGntd = true -> Cache[NODE_2].State != S
rule_7892: ExGntd = false & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_7893: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> Cache[NODE_1].State = I
rule_7894: ExGntd = false & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_7895: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_7896: ExGntd = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_7897: Chan2[NODE_2].Cmd != Inv & ExGntd = true -> Cache[NODE_2].State != E
rule_7898: Cache[NODE_2].State != E & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_7899: Chan2[NODE_2].Cmd != Inv & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_7900: ShrSet[NODE_1] = false & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_7901: Chan1[NODE_1].Cmd = Empty & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_7902: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
rule_7903: Chan2[NODE_2].Cmd != Inv & CurCmd = ReqE -> Cache[NODE_2].State != E
rule_7904: Cache[NODE_2].State != E & CurCmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_7905: Cache[NODE_2].State != S & CurCmd != Empty -> InvSet[NODE_2] = false
rule_7906: InvSet[NODE_2] = false & CurCmd != Empty -> Cache[NODE_2].State != S
rule_7907: CurCmd = ReqE & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State = I
rule_7908: CurCmd != ReqS & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_7909: Cache[NODE_2].State != E & CurCmd != ReqS -> Cache[NODE_1].State = I
rule_7910: ShrSet[NODE_1] = false & CurCmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_7911: ShrSet[NODE_1] = false & CurCmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_7912: Chan2[NODE_2].Cmd != Inv & ExGntd = false -> Cache[NODE_2].State = I
rule_7913: ExGntd = false & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_7914: ExGntd = false & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_7915: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State = I
rule_7916: Chan1[NODE_1].Cmd = Empty & CurCmd != ReqS -> InvSet[NODE_2] = false
rule_7917: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_7918: ShrSet[NODE_1] = false & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_7919: Chan2[NODE_2].Cmd != Inv & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_7920: ShrSet[NODE_1] = false & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_7921: ExGntd = false & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_7922: ShrSet[NODE_1] = false & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_7923: Cache[NODE_1].State != S & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_7924: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Cache[NODE_1].State != S
rule_7925: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> ExGntd = false
rule_7926: CurCmd = ReqE & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_7927: ExGntd = true & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_7928: Cache[NODE_2].State = I & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_7929: CurCmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_7930: CurCmd = Empty & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = false
rule_7931: ExGntd = false & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_7932: Chan2[NODE_2].Cmd != GntS & CurCmd != ReqS -> InvSet[NODE_2] = false
rule_7933: InvSet[NODE_2] = false & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_7934: CurCmd = ReqE & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_7935: InvSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_1].Cmd != Empty
rule_7936: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> InvSet[NODE_1] = false
rule_7937: Cache[NODE_1].State != E & CurCmd = ReqE -> Cache[NODE_1].State != S
rule_7938: Cache[NODE_1].State != S & CurCmd = ReqE -> Cache[NODE_1].State != E
rule_7939: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State = I
rule_7940: Chan1[NODE_1].Cmd = ReqS & CurCmd != Empty -> InvSet[NODE_1] = false
rule_7941: CurCmd = Empty & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_7942: Chan3[NODE_1].Cmd = Empty & CurCmd = Empty -> InvSet[NODE_1] = false
rule_7943: ExGntd = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_7944: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_7945: ExGntd = false & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_7946: Cache[NODE_2].State = I & ExGntd = true -> Chan1[NODE_2].Cmd != ReqE
rule_7947: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State = I
rule_7948: Chan1[NODE_1].Cmd = Empty & ExGntd = false -> InvSet[NODE_2] = false
rule_7949: CurCmd != ReqS & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_7950: Cache[NODE_1].State != S & ExGntd = true -> Cache[NODE_2].State != E
rule_7951: Cache[NODE_2].State != E & ExGntd = true -> Cache[NODE_1].State != S
rule_7952: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> ExGntd = false
rule_7953: ExGntd = false & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_7954: Cache[NODE_1].State = I & ExGntd = true -> Chan1[NODE_1].Cmd != ReqE
rule_7955: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> Cache[NODE_1].State = I
rule_7956: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> ExGntd = false
rule_7957: Cache[NODE_1].State != E & CurCmd = ReqS -> Cache[NODE_1].State != S
rule_7958: Cache[NODE_1].State != S & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_7959: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_7960: Chan2[NODE_2].Cmd != Inv & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_7961: Chan2[NODE_1].Cmd != Inv & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_7962: ShrSet[NODE_2] = false & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_7963: Chan2[NODE_1].Cmd != Inv & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_7964: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_7965: ExGntd = false & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_7966: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> ExGntd = false
rule_7967: ExGntd = false & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_7968: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State = I
rule_7969: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> ExGntd = false
rule_7970: Chan2[NODE_2].Cmd != Inv & ExGntd = true -> Cache[NODE_2].State != S
rule_7971: Cache[NODE_2].State != S & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_7972: Chan1[NODE_1].Cmd = ReqE & CurCmd != Empty -> InvSet[NODE_2] = false
rule_7973: ExGntd = false & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_7974: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> InvSet[NODE_2] = false
rule_7975: Cache[NODE_1].State = I & ExGntd = true -> Chan1[NODE_2].Cmd != ReqS
rule_7976: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Cache[NODE_1].State = I
rule_7977: InvSet[NODE_2] = false & CurCmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_7978: Chan3[NODE_1].Cmd = Empty & CurCmd != ReqS -> InvSet[NODE_2] = false
rule_7979: Chan2[NODE_2].Cmd = Empty & CurCmd = Empty -> ShrSet[NODE_2] = false
rule_7980: CurCmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_7981: Cache[NODE_2].State = I & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_7982: Chan2[NODE_2].Cmd != GntE & CurCmd = ReqS -> Cache[NODE_2].State = I
rule_7983: CurCmd = Empty & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_7984: CurCmd = Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_7985: Cache[NODE_1].State != E & CurCmd = ReqS -> Cache[NODE_2].State != E
rule_7986: Cache[NODE_2].State != E & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_7987: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> Cache[NODE_2].State = I
rule_7988: Cache[NODE_2].State = I & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_7989: Cache[NODE_2].State = I & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_7990: Chan3[NODE_1].Cmd = Empty & CurCmd = ReqS -> Cache[NODE_2].State = I
rule_7991: Chan1[NODE_1].Cmd = ReqE & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_7992: InvSet[NODE_2] = false & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_7993: Chan2[NODE_2].Cmd != Inv & CurCmd != Empty -> InvSet[NODE_2] = false
rule_7994: Cache[NODE_1].State != E & ExGntd = true -> Cache[NODE_2].State != S
rule_7995: Cache[NODE_2].State != S & ExGntd = true -> Cache[NODE_1].State != E
rule_7996: Chan2[NODE_2].Cmd != GntE & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_7997: CurCmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_7998: Chan1[NODE_2].Cmd = ReqS & CurCmd != Empty -> InvSet[NODE_2] = false
rule_7999: ExGntd = false & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_8000: InvSet[NODE_1] = false & CurCmd != Empty -> Cache[NODE_2].State != E
rule_8001: Cache[NODE_2].State != E & CurCmd != Empty -> InvSet[NODE_1] = false
rule_8002: ExGntd = false & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_8003: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> ShrSet[NODE_1] = true
rule_8004: ExGntd = false & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_8005: Chan2[NODE_2].Cmd != GntS & ExGntd = false -> InvSet[NODE_2] = false
rule_8006: ExGntd = false & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_8007: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> ShrSet[NODE_1] = true
rule_8008: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_8009: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State = I
rule_8010: InvSet[NODE_1] = false & CurCmd != Empty -> Cache[NODE_1].State != S
rule_8011: Cache[NODE_1].State != S & CurCmd != Empty -> InvSet[NODE_1] = false
rule_8012: ExGntd = false & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_8013: Cache[NODE_2].State != E & ExGntd = false -> Cache[NODE_1].State = I
rule_8014: InvSet[NODE_1] = false & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_8015: Chan2[NODE_2].Cmd != GntS & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_8016: Chan2[NODE_2].Cmd != GntS & CurCmd = ReqE -> Cache[NODE_2].State = I
rule_8017: Cache[NODE_2].State = I & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_8018: ExGntd = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_8019: ExGntd = false & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = false
rule_8020: Chan1[NODE_1].Cmd = Empty & ExGntd = false -> InvSet[NODE_2] = false
rule_8021: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> InvSet[NODE_2] = false
rule_8022: ShrSet[NODE_1] = false & CurCmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_8023: CurCmd = ReqE & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_8024: CurCmd != ReqE & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_8025: CurCmd != ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_8026: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> ShrSet[NODE_2] = false
rule_8027: ExGntd = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_8028: ShrSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_8029: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> ExGntd = false
rule_8030: CurCmd = ReqE & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = false
rule_8031: CurCmd != ReqS & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_8032: Cache[NODE_1].State = I & ExGntd = true -> Chan1[NODE_1].Cmd != ReqS
rule_8033: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> Cache[NODE_1].State = I
rule_8034: Cache[NODE_1].State != E & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_8035: Chan2[NODE_2].Cmd != Inv & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_8036: CurCmd = ReqE & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_8037: Cache[NODE_2].State = I & CurCmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_8038: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_8039: CurCmd = Empty & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_8040: Chan2[NODE_1].Cmd != Inv & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_8041: ShrSet[NODE_1] = false & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_8042: Cache[NODE_1].State != S & ExGntd = true -> Cache[NODE_2].State != E
rule_8043: Cache[NODE_2].State != E & ExGntd = true -> Cache[NODE_1].State != S
rule_8044: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> ExGntd = false
rule_8045: ExGntd = false & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_8046: ExGntd = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_8047: ExGntd = false & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = false
rule_8048: CurCmd = ReqE & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State = I
rule_8049: CurCmd != ReqS & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_8050: Cache[NODE_1].State != S & CurCmd != ReqS -> Cache[NODE_1].State = I
rule_8051: Cache[NODE_2].State != S & ExGntd = true -> Cache[NODE_2].State != E
rule_8052: Cache[NODE_2].State != E & ExGntd = true -> Cache[NODE_2].State != S
rule_8053: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> ShrSet[NODE_1] = false
rule_8054: ExGntd = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_8055: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> ExGntd = false
rule_8056: ShrSet[NODE_2] = false & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_8057: Chan2[NODE_1].Cmd != Inv & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_8058: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> InvSet[NODE_1] = false
rule_8059: CurCmd = ReqE & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_8060: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State = I
rule_8061: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqE
rule_8062: ExGntd = false & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_8063: ExGntd = false & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_8064: CurCmd != ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_8065: Chan3[NODE_1].Cmd = Empty & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_8066: Chan2[NODE_2].Cmd != Inv & ExGntd = false -> Cache[NODE_1].State = I
rule_8067: ExGntd = false & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
rule_8068: Chan1[NODE_1].Cmd = Empty & ExGntd = false -> InvSet[NODE_1] = false
rule_8069: CurCmd != ReqS & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_8070: Chan1[NODE_1].Cmd = Empty & CurCmd != ReqS -> InvSet[NODE_1] = false
rule_8071: Cache[NODE_2].State != E & ExGntd = true -> Chan2[NODE_1].Cmd = GntE
rule_8072: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_8073: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_8074: CurCmd != ReqS & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_8075: CurCmd != ReqE & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_8076: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqE
rule_8077: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State = I
rule_8078: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_8079: ExGntd = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State = I
rule_8080: CurCmd != ReqE & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_8081: ShrSet[NODE_1] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_8082: Cache[NODE_2].State = I & ExGntd = true -> Chan1[NODE_1].Cmd = Empty
rule_8083: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> Cache[NODE_2].State = I
rule_8084: Cache[NODE_1].State = I & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_8085: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> Cache[NODE_1].State = I
rule_8086: ExGntd = false & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_8087: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> ExGntd = false
rule_8088: ShrSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_2].Cmd != GntS
rule_8089: Cache[NODE_2].State = I & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_8090: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> Cache[NODE_2].State = I
rule_8091: Cache[NODE_1].State != E & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_8092: ShrSet[NODE_1] = false & CurCmd != Empty -> Cache[NODE_1].State != E
rule_8093: Chan1[NODE_1].Cmd != ReqE & CurCmd != ReqS -> ShrSet[NODE_2] = false
rule_8094: CurCmd = ReqS & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_8095: CurCmd = ReqS & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_8096: Cache[NODE_1].State = I & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_8097: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> Cache[NODE_1].State = I
rule_8098: CurCmd = Empty & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_8099: Chan2[NODE_2].Cmd != Inv & ExGntd = true -> Cache[NODE_1].State != S
rule_8100: Cache[NODE_1].State != S & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_8101: Chan1[NODE_1].Cmd != ReqS & ExGntd = false -> InvSet[NODE_2] = false
rule_8102: ExGntd = false & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_8103: ExGntd = false & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_8104: CurCmd = Empty & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_8105: Cache[NODE_1].State = I & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_8106: Chan2[NODE_1].Cmd != Inv & CurCmd != ReqE -> Cache[NODE_1].State = I
rule_8107: Cache[NODE_1].State != S & ExGntd = false -> Cache[NODE_1].State = I
rule_8108: ExGntd = false & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_8109: Chan1[NODE_1].Cmd = Empty & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_8110: Chan1[NODE_1].Cmd = Empty & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_8111: CurCmd = ReqE & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_8112: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_8113: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> Chan2[NODE_1].Cmd = GntE
rule_8114: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqE
rule_8115: Cache[NODE_1].State != S & CurCmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_8116: Chan2[NODE_2].Cmd != Inv & CurCmd != ReqS -> Cache[NODE_1].State != S
rule_8117: Chan2[NODE_1].Cmd = Empty & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_8118: ShrSet[NODE_1] = false & CurCmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_8119: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_8120: ExGntd = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State = I
rule_8121: CurCmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_8122: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_8123: Chan2[NODE_2].Cmd != GntS & CurCmd = Empty -> Cache[NODE_2].State = I
rule_8124: CurCmd = Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntS
rule_8125: Chan2[NODE_2].Cmd != Inv & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_8126: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_8127: CurCmd = ReqE & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_8128: CurCmd = ReqE & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd = Empty
rule_8129: Chan2[NODE_2].Cmd != Inv & ExGntd = true -> Chan1[NODE_2].Cmd != ReqS
rule_8130: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_8131: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_8132: Cache[NODE_2].State != E & ExGntd = true -> Chan1[NODE_1].Cmd != ReqS
rule_8133: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> Cache[NODE_2].State != E
rule_8134: CurCmd = ReqS & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_8135: Chan1[NODE_1].Cmd = ReqS & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_8136: Cache[NODE_1].State != S & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_8137: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> Cache[NODE_1].State != S
rule_8138: Chan2[NODE_2].Cmd != GntS & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_8139: ShrSet[NODE_2] = false & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_8140: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Chan1[NODE_1].Cmd != ReqE
rule_8141: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_8142: CurCmd = ReqE & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_8143: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
rule_8144: CurCmd = Empty & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_8145: Cache[NODE_1].State != E & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_8146: ExGntd = true & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_8147: Chan2[NODE_2].Cmd != GntS & CurCmd = ReqE -> Cache[NODE_2].State != E
rule_8148: Cache[NODE_2].State != E & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_8149: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> InvSet[NODE_2] = false
rule_8150: InvSet[NODE_2] = false & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_8151: ExGntd = true & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_8152: Cache[NODE_2].State != S & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_8153: Chan2[NODE_2].Cmd = Empty & CurCmd != ReqE -> Cache[NODE_1].State = I
rule_8154: Cache[NODE_1].State = I & CurCmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_8155: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Chan1[NODE_1].Cmd != ReqE
rule_8156: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_8157: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_8158: ExGntd = false & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_8159: CurCmd = ReqS & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = false
rule_8160: ShrSet[NODE_1] = false & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_8161: CurCmd = Empty & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_8162: Cache[NODE_2].State != S & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_8163: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> Cache[NODE_2].State != S
rule_8164: Chan2[NODE_2].Cmd != Inv & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_8165: CurCmd = ReqE & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_8166: Cache[NODE_1].State != S & CurCmd = Empty -> Cache[NODE_2].State != E
rule_8167: Cache[NODE_2].State != E & CurCmd = Empty -> Cache[NODE_1].State != S
rule_8168: Cache[NODE_1].State != E & ExGntd = true -> Chan1[NODE_1].Cmd != ReqE
rule_8169: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> Cache[NODE_1].State != E
rule_8170: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_8171: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> CurCmd != ReqS
rule_8172: ShrSet[NODE_1] = true & CurCmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_8173: Chan2[NODE_2].Cmd != Inv & CurCmd = Empty -> Cache[NODE_1].State != S
rule_8174: Cache[NODE_1].State != S & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_8175: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_8176: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_8177: Cache[NODE_2].State != S & ExGntd = true -> Chan1[NODE_1].Cmd = Empty
rule_8178: Cache[NODE_1].State != E & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_8179: Cache[NODE_2].State != S & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_8180: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> ExGntd = true
rule_8181: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd = GntE
rule_8182: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqE
rule_8183: InvSet[NODE_2] = false & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_8184: Chan2[NODE_2].Cmd != GntE & CurCmd != Empty -> InvSet[NODE_2] = false
rule_8185: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_8186: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_8187: Cache[NODE_1].State != E & CurCmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_8188: Chan2[NODE_2].Cmd = Empty & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_8189: InvSet[NODE_1] = false & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_8190: Chan2[NODE_1].Cmd != GntS & CurCmd != Empty -> InvSet[NODE_1] = false
rule_8191: CurCmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_8192: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_8193: ExGntd = false & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_8194: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> CurCmd != ReqE
rule_8195: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_8196: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_8197: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_8198: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_8199: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> Cache[NODE_2].State = I
rule_8200: CurCmd = Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntE
rule_8201: CurCmd = Empty & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State = I
rule_8202: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd = GntE
rule_8203: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_8204: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_8205: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State = I
rule_8206: Cache[NODE_2].State != S & CurCmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_8207: Chan2[NODE_1].Cmd != Inv & CurCmd != ReqS -> Cache[NODE_2].State != S
rule_8208: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State = I
rule_8209: Chan1[NODE_1].Cmd != ReqS & CurCmd != ReqS -> Cache[NODE_1].State = I
rule_8210: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> CurCmd != ReqS
rule_8211: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqS -> InvSet[NODE_2] = false
rule_8212: Chan1[NODE_1].Cmd != ReqS & CurCmd != Empty -> InvSet[NODE_1] = false
rule_8213: CurCmd = ReqE & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_8214: Chan2[NODE_2].Cmd != Inv & ExGntd = true -> Chan1[NODE_2].Cmd != ReqE
rule_8215: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_8216: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_8217: CurCmd != ReqS & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = false
rule_8218: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_8219: ExGntd = false & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_8220: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> Cache[NODE_2].State = I
rule_8221: ExGntd = false & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd = Empty
rule_8222: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_8223: ExGntd = false & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = false
rule_8224: Cache[NODE_2].State != S & ExGntd = true -> Chan1[NODE_1].Cmd = Empty
rule_8225: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_8226: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> CurCmd = Empty
rule_8227: Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> InvSet[NODE_2] = false
rule_8228: Cache[NODE_2].State != S & ExGntd = true -> Chan1[NODE_2].Cmd != ReqE
rule_8229: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != S
rule_8230: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_8231: Cache[NODE_1].State != E & CurCmd != ReqS -> Cache[NODE_2].State != S
rule_8232: Cache[NODE_2].State != S & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_8233: CurCmd = Empty & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_8234: Chan1[NODE_2].Cmd != ReqS & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_8235: CurCmd != ReqS & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_8236: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> InvSet[NODE_1] = false
rule_8237: InvSet[NODE_1] = false & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_8238: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_8239: Chan2[NODE_2].Cmd != Inv & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_8240: Chan2[NODE_2].Cmd != GntE & CurCmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_8241: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_8242: Cache[NODE_1].State != E & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_8243: CurCmd = ReqE & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_8244: CurCmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_8245: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
rule_8246: Chan1[NODE_1].Cmd != Empty & CurCmd != ReqE -> ShrSet[NODE_1] = false
rule_8247: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_8248: ExGntd = false & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_8249: Chan2[NODE_2].Cmd != GntS & ExGntd = false -> Cache[NODE_1].State = I
rule_8250: ExGntd = false & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntS
rule_8251: InvSet[NODE_1] = false & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_8252: Chan2[NODE_2].Cmd != GntE & CurCmd != Empty -> InvSet[NODE_1] = false
rule_8253: Chan1[NODE_1].Cmd != ReqS & CurCmd != Empty -> InvSet[NODE_2] = false
rule_8254: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_1].Cmd = Empty
rule_8255: InvSet[NODE_1] = false & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_8256: Chan2[NODE_1].Cmd != GntE & CurCmd != Empty -> InvSet[NODE_1] = false
rule_8257: Chan1[NODE_1].Cmd = Empty & ExGntd = false -> Cache[NODE_1].State = I
rule_8258: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_8259: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != S
rule_8260: Cache[NODE_1].State != S & CurCmd != Empty -> Cache[NODE_1].State = I
rule_8261: Cache[NODE_1].State = I & CurCmd != Empty -> Cache[NODE_1].State != S
rule_8262: CurCmd = ReqE & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_8263: Chan3[NODE_1].Cmd = Empty & CurCmd = ReqE -> Cache[NODE_2].State != S
rule_8264: CurCmd != ReqE & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_8265: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_8266: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_8267: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_8268: CurCmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_8269: CurCmd = Empty & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State = I
rule_8270: ShrSet[NODE_1] = false & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_8271: Chan2[NODE_2].Cmd != GntE & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_8272: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_8273: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_8274: Chan1[NODE_2].Cmd != ReqS & CurCmd != Empty -> InvSet[NODE_1] = false
rule_8275: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> CurCmd != ReqS
rule_8276: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqS -> ShrSet[NODE_2] = false
rule_8277: ExGntd = false & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State = I
rule_8278: InvSet[NODE_1] = false & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_8279: Chan2[NODE_1].Cmd != GntS & CurCmd != Empty -> InvSet[NODE_1] = false
rule_8280: Cache[NODE_1].State != S & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_8281: CurCmd = ReqS & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_8282: CurCmd = Empty & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_8283: Chan2[NODE_1].Cmd != Inv & CurCmd = Empty -> Cache[NODE_2].State != S
rule_8284: ExGntd = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_8285: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_8286: ExGntd = false & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = false
rule_8287: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_8288: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_8289: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_8290: Cache[NODE_1].State != S & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_8291: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> Cache[NODE_1].State != S
rule_8292: ExGntd = false & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntE
rule_8293: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_8294: ExGntd = false & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State = I
rule_8295: Chan1[NODE_2].Cmd = Empty & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_8296: Chan1[NODE_1].Cmd = Empty & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_8297: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_8298: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != S
rule_8299: Cache[NODE_1].State != S & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_8300: ExGntd = true & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_8301: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_8302: ExGntd = false & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_8303: Cache[NODE_1].State != S & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_8304: Chan2[NODE_1].Cmd != GntS & CurCmd = ReqS -> Cache[NODE_1].State != S
rule_8305: Chan1[NODE_1].Cmd != ReqS & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_8306: Cache[NODE_2].State != E & CurCmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_8307: Chan3[NODE_1].Cmd = Empty & CurCmd = ReqE -> Cache[NODE_2].State != E
rule_8308: CurCmd = ReqS & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_8309: Cache[NODE_2].State != E & CurCmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_8310: Chan1[NODE_2].Cmd != Empty & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_8311: Chan1[NODE_1].Cmd = Empty & CurCmd != ReqS -> Cache[NODE_2].State = I
rule_8312: Chan1[NODE_1].Cmd = Empty & CurCmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_8313: CurCmd != ReqS & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_8314: Cache[NODE_1].State = I & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_8315: Chan2[NODE_1].Cmd != Inv & CurCmd != Empty -> Cache[NODE_1].State = I
rule_8316: InvSet[NODE_2] = false & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_8317: Chan3[NODE_2].Cmd = Empty & CurCmd != Empty -> InvSet[NODE_2] = false
rule_8318: ExGntd = false & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntE
rule_8319: ExGntd = false & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State = I
rule_8320: CurCmd = Empty & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_8321: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> Cache[NODE_2].State != E
rule_8322: Cache[NODE_2].State != E & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_8323: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> CurCmd != ReqS
rule_8324: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqS -> InvSet[NODE_1] = false
rule_8325: Chan2[NODE_2].Cmd != Inv & CurCmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_8326: Chan2[NODE_1].Cmd != Inv & CurCmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_8327: InvSet[NODE_1] = false & CurCmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_8328: Chan2[NODE_2].Cmd = Empty & CurCmd != Empty -> InvSet[NODE_1] = false
rule_8329: Chan1[NODE_1].Cmd != ReqE & CurCmd != Empty -> InvSet[NODE_1] = false
rule_8330: CurCmd = Empty & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_8331: CurCmd = Empty & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_8332: Chan2[NODE_1].Cmd != GntS & CurCmd != ReqS -> Cache[NODE_2].State = I
rule_8333: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_8334: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Chan1[NODE_1].Cmd != ReqS
rule_8335: Chan2[NODE_2].Cmd != Inv & ExGntd = true -> Chan1[NODE_2].Cmd != ReqS
rule_8336: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_8337: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_8338: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Chan1[NODE_2].Cmd != ReqE
rule_8339: Chan1[NODE_1].Cmd = Empty & CurCmd = ReqS -> Cache[NODE_2].State != S
rule_8340: Chan3[NODE_2].Cmd = Empty & CurCmd != Empty -> InvSet[NODE_2] = false
rule_8341: InvSet[NODE_2] = false & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_8342: Chan2[NODE_2].Cmd = Empty & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_8343: Chan2[NODE_1].Cmd != Inv & CurCmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_8344: Cache[NODE_1].State != E & ExGntd = true -> Chan1[NODE_1].Cmd != ReqS
rule_8345: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> Cache[NODE_1].State != E
rule_8346: Cache[NODE_2].State != S & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_8347: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> Cache[NODE_2].State != S
rule_8348: CurCmd = ReqS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_8349: Chan2[NODE_2].Cmd = Empty & CurCmd != ReqS -> Cache[NODE_2].State = I
rule_8350: Cache[NODE_2].State = I & CurCmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_8351: Cache[NODE_1].State != E & CurCmd != ReqS -> Cache[NODE_1].State != S
rule_8352: Cache[NODE_1].State != S & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_8353: ExGntd = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_8354: Cache[NODE_1].State != E & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_8355: ExGntd = true & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_8356: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> InvSet[NODE_2] = false
rule_8357: InvSet[NODE_2] = false & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_8358: CurCmd != ReqE & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_8359: Cache[NODE_2].State = I & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_8360: Cache[NODE_1].State != S & ExGntd = true -> Chan1[NODE_1].Cmd != ReqS
rule_8361: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> Cache[NODE_1].State != S
rule_8362: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_8363: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> Chan2[NODE_1].Cmd = GntE
rule_8364: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_8365: ExGntd = false & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_8366: Cache[NODE_2].State != E & ExGntd = false -> Cache[NODE_2].State != S
rule_8367: Cache[NODE_1].State != S & CurCmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_8368: Chan3[NODE_1].Cmd = Empty & CurCmd = ReqE -> Cache[NODE_1].State != S
rule_8369: CurCmd = ReqE & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_8370: Cache[NODE_1].State != E & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_8371: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> Cache[NODE_1].State != E
rule_8372: ExGntd = false & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State = I
rule_8373: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> CurCmd = Empty
rule_8374: CurCmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_8375: ShrSet[NODE_2] = false & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_8376: Chan2[NODE_1].Cmd != GntE & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_8377: Chan2[NODE_2].Cmd = Empty & CurCmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_8378: Chan2[NODE_1].Cmd != Inv & CurCmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_8379: Chan2[NODE_2].Cmd != Inv & ExGntd = false -> Cache[NODE_2].State != E
rule_8380: ExGntd = false & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
rule_8381: InvSet[NODE_2] = false & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_8382: Chan3[NODE_1].Cmd = Empty & CurCmd != Empty -> InvSet[NODE_2] = false
rule_8383: Chan1[NODE_1].Cmd != Empty & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_8384: Chan1[NODE_2].Cmd = Empty & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_8385: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> Cache[NODE_2].State != E
rule_8386: Cache[NODE_2].State != E & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_8387: Chan2[NODE_2].Cmd != Inv & CurCmd != Empty -> Cache[NODE_1].State = I
rule_8388: Cache[NODE_1].State = I & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_8389: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_8390: ExGntd = false & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != S
rule_8391: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd = GntE
rule_8392: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd = Empty
rule_8393: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_8394: CurCmd = Empty & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd = Empty
rule_8395: CurCmd = Empty & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_8396: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_8397: Chan1[NODE_1].Cmd != ReqE & CurCmd != ReqS -> Cache[NODE_1].State = I
rule_8398: CurCmd != ReqS & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = Empty
rule_8399: Chan3[NODE_1].Cmd = Empty & CurCmd != ReqS -> Cache[NODE_1].State = I
rule_8400: CurCmd = ReqE & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
rule_8401: Chan2[NODE_1].Cmd != GntS & CurCmd = ReqE -> Cache[NODE_2].State != S
rule_8402: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_8403: ExGntd = false & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_8404: ExGntd = false & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_8405: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_8406: Chan1[NODE_2].Cmd != Empty & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_8407: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> CurCmd = Empty
rule_8408: CurCmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_8409: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_8410: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> Chan2[NODE_1].Cmd = GntE
rule_8411: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_8412: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_8413: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_8414: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_8415: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Chan1[NODE_2].Cmd != ReqS
rule_8416: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_8417: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
rule_8418: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_8419: Chan2[NODE_2].Cmd != Inv & ExGntd = true -> Chan1[NODE_1].Cmd != ReqS
rule_8420: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_8421: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_8422: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != S
rule_8423: InvSet[NODE_1] = false & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_8424: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> InvSet[NODE_1] = false
rule_8425: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_8426: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != S
rule_8427: Cache[NODE_1].State != E & CurCmd = Empty -> Cache[NODE_1].State != S
rule_8428: Cache[NODE_1].State != S & CurCmd = Empty -> Cache[NODE_1].State != E
rule_8429: Cache[NODE_1].State != S & CurCmd != Empty -> Cache[NODE_2].State = I
rule_8430: Cache[NODE_2].State = I & CurCmd != Empty -> Cache[NODE_1].State != S
rule_8431: Chan1[NODE_2].Cmd != Empty & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_8432: Chan2[NODE_1].Cmd = Empty & CurCmd != Empty -> InvSet[NODE_1] = false
rule_8433: InvSet[NODE_1] = false & CurCmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_8434: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_8435: ExGntd = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
rule_8436: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_8437: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_8438: CurCmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntS
rule_8439: Chan2[NODE_2].Cmd != GntS & CurCmd = Empty -> Cache[NODE_1].State = I
rule_8440: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_8441: Cache[NODE_2].State = I & CurCmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_8442: CurCmd != ReqS & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_8443: Chan1[NODE_2].Cmd != ReqS & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_8444: Chan1[NODE_2].Cmd = ReqS & CurCmd != Empty -> Cache[NODE_1].State = I
rule_8445: Chan3[NODE_2].Cmd = Empty & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_8446: ShrSet[NODE_1] = false & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_8447: CurCmd != ReqE & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_8448: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_8449: Chan1[NODE_1].Cmd = Empty & CurCmd != ReqS -> Cache[NODE_1].State = I
rule_8450: Chan2[NODE_2].Cmd != GntS & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_8451: ShrSet[NODE_1] = false & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_8452: Chan1[NODE_1].Cmd != ReqS & CurCmd != Empty -> InvSet[NODE_1] = false
rule_8453: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_8454: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_8455: ExGntd = true & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_8456: Cache[NODE_2].State != S & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_8457: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_8458: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_8459: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = true -> CurCmd != ReqE
rule_8460: ShrSet[NODE_1] = true & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_8461: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_8462: Cache[NODE_1].State != S & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_8463: Chan2[NODE_1].Cmd != GntS & CurCmd != ReqE -> Cache[NODE_2].State = I
rule_8464: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_8465: CurCmd = ReqS & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_8466: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_8467: Chan2[NODE_2].Cmd != GntS & ExGntd = false -> Cache[NODE_2].State = I
rule_8468: ExGntd = false & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntS
rule_8469: CurCmd = ReqE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_8470: Chan2[NODE_2].Cmd != Inv & CurCmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_8471: ExGntd = true & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_8472: Cache[NODE_2].State != E & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_8473: CurCmd = Empty & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State = I
rule_8474: Cache[NODE_2].State != E & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_8475: Chan2[NODE_1].Cmd != GntS & CurCmd = ReqS -> Cache[NODE_2].State != E
rule_8476: ExGntd = false & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd = Empty
rule_8477: ExGntd = false & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_8478: CurCmd = ReqE & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_8479: Chan2[NODE_1].Cmd != GntS & CurCmd != ReqS -> Cache[NODE_1].State = I
rule_8480: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_8481: CurCmd != ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_8482: CurCmd = ReqE & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_8483: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_8484: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_8485: ExGntd = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
rule_8486: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_8487: Cache[NODE_2].State != S & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_8488: Cache[NODE_1].State != E & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_8489: Chan2[NODE_2].Cmd != GntS & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_8490: Chan1[NODE_1].Cmd != Empty & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_8491: Cache[NODE_2].State != S & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_8492: Cache[NODE_2].State != E & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_8493: ExGntd = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State = I
rule_8494: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_8495: Chan2[NODE_2].Cmd != Inv & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_8496: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
rule_8497: CurCmd = ReqS & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_8498: Chan2[NODE_2].Cmd != GntE & CurCmd = ReqS -> Cache[NODE_2].State != S
rule_8499: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_8500: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_8501: Cache[NODE_1].State != S & ExGntd = true -> Chan1[NODE_2].Cmd != ReqE
rule_8502: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
rule_8503: ExGntd = false & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_8504: ExGntd = false & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State = I
rule_8505: ExGntd = false & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != Inv
rule_8506: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> Cache[NODE_2].State != E
rule_8507: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> ShrSet[NODE_2] = false
rule_8508: ExGntd = true & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_8509: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_8510: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_8511: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd = GntE
rule_8512: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_8513: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_8514: CurCmd = Empty & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_8515: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqS
rule_8516: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_8517: ShrSet[NODE_2] = false & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_8518: Chan3[NODE_1].Cmd = Empty & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_8519: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> Cache[NODE_2].State = I
rule_8520: ExGntd = false & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd = Empty
rule_8521: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_8522: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> Chan2[NODE_1].Cmd = GntE
rule_8523: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqS
rule_8524: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Chan1[NODE_1].Cmd != ReqS
rule_8525: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_8526: Chan2[NODE_1].Cmd != Inv & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_8527: Chan2[NODE_1].Cmd != GntS & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_8528: CurCmd != ReqS & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != S
rule_8529: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_8530: ExGntd = false & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_8531: Chan1[NODE_1].Cmd != ReqS & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_8532: Chan2[NODE_1].Cmd != Inv & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_8533: Chan2[NODE_1].Cmd != GntS & CurCmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_8534: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_8535: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Chan1[NODE_2].Cmd != ReqE
rule_8536: CurCmd = ReqS & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_8537: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_8538: CurCmd = ReqS & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_8539: CurCmd = ReqS & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != S
rule_8540: CurCmd = Empty & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_8541: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> CurCmd != ReqE
rule_8542: ShrSet[NODE_1] = true & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_8543: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_8544: Chan2[NODE_2].Cmd = Empty & CurCmd = ReqE -> Cache[NODE_2].State != E
rule_8545: Cache[NODE_2].State != E & CurCmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_8546: CurCmd = ReqE & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = false
rule_8547: ShrSet[NODE_1] = false & CurCmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_8548: Cache[NODE_2].State != E & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_8549: Chan2[NODE_1].Cmd != GntS & CurCmd = ReqE -> Cache[NODE_2].State != E
rule_8550: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqE
rule_8551: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_8552: Chan2[NODE_2].Cmd != GntS & ExGntd = false -> Cache[NODE_2].State = I
rule_8553: ExGntd = false & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntS
rule_8554: Cache[NODE_1].State != S & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_8555: ExGntd = true & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_8556: ExGntd = false & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = Empty
rule_8557: ExGntd = false & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_8558: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> CurCmd = Empty
rule_8559: Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> ShrSet[NODE_2] = false
rule_8560: InvSet[NODE_1] = false & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_8561: Chan3[NODE_2].Cmd = Empty & CurCmd != Empty -> InvSet[NODE_1] = false
rule_8562: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_8563: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_8564: Chan2[NODE_2].Cmd != Inv & CurCmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_8565: CurCmd = ReqE & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_8566: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_8567: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_2].Cmd = Empty
rule_8568: Chan1[NODE_1].Cmd != Empty & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_8569: Chan1[NODE_1].Cmd = Empty & CurCmd = ReqS -> Cache[NODE_2].State != E
rule_8570: CurCmd != ReqS & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_8571: Cache[NODE_1].State != E & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_8572: Chan2[NODE_2].Cmd != GntS & CurCmd = ReqE -> Cache[NODE_1].State != E
rule_8573: CurCmd = Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_8574: Cache[NODE_2].State != E & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_8575: Chan2[NODE_1].Cmd != Inv & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_8576: Chan2[NODE_2].Cmd != Inv & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_8577: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_8578: Chan2[NODE_2].Cmd != Inv & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_8579: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_8580: Cache[NODE_1].State != E & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_8581: Chan2[NODE_2].Cmd != GntE & CurCmd = ReqE -> Cache[NODE_1].State != E
rule_8582: ExGntd = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_8583: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_8584: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqE
rule_8585: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_8586: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqE
rule_8587: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_8588: CurCmd != ReqE & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != S
rule_8589: CurCmd != Empty & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_8590: Cache[NODE_1].State != E & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_8591: Chan2[NODE_2].Cmd != Inv & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_8592: Cache[NODE_1].State != S & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_8593: Cache[NODE_2].State != S & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_8594: Chan2[NODE_1].Cmd != GntS & CurCmd = Empty -> Cache[NODE_1].State = I
rule_8595: ExGntd = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State = I
rule_8596: CurCmd != ReqS & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = false
rule_8597: CurCmd = ReqS & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_8598: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> CurCmd = Empty
rule_8599: Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> InvSet[NODE_1] = false
rule_8600: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_8601: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_8602: ExGntd = false & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != S
rule_8603: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> Cache[NODE_2].State != E
rule_8604: Cache[NODE_2].State != E & ExGntd = true -> Chan1[NODE_1].Cmd = Empty
rule_8605: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_8606: CurCmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_8607: CurCmd != ReqE & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_8608: InvSet[NODE_2] = false & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_8609: Chan2[NODE_1].Cmd != GntE & CurCmd != Empty -> InvSet[NODE_2] = false
rule_8610: Cache[NODE_1].State != E & CurCmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_8611: CurCmd = ReqE & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_8612: Chan2[NODE_2].Cmd != Inv & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_8613: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_8614: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> CurCmd != ReqE
rule_8615: ShrSet[NODE_1] = true & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_8616: CurCmd = ReqS & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != S
rule_8617: Chan2[NODE_2].Cmd != Inv & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_8618: Chan3[NODE_1].Cmd = Empty & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_8619: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_8620: ExGntd = false & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != S
rule_8621: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqE
rule_8622: Chan1[NODE_1].Cmd = ReqE & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_8623: CurCmd = ReqS & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = false
rule_8624: ShrSet[NODE_1] = false & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_8625: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> CurCmd != ReqS
rule_8626: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqS -> InvSet[NODE_2] = false
rule_8627: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Chan2[NODE_1].Cmd = GntE
rule_8628: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_8629: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqS
rule_8630: CurCmd != ReqE & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
rule_8631: CurCmd = ReqS & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != S
rule_8632: Cache[NODE_1].State != S & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_8633: ExGntd = true & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd = GntE
rule_8634: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_8635: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_8636: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntE -> CurCmd = Empty
rule_8637: CurCmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_8638: Cache[NODE_2].State = I & ExGntd = true -> Chan2[NODE_1].Cmd != Empty
rule_8639: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State = I
rule_8640: CurCmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_8641: CurCmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State = I
rule_8642: CurCmd = Empty & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = Empty
rule_8643: Chan3[NODE_1].Cmd = Empty & CurCmd = Empty -> Cache[NODE_1].State = I
rule_8644: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = true -> CurCmd = Empty
rule_8645: CurCmd = Empty & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_8646: CurCmd = ReqS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_8647: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntS -> CurCmd = Empty
rule_8648: CurCmd = Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_8649: Cache[NODE_1].State != E & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_8650: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> Cache[NODE_1].State != E
rule_8651: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = true -> CurCmd != ReqE
rule_8652: ShrSet[NODE_1] = true & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_8653: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> ExGntd = false
rule_8654: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = false
rule_8655: Chan2[NODE_2].Cmd != GntS & CurCmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_8656: Chan2[NODE_1].Cmd != Inv & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_8657: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_8658: CurCmd = ReqS & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_8659: Chan2[NODE_2].Cmd = Empty & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_8660: ShrSet[NODE_2] = false & CurCmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_8661: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd = GntE
rule_8662: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqE
rule_8663: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> ExGntd = true
rule_8664: Cache[NODE_2].State != S & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_8665: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_8666: Cache[NODE_2].State != E & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_8667: CurCmd = ReqS & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_8668: Cache[NODE_1].State != E & CurCmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_8669: Chan2[NODE_2].Cmd = Empty & CurCmd = ReqE -> Cache[NODE_1].State != E
rule_8670: Chan1[NODE_1].Cmd = ReqE & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_8671: Chan1[NODE_1].Cmd = Empty & ExGntd = false -> Cache[NODE_2].State = I
rule_8672: Chan2[NODE_2].Cmd != Inv & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_8673: Cache[NODE_2].State != E & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_8674: InvSet[NODE_1] = false & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_8675: Chan2[NODE_2].Cmd != GntE & CurCmd != Empty -> InvSet[NODE_1] = false
rule_8676: Cache[NODE_1].State != S & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_8677: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> Cache[NODE_1].State != S
rule_8678: Cache[NODE_1].State != S & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_8679: Chan2[NODE_1].Cmd != Inv & CurCmd = Empty -> Cache[NODE_1].State != S
rule_8680: CurCmd = ReqE & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_8681: CurCmd = ReqS & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_8682: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_8683: Cache[NODE_2].State != E & ExGntd = true -> Chan1[NODE_2].Cmd != ReqE
rule_8684: Chan2[NODE_1].Cmd = Empty & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_8685: ShrSet[NODE_1] = false & CurCmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_8686: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
rule_8687: Chan1[NODE_1].Cmd = Empty & CurCmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_8688: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqE
rule_8689: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntS -> CurCmd = Empty
rule_8690: CurCmd = Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_8691: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_2].Cmd = Empty
rule_8692: Chan1[NODE_1].Cmd = Empty & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_8693: CurCmd = ReqE & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_8694: Chan1[NODE_2].Cmd = Empty & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_8695: Chan2[NODE_2].Cmd != Inv & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_8696: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_8697: CurCmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_8698: InvSet[NODE_2] = false & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_8699: Chan2[NODE_2].Cmd != GntS & CurCmd != Empty -> InvSet[NODE_2] = false
rule_8700: CurCmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State = I
rule_8701: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> CurCmd = Empty
rule_8702: Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> InvSet[NODE_1] = false
rule_8703: Cache[NODE_1].State != S & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_8704: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> Cache[NODE_1].State != S
rule_8705: Cache[NODE_1].State != E & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_8706: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> Cache[NODE_1].State != E
rule_8707: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_8708: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State = I
rule_8709: CurCmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd = Empty
rule_8710: Chan2[NODE_2].Cmd = Empty & CurCmd = Empty -> Cache[NODE_1].State = I
rule_8711: Chan3[NODE_1].Cmd != InvAck & CurCmd = ReqE -> ShrSet[NODE_1] = false
rule_8712: ShrSet[NODE_1] = false & CurCmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_8713: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntS -> CurCmd = Empty
rule_8714: CurCmd = Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != S
rule_8715: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_8716: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> CurCmd = Empty
rule_8717: Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> InvSet[NODE_2] = false
rule_8718: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Cache[NODE_2].State != E
rule_8719: Cache[NODE_2].State != E & ExGntd = true -> Chan1[NODE_2].Cmd != ReqS
rule_8720: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> ShrSet[NODE_2] = false
rule_8721: ExGntd = true & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_8722: Cache[NODE_1].State != S & ExGntd = false -> Cache[NODE_2].State != S
rule_8723: ExGntd = false & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_8724: Cache[NODE_1].State != S & ExGntd = false -> Cache[NODE_2].State != S
rule_8725: ExGntd = false & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_8726: Cache[NODE_1].State != S & CurCmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_8727: Chan2[NODE_2].Cmd = Empty & CurCmd = ReqS -> Cache[NODE_1].State != S
rule_8728: Chan2[NODE_2].Cmd != Inv & ExGntd = true -> Chan1[NODE_1].Cmd != ReqE
rule_8729: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_8730: InvSet[NODE_1] = false & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_8731: Chan2[NODE_1].Cmd != GntE & CurCmd != Empty -> InvSet[NODE_1] = false
rule_8732: CurCmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State = I
rule_8733: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqS
rule_8734: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != S
rule_8735: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> CurCmd != ReqS
rule_8736: Chan2[NODE_2].Cmd != GntS & CurCmd != Empty -> InvSet[NODE_2] = false
rule_8737: InvSet[NODE_2] = false & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_8738: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> ShrSet[NODE_2] = false
rule_8739: ExGntd = true & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_8740: Chan1[NODE_1].Cmd = Empty & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_8741: Chan1[NODE_1].Cmd = Empty & CurCmd = Empty -> Cache[NODE_2].State = I
rule_8742: CurCmd = ReqS & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_8743: CurCmd = ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_8744: CurCmd = ReqE & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_8745: CurCmd = ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_8746: CurCmd = ReqE & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_8747: Cache[NODE_2].State != S & ExGntd = true -> Chan1[NODE_1].Cmd != ReqE
rule_8748: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> Cache[NODE_2].State != S
rule_8749: CurCmd = ReqS & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
rule_8750: Chan2[NODE_1].Cmd != GntS & CurCmd = ReqS -> Cache[NODE_2].State != S
rule_8751: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> CurCmd = Empty
rule_8752: CurCmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_8753: ShrSet[NODE_2] = false & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_8754: Chan3[NODE_1].Cmd = Empty & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_8755: Cache[NODE_2].State = I & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_8756: Chan2[NODE_2].Cmd != GntE & CurCmd != ReqE -> Cache[NODE_2].State = I
rule_8757: CurCmd = ReqS & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_8758: InvSet[NODE_2] = false & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_8759: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_8760: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_8761: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_8762: CurCmd = ReqE & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_8763: Cache[NODE_1].State != S & CurCmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_8764: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_8765: InvSet[NODE_1] = false & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_8766: Chan3[NODE_1].Cmd = Empty & CurCmd != Empty -> InvSet[NODE_1] = false
rule_8767: InvSet[NODE_1] = false & CurCmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_8768: Chan3[NODE_1].Cmd != InvAck & CurCmd = ReqE -> InvSet[NODE_1] = false
rule_8769: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_8770: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Chan1[NODE_2].Cmd != ReqS
rule_8771: InvSet[NODE_1] = false & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_8772: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> InvSet[NODE_1] = false
rule_8773: InvSet[NODE_1] = false & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_8774: CurCmd = ReqS & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = false
rule_8775: Chan2[NODE_2].Cmd != Inv & ExGntd = true -> Chan1[NODE_1].Cmd != ReqS
rule_8776: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_8777: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> ExGntd = false
rule_8778: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = false
rule_8779: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_8780: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> InvSet[NODE_2] = false
rule_8781: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_8782: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_8783: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_8784: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_8785: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_8786: Chan1[NODE_1].Cmd = Empty & CurCmd = ReqE -> Cache[NODE_1].State != E
rule_8787: Chan1[NODE_1].Cmd != ReqS & ExGntd = false -> Cache[NODE_2].State = I
rule_8788: ShrSet[NODE_1] = false & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_8789: Chan2[NODE_1].Cmd != GntS & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_8790: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_8791: Cache[NODE_2].State != E & ExGntd = true -> Chan1[NODE_2].Cmd = Empty
rule_8792: Chan2[NODE_2].Cmd != GntS & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_8793: ShrSet[NODE_1] = false & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_8794: CurCmd = ReqE & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_8795: CurCmd = ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_8796: Cache[NODE_1].State != E & ExGntd = true -> Chan1[NODE_2].Cmd = Empty
rule_8797: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_8798: ExGntd = false & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = false
rule_8799: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_8800: Chan2[NODE_2].Cmd != Inv & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_8801: Chan2[NODE_2].Cmd != GntS & CurCmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_8802: Chan1[NODE_1].Cmd = ReqS & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_8803: CurCmd != ReqS & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_8804: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqS
rule_8805: CurCmd != Empty & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = false
rule_8806: CurCmd != ReqS & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_8807: CurCmd = ReqE & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_8808: CurCmd = ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_8809: Chan1[NODE_2].Cmd != Empty & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_8810: ExGntd = false & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_8811: Chan1[NODE_1].Cmd != ReqE & CurCmd != Empty -> InvSet[NODE_2] = false
rule_8812: CurCmd != ReqE & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_8813: CurCmd = ReqS & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_8814: Chan2[NODE_1].Cmd != GntE & CurCmd != ReqE -> Cache[NODE_1].State = I
rule_8815: CurCmd = ReqS & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_8816: CurCmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_8817: Chan1[NODE_1].Cmd = ReqS & CurCmd != Empty -> Cache[NODE_1].State = I
rule_8818: Cache[NODE_2].State != E & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_8819: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> Cache[NODE_2].State != E
rule_8820: ExGntd = false & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd = Empty
rule_8821: ExGntd = false & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_8822: Chan2[NODE_2].Cmd = Empty & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_8823: Chan2[NODE_2].Cmd != Inv & CurCmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_8824: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_8825: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_8826: Cache[NODE_1].State != E & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_8827: CurCmd = ReqS & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_8828: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> CurCmd != ReqE
rule_8829: ExGntd = false & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State = I
rule_8830: Chan1[NODE_1].Cmd != ReqS & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_8831: ExGntd = false & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State = I
rule_8832: Chan1[NODE_1].Cmd != ReqS & CurCmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_8833: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> InvSet[NODE_1] = false
rule_8834: Chan1[NODE_2].Cmd = Empty & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_8835: Chan3[NODE_1].Cmd != InvAck & CurCmd = ReqE -> InvSet[NODE_1] = false
rule_8836: InvSet[NODE_1] = false & CurCmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_8837: ExGntd = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State = I
rule_8838: CurCmd = ReqE & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_8839: CurCmd = ReqE & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != S
rule_8840: Cache[NODE_2].State != E & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_8841: Chan2[NODE_2].Cmd != GntE & CurCmd = ReqS -> Cache[NODE_2].State != E
rule_8842: ExGntd = true & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_8843: Cache[NODE_2].State != E & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_8844: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = true -> CurCmd != ReqS
rule_8845: ShrSet[NODE_1] = true & CurCmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_8846: ExGntd = false & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_8847: Chan2[NODE_2].Cmd != Inv & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_8848: Cache[NODE_2].State != S & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_8849: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_8850: Chan2[NODE_2].Cmd != Inv & ExGntd = true -> Chan1[NODE_2].Cmd = Empty
rule_8851: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_8852: Chan1[NODE_1].Cmd != ReqE & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_8853: Chan3[NODE_2].Cmd = Empty & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_8854: ShrSet[NODE_2] = false & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_8855: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_8856: CurCmd != ReqE & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_8857: Chan1[NODE_1].Cmd != ReqS & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_8858: Chan2[NODE_2].Cmd != Inv & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_8859: Chan2[NODE_1].Cmd != Inv & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_8860: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> ExGntd = false
rule_8861: ExGntd = false & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_8862: CurCmd != Empty & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_8863: Chan1[NODE_1].Cmd != Empty & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_8864: InvSet[NODE_1] = false & CurCmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_8865: CurCmd = ReqE & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_8866: Cache[NODE_2].State = I & ExGntd = true -> Chan2[NODE_1].Cmd != Empty
rule_8867: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State = I
rule_8868: ShrSet[NODE_2] = false & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_8869: Chan2[NODE_2].Cmd != GntE & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_8870: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_8871: ExGntd = false & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_8872: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = true -> CurCmd = Empty
rule_8873: CurCmd = Empty & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_8874: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_8875: Chan2[NODE_2].Cmd != GntS & CurCmd = ReqS -> Cache[NODE_2].State != S
rule_8876: CurCmd = ReqS & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_8877: CurCmd != ReqE & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_8878: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_8879: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_8880: CurCmd = ReqS & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = false
rule_8881: ShrSet[NODE_1] = false & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_8882: Chan2[NODE_2].Cmd != Inv & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_8883: Chan2[NODE_2].Cmd != GntE & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_8884: CurCmd = Empty & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_8885: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_8886: Cache[NODE_1].State != S & ExGntd = true -> Chan1[NODE_2].Cmd = Empty
rule_8887: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> CurCmd = Empty
rule_8888: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_2].Cmd = ReqE
rule_8889: ExGntd = false & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd = Empty
rule_8890: ExGntd = false & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_8891: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_8892: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_8893: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd = GntE
rule_8894: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_8895: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd = Empty
rule_8896: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_8897: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Chan1[NODE_1].Cmd = Empty
rule_8898: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_8899: ExGntd = false & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_8900: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_8901: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Chan2[NODE_1].Cmd = GntE
rule_8902: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqS
rule_8903: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_8904: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_8905: CurCmd != ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_8906: Chan1[NODE_1].Cmd = Empty & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_8907: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqS
rule_8908: Chan2[NODE_2].Cmd != Inv & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_8909: CurCmd = ReqS & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_8910: Chan1[NODE_1].Cmd = Empty & CurCmd != ReqE -> Cache[NODE_1].State = I
rule_8911: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> InvSet[NODE_2] = false
rule_8912: InvSet[NODE_2] = false & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_8913: Cache[NODE_2].State != E & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_8914: CurCmd = ReqE & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_8915: Chan2[NODE_2].Cmd != Inv & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_8916: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_8917: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_8918: ExGntd = false & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_8919: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqS
rule_8920: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_8921: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> CurCmd = Empty
rule_8922: CurCmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_8923: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> ExGntd = false
rule_8924: ExGntd = false & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_8925: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> CurCmd != ReqS
rule_8926: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqS -> InvSet[NODE_1] = false
rule_8927: Chan2[NODE_2].Cmd = Empty & CurCmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_8928: Chan2[NODE_2].Cmd != Inv & CurCmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_8929: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_8930: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
rule_8931: Cache[NODE_1].State != S & ExGntd = true -> Chan1[NODE_2].Cmd != ReqS
rule_8932: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Cache[NODE_1].State != S
rule_8933: CurCmd = Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_8934: Chan1[NODE_1].Cmd = Empty & CurCmd = Empty -> Cache[NODE_1].State = I
rule_8935: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_8936: ExGntd = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_8937: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_8938: Cache[NODE_1].State != S & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_8939: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> Cache[NODE_1].State != S
rule_8940: Cache[NODE_1].State != E & ExGntd = true -> Chan1[NODE_2].Cmd != ReqS
rule_8941: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Cache[NODE_1].State != E
rule_8942: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqE
rule_8943: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> CurCmd != ReqE
rule_8944: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_8945: Cache[NODE_1].State != S & ExGntd = true -> Chan1[NODE_2].Cmd != ReqE
rule_8946: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
rule_8947: Cache[NODE_1].State != E & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_8948: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> Cache[NODE_1].State != E
rule_8949: CurCmd != Empty & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_8950: Chan3[NODE_1].Cmd != InvAck & CurCmd = ReqE -> ShrSet[NODE_2] = false
rule_8951: CurCmd = ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_8952: CurCmd = ReqE & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != E
rule_8953: Chan2[NODE_2].Cmd != Inv & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_8954: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_8955: Cache[NODE_1].State != S & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_8956: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_8957: CurCmd != Empty & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_8958: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_8959: Cache[NODE_1].State = I & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_8960: CurCmd != ReqE & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_8961: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_8962: Chan1[NODE_1].Cmd = Empty & CurCmd != Empty -> InvSet[NODE_2] = false
rule_8963: Chan1[NODE_1].Cmd != ReqS & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_8964: CurCmd != ReqS & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_8965: Chan2[NODE_2].Cmd != Inv & CurCmd = Empty -> Cache[NODE_2].State != S
rule_8966: CurCmd = Empty & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_8967: Cache[NODE_1].State != S & ExGntd = false -> Cache[NODE_2].State != E
rule_8968: Cache[NODE_2].State != E & ExGntd = false -> Cache[NODE_1].State != S
rule_8969: ShrSet[NODE_2] = false & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_8970: Chan3[NODE_2].Cmd = Empty & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_8971: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntS -> CurCmd = Empty
rule_8972: CurCmd = Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != S
rule_8973: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_8974: ExGntd = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_8975: ShrSet[NODE_1] = false & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_8976: Chan2[NODE_1].Cmd != GntE & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_8977: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_8978: CurCmd != ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_8979: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_8980: Chan2[NODE_2].Cmd = Empty & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_8981: ShrSet[NODE_2] = false & CurCmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_8982: Chan1[NODE_2].Cmd != Empty & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_8983: Chan2[NODE_2].Cmd != Inv & CurCmd != Empty -> Cache[NODE_2].State = I
rule_8984: Cache[NODE_2].State = I & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_8985: CurCmd = ReqS & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != S
rule_8986: Chan2[NODE_2].Cmd != Inv & CurCmd != ReqS -> Cache[NODE_2].State != S
rule_8987: Cache[NODE_2].State != S & CurCmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_8988: Cache[NODE_1].State != E & ExGntd = true -> Chan1[NODE_2].Cmd != ReqS
rule_8989: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Cache[NODE_1].State != E
rule_8990: Chan2[NODE_2].Cmd != Inv & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_8991: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_8992: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> ExGntd = false
rule_8993: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = false
rule_8994: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqS
rule_8995: CurCmd = ReqE & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = false
rule_8996: ShrSet[NODE_1] = false & CurCmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_8997: CurCmd != ReqE & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_8998: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_8999: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_9000: Cache[NODE_2].State != S & CurCmd != ReqS -> Cache[NODE_2].State != E
rule_9001: Cache[NODE_2].State != E & CurCmd != ReqS -> Cache[NODE_2].State != S
rule_9002: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_9003: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Chan1[NODE_2].Cmd = Empty
rule_9004: Cache[NODE_1].State != E & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_9005: Chan2[NODE_2].Cmd != Inv & ExGntd = false -> Cache[NODE_1].State != E
rule_9006: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_9007: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> CurCmd != ReqE
rule_9008: Cache[NODE_1].State != S & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_9009: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> Cache[NODE_1].State != S
rule_9010: Cache[NODE_2].State != S & ExGntd = true -> Chan1[NODE_2].Cmd != ReqE
rule_9011: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != S
rule_9012: Chan1[NODE_2].Cmd != ReqS & CurCmd != Empty -> InvSet[NODE_1] = false
rule_9013: Cache[NODE_1].State != E & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_9014: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> Cache[NODE_1].State != E
rule_9015: CurCmd = ReqE & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_9016: Chan2[NODE_1].Cmd != Inv & CurCmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_9017: Chan1[NODE_2].Cmd != Empty & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_9018: Cache[NODE_2].State = I & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_9019: Chan3[NODE_1].Cmd = Empty & CurCmd != ReqE -> Cache[NODE_2].State = I
rule_9020: CurCmd = ReqS & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_9021: Cache[NODE_1].State != S & CurCmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_9022: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_9023: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_9024: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqE
rule_9025: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_9026: Chan2[NODE_2].Cmd = Empty & CurCmd = ReqE -> Cache[NODE_1].State != S
rule_9027: Cache[NODE_1].State != S & CurCmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_9028: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> InvSet[NODE_2] = false
rule_9029: InvSet[NODE_2] = false & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_9030: Chan2[NODE_2].Cmd != Inv & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_9031: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_9032: Chan2[NODE_1].Cmd != Inv & CurCmd = Empty -> Cache[NODE_2].State != E
rule_9033: Cache[NODE_2].State != E & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_9034: ExGntd = false & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State = I
rule_9035: Chan2[NODE_1].Cmd != Inv & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_9036: CurCmd = ReqE & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_9037: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_9038: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_9039: Chan1[NODE_1].Cmd = ReqE & CurCmd != Empty -> Cache[NODE_1].State = I
rule_9040: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqE
rule_9041: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != S
rule_9042: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_9043: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_9044: CurCmd != ReqS & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_9045: Chan2[NODE_2].Cmd != GntE & CurCmd != ReqS -> Cache[NODE_1].State = I
rule_9046: InvSet[NODE_2] = false & CurCmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_9047: CurCmd = ReqE & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_9048: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_9049: Cache[NODE_2].State = I & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_9050: Chan2[NODE_1].Cmd != Inv & CurCmd != Empty -> Cache[NODE_2].State = I
rule_9051: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_9052: InvSet[NODE_2] = false & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_9053: Chan2[NODE_2].Cmd != GntE & CurCmd != Empty -> InvSet[NODE_2] = false
rule_9054: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_9055: Chan3[NODE_2].Cmd = Empty & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_9056: ShrSet[NODE_1] = false & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_9057: InvSet[NODE_2] = false & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_9058: Chan2[NODE_1].Cmd != GntE & CurCmd != Empty -> InvSet[NODE_2] = false
rule_9059: InvSet[NODE_2] = false & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_9060: CurCmd = ReqS & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_9061: Chan1[NODE_1].Cmd = ReqS & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_9062: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqE
rule_9063: Chan2[NODE_2].Cmd != GntS & CurCmd != ReqS -> Cache[NODE_2].State = I
rule_9064: Cache[NODE_2].State = I & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_9065: Cache[NODE_1].State != S & ExGntd = true -> Chan1[NODE_1].Cmd = Empty
rule_9066: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_9067: Chan2[NODE_1].Cmd != GntE & CurCmd != ReqE -> Cache[NODE_2].State = I
rule_9068: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> InvSet[NODE_1] = false
rule_9069: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_9070: Cache[NODE_1].State != S & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_9071: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> Cache[NODE_1].State != S
rule_9072: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqE
rule_9073: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_9074: InvSet[NODE_2] = false & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_9075: Chan2[NODE_1].Cmd != GntS & CurCmd != Empty -> InvSet[NODE_2] = false
rule_9076: Chan1[NODE_1].Cmd != Empty & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_9077: Chan1[NODE_1].Cmd != ReqS & CurCmd = ReqE -> Cache[NODE_2].State != E
rule_9078: ExGntd = false & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_9079: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> Cache[NODE_2].State != S
rule_9080: CurCmd != ReqS & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State = I
rule_9081: CurCmd != ReqE & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State = I
rule_9082: CurCmd != Empty & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = false
rule_9083: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_9084: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_9085: InvSet[NODE_2] = false & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_9086: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> InvSet[NODE_2] = false
rule_9087: Cache[NODE_1].State = I & ExGntd = true -> Chan2[NODE_1].Cmd != Empty
rule_9088: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State = I
rule_9089: Chan1[NODE_1].Cmd = Empty & CurCmd = ReqS -> Cache[NODE_1].State != S
rule_9090: Chan2[NODE_2].Cmd != Inv & ExGntd = false -> Cache[NODE_1].State != S
rule_9091: Cache[NODE_1].State != S & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_9092: CurCmd = ReqS & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_9093: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_9094: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> Cache[NODE_1].State = I
rule_9095: ExGntd = false & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd = Empty
rule_9096: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> Cache[NODE_1].State = I
rule_9097: Cache[NODE_1].State != E & CurCmd = Empty -> Cache[NODE_2].State != E
rule_9098: Cache[NODE_2].State != E & CurCmd = Empty -> Cache[NODE_1].State != E
rule_9099: Chan1[NODE_1].Cmd = ReqE & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_9100: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_9101: Chan2[NODE_2].Cmd != Inv & ExGntd = true -> Chan1[NODE_2].Cmd != ReqE
rule_9102: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_9103: ExGntd = false & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_9104: ExGntd = false & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_9105: ExGntd = false & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_9106: CurCmd = ReqS & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_9107: Chan2[NODE_1].Cmd != Inv & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_9108: Chan2[NODE_2].Cmd != Inv & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_9109: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_9110: Cache[NODE_1].State != S & CurCmd != ReqS -> Cache[NODE_2].State != S
rule_9111: Cache[NODE_2].State != S & CurCmd != ReqS -> Cache[NODE_1].State != S
rule_9112: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> ShrSet[NODE_2] = false
rule_9113: CurCmd = ReqE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_9114: Chan2[NODE_1].Cmd != Inv & CurCmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_9115: ExGntd = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State = I
rule_9116: Chan2[NODE_2].Cmd != Inv & ExGntd = true -> Chan1[NODE_1].Cmd != ReqE
rule_9117: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_9118: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> Cache[NODE_2].State != E
rule_9119: Cache[NODE_2].State != E & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_9120: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> CurCmd = Empty
rule_9121: CurCmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_9122: Chan2[NODE_2].Cmd != GntS & CurCmd != ReqE -> Cache[NODE_2].State = I
rule_9123: Cache[NODE_2].State = I & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_9124: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> ShrSet[NODE_2] = false
rule_9125: ExGntd = true & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_9126: Cache[NODE_1].State != E & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_9127: Chan2[NODE_1].Cmd != Inv & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_9128: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_9129: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_9130: CurCmd = ReqS & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_9131: CurCmd = ReqS & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd = Empty
rule_9132: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntE -> CurCmd = Empty
rule_9133: CurCmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_9134: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Cache[NODE_2].State != S
rule_9135: Cache[NODE_2].State != S & ExGntd = true -> Chan1[NODE_2].Cmd != ReqS
rule_9136: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_9137: Chan1[NODE_1].Cmd = Empty & CurCmd != Empty -> InvSet[NODE_2] = false
rule_9138: CurCmd != ReqS & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_9139: Chan2[NODE_2].Cmd != Inv & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_9140: Cache[NODE_1].State != S & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_9141: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_9142: CurCmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
rule_9143: Cache[NODE_1].State != E & CurCmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_9144: CurCmd = ReqS & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_9145: Chan2[NODE_2].Cmd = Empty & CurCmd != ReqS -> Cache[NODE_1].State = I
rule_9146: CurCmd != ReqS & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd = Empty
rule_9147: Chan2[NODE_2].Cmd != Inv & ExGntd = false -> Cache[NODE_2].State != S
rule_9148: ExGntd = false & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_9149: Chan2[NODE_1].Cmd = Empty & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_9150: ShrSet[NODE_2] = false & CurCmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_9151: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_9152: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_9153: InvSet[NODE_2] = false & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_9154: Chan3[NODE_1].Cmd = Empty & CurCmd != Empty -> InvSet[NODE_2] = false
rule_9155: CurCmd = ReqS & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = false
rule_9156: InvSet[NODE_1] = false & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_9157: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> CurCmd = Empty
rule_9158: CurCmd = Empty & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_9159: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != S
rule_9160: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqE
rule_9161: Cache[NODE_1].State != E & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_9162: Chan2[NODE_2].Cmd != Inv & ExGntd = false -> Cache[NODE_1].State != E
rule_9163: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_9164: CurCmd = Empty & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_9165: Cache[NODE_2].State != E & CurCmd = Empty -> Cache[NODE_2].State != S
rule_9166: Chan1[NODE_1].Cmd = ReqE & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_9167: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqS
rule_9168: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_9169: Chan2[NODE_2].Cmd = Empty & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_9170: ShrSet[NODE_1] = false & CurCmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_9171: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> Chan2[NODE_1].Cmd = GntE
rule_9172: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_9173: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_9174: CurCmd = Empty & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_9175: CurCmd = ReqE & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_9176: CurCmd = Empty & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_9177: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_9178: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> InvSet[NODE_1] = false
rule_9179: InvSet[NODE_1] = false & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_9180: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_9181: ExGntd = false & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_9182: Chan1[NODE_2].Cmd = Empty & CurCmd != Empty -> InvSet[NODE_2] = false
rule_9183: InvSet[NODE_1] = false & CurCmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_9184: Chan2[NODE_2].Cmd = Empty & CurCmd != Empty -> InvSet[NODE_1] = false
rule_9185: Cache[NODE_1].State != E & ExGntd = false -> Cache[NODE_1].State != S
rule_9186: Cache[NODE_1].State != S & ExGntd = false -> Cache[NODE_1].State != E
rule_9187: CurCmd = ReqS & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_9188: InvSet[NODE_2] = false & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_9189: CurCmd = ReqS & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_9190: CurCmd != ReqS & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_9191: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_9192: ExGntd = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
rule_9193: Cache[NODE_1].State != E & ExGntd = true -> Chan1[NODE_1].Cmd = Empty
rule_9194: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> Cache[NODE_1].State != E
rule_9195: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> InvSet[NODE_1] = false
rule_9196: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_1].Cmd = Empty
rule_9197: Chan2[NODE_2].Cmd != Inv & CurCmd = Empty -> Cache[NODE_2].State != E
rule_9198: Cache[NODE_2].State != E & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_9199: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> CurCmd != ReqE
rule_9200: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_9201: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_9202: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_9203: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_9204: ExGntd = false & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_9205: ExGntd = false & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State = I
rule_9206: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> CurCmd = Empty
rule_9207: Chan1[NODE_1].Cmd = ReqE & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_9208: InvSet[NODE_1] = false & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_9209: Chan3[NODE_1].Cmd = Empty & CurCmd != Empty -> InvSet[NODE_1] = false
rule_9210: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> Cache[NODE_2].State != E
rule_9211: Cache[NODE_2].State != E & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_9212: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_9213: Cache[NODE_2].State != E & ExGntd = true -> Chan1[NODE_2].Cmd = Empty
rule_9214: CurCmd = ReqS & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != S
rule_9215: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_9216: Cache[NODE_2].State != S & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_9217: Chan2[NODE_2].Cmd != Inv & ExGntd = true -> Chan1[NODE_1].Cmd = Empty
rule_9218: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_9219: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> Cache[NODE_2].State != S
rule_9220: Cache[NODE_2].State != S & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_9221: Cache[NODE_1].State != E & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_9222: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> Cache[NODE_1].State != E
rule_9223: Chan1[NODE_2].Cmd != ReqS & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_9224: Chan1[NODE_2].Cmd != ReqS & CurCmd != ReqE -> Cache[NODE_1].State = I
rule_9225: Chan2[NODE_2].Cmd != Inv & ExGntd = false -> Cache[NODE_2].State != S
rule_9226: ExGntd = false & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_9227: ExGntd = false & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_9228: Chan1[NODE_2].Cmd != ReqS & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_9229: Chan2[NODE_2].Cmd != GntS & CurCmd = ReqE -> Cache[NODE_2].State != S
rule_9230: CurCmd = ReqE & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_9231: ExGntd = false & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_9232: ExGntd = false & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_9233: Chan1[NODE_1].Cmd = Empty & CurCmd = ReqE -> Cache[NODE_1].State != S
rule_9234: Cache[NODE_1].State != E & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_9235: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> Cache[NODE_1].State != E
rule_9236: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqS
rule_9237: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_9238: CurCmd = ReqE & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_9239: Cache[NODE_1].State != S & ExGntd = true -> Chan1[NODE_1].Cmd = Empty
rule_9240: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_9241: CurCmd != ReqS & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_9242: Chan2[NODE_1].Cmd != GntE & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_9243: ShrSet[NODE_1] = false & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_9244: ExGntd = false & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_9245: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_9246: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_9247: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_9248: ExGntd = false & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_9249: ExGntd = false & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntE
rule_9250: ExGntd = false & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State = I
rule_9251: Cache[NODE_1].State != S & ExGntd = true -> Chan1[NODE_1].Cmd != ReqE
rule_9252: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> Cache[NODE_1].State != S
rule_9253: CurCmd = Empty & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_9254: CurCmd = Empty & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_9255: Cache[NODE_1].State = I & ExGntd = true -> Chan2[NODE_1].Cmd != Empty
rule_9256: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State = I
rule_9257: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_9258: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> CurCmd != ReqS
rule_9259: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqS -> ShrSet[NODE_2] = false
rule_9260: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> CurCmd != ReqE
rule_9261: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_9262: CurCmd = ReqS & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_9263: CurCmd = ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_9264: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_9265: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_9266: Chan2[NODE_2].Cmd = Empty & CurCmd = ReqE -> Cache[NODE_2].State != S
rule_9267: CurCmd = ReqE & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd = Empty
rule_9268: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_9269: Cache[NODE_2].State != E & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_9270: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> Cache[NODE_2].State != E
rule_9271: CurCmd != ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_9272: Cache[NODE_2].State != E & ExGntd = true -> Chan1[NODE_1].Cmd != ReqE
rule_9273: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> Cache[NODE_2].State != E
rule_9274: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_9275: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
rule_9276: Cache[NODE_2].State = I & CurCmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_9277: Chan3[NODE_1].Cmd = Empty & CurCmd != ReqS -> Cache[NODE_2].State = I
rule_9278: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_9279: ExGntd = false & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_9280: ExGntd = false & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State = I
rule_9281: ExGntd = true & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_9282: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_9283: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqE
rule_9284: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_9285: Chan1[NODE_1].Cmd != ReqS & CurCmd != ReqE -> Cache[NODE_1].State = I
rule_9286: CurCmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
rule_9287: Chan1[NODE_2].Cmd != ReqS & CurCmd != Empty -> InvSet[NODE_2] = false
rule_9288: CurCmd = ReqE & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != E
rule_9289: Cache[NODE_1].State != E & CurCmd != ReqS -> Cache[NODE_2].State != E
rule_9290: Cache[NODE_2].State != E & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_9291: Chan1[NODE_1].Cmd = Empty & CurCmd != Empty -> InvSet[NODE_1] = false
rule_9292: Cache[NODE_1].State != E & CurCmd != Empty -> Cache[NODE_2].State = I
rule_9293: Cache[NODE_2].State = I & CurCmd != Empty -> Cache[NODE_1].State != E
rule_9294: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_9295: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_9296: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_9297: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
rule_9298: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_9299: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqS
rule_9300: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_9301: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_9302: Chan2[NODE_2].Cmd != Inv & CurCmd != ReqS -> Cache[NODE_2].State != E
rule_9303: Cache[NODE_2].State != E & CurCmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_9304: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_9305: CurCmd != ReqS & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State = I
rule_9306: Chan1[NODE_1].Cmd = ReqS & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_9307: Chan1[NODE_2].Cmd = Empty & CurCmd != Empty -> InvSet[NODE_2] = false
rule_9308: InvSet[NODE_2] = false & CurCmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_9309: Chan2[NODE_2].Cmd = Empty & CurCmd != Empty -> InvSet[NODE_2] = false
rule_9310: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_9311: Cache[NODE_2].State != S & ExGntd = true -> Chan1[NODE_1].Cmd != ReqS
rule_9312: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> Cache[NODE_2].State != S
rule_9313: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_9314: ExGntd = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
rule_9315: ExGntd = false & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_9316: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_9317: ExGntd = false & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State = I
rule_9318: Chan1[NODE_1].Cmd != ReqS & CurCmd = ReqS -> Cache[NODE_2].State != S
rule_9319: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_9320: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_9321: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd = GntE
rule_9322: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_9323: Cache[NODE_1].State != E & ExGntd = true -> Chan1[NODE_1].Cmd = Empty
rule_9324: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> Cache[NODE_1].State != E
rule_9325: Chan2[NODE_1].Cmd = Empty & CurCmd != Empty -> InvSet[NODE_2] = false
rule_9326: InvSet[NODE_2] = false & CurCmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_9327: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_9328: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_9329: CurCmd = ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_9330: Chan2[NODE_1].Cmd != Inv & CurCmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_9331: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_9332: Chan1[NODE_2].Cmd != ReqS & CurCmd != ReqE -> Cache[NODE_2].State = I
rule_9333: Cache[NODE_2].State != S & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_9334: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> Cache[NODE_2].State != S
rule_9335: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_9336: ExGntd = false & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_9337: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
rule_9338: ShrSet[NODE_2] = false & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_9339: Chan2[NODE_2].Cmd != GntE & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_9340: CurCmd = ReqE & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != S
rule_9341: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_9342: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_9343: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> ShrSet[NODE_2] = false
rule_9344: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> CurCmd = Empty
rule_9345: CurCmd = Empty & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_9346: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_9347: CurCmd != ReqS & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_9348: CurCmd != ReqS & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = false
rule_9349: ShrSet[NODE_2] = false & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_9350: Chan2[NODE_1].Cmd != GntE & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_9351: Cache[NODE_1].State != E & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_9352: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> Cache[NODE_1].State != E
rule_9353: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_9354: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_9355: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_9356: ExGntd = true & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd = GntE
rule_9357: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_9358: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_9359: Chan2[NODE_1].Cmd != GntS & CurCmd = Empty -> Cache[NODE_2].State = I
rule_9360: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_9361: Chan2[NODE_2].Cmd != GntS & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_9362: Chan2[NODE_2].Cmd != Inv & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_9363: Chan2[NODE_2].Cmd != Inv & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_9364: Chan2[NODE_1].Cmd != GntS & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_9365: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_9366: ExGntd = false & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntE
rule_9367: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_9368: ExGntd = false & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State = I
rule_9369: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_9370: Cache[NODE_1].State != E & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_9371: Chan3[NODE_1].Cmd = Empty & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_9372: Chan1[NODE_1].Cmd != ReqS & CurCmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_9373: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_2].Cmd = Empty
rule_9374: ShrSet[NODE_1] = false & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_9375: Chan2[NODE_2].Cmd != GntE & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_9376: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_9377: Cache[NODE_1].State != E & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_9378: Chan2[NODE_1].Cmd != GntS & CurCmd = ReqE -> Cache[NODE_1].State != E
rule_9379: CurCmd = ReqE & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_9380: Cache[NODE_2].State != E & CurCmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_9381: Chan2[NODE_1].Cmd != Inv & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_9382: Chan2[NODE_2].Cmd != GntE & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_9383: CurCmd = ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_9384: Chan2[NODE_2].Cmd != Inv & CurCmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_9385: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_9386: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_9387: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_9388: ExGntd = false & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_9389: ExGntd = false & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = Empty
rule_9390: ExGntd = false & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_9391: Cache[NODE_1].State != E & ExGntd = true -> Chan1[NODE_2].Cmd != ReqE
rule_9392: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_9393: ExGntd = false & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_9394: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> Cache[NODE_2].State != S
rule_9395: Chan2[NODE_2].Cmd = Empty & CurCmd = ReqS -> Cache[NODE_2].State != E
rule_9396: Cache[NODE_2].State != E & CurCmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_9397: Chan1[NODE_1].Cmd != ReqS & CurCmd = Empty -> Cache[NODE_1].State = I
rule_9398: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = false
rule_9399: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> ExGntd = false
rule_9400: Cache[NODE_1].State != E & ExGntd = false -> Cache[NODE_2].State != S
rule_9401: ExGntd = false & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_9402: CurCmd != ReqS & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_9403: Cache[NODE_1].State != S & ExGntd = true -> Chan1[NODE_2].Cmd != ReqS
rule_9404: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Cache[NODE_1].State != S
rule_9405: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_9406: Chan2[NODE_1].Cmd = Empty & CurCmd != Empty -> InvSet[NODE_2] = false
rule_9407: InvSet[NODE_2] = false & CurCmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_9408: Cache[NODE_1].State != E & ExGntd = false -> Cache[NODE_2].State != E
rule_9409: Cache[NODE_2].State != E & ExGntd = false -> Cache[NODE_1].State != E
rule_9410: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_9411: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_9412: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_9413: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_9414: Cache[NODE_1].State != S & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_9415: Chan2[NODE_2].Cmd != GntE & CurCmd = ReqE -> Cache[NODE_1].State != S
rule_9416: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> CurCmd != ReqE
rule_9417: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_9418: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_9419: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_9420: Chan3[NODE_1].Cmd = Empty & CurCmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_9421: Chan2[NODE_1].Cmd != Inv & CurCmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_9422: CurCmd = ReqE & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_9423: InvSet[NODE_2] = false & CurCmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_9424: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_9425: Cache[NODE_1].State != S & CurCmd = Empty -> Cache[NODE_2].State != S
rule_9426: CurCmd = Empty & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_9427: CurCmd = ReqE & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_9428: Chan2[NODE_2].Cmd != GntE & CurCmd = ReqE -> Cache[NODE_2].State != S
rule_9429: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> Cache[NODE_2].State != E
rule_9430: Cache[NODE_2].State != E & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_9431: CurCmd = ReqS & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != E
rule_9432: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_9433: Cache[NODE_1].State != E & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_9434: Chan2[NODE_1].Cmd != Inv & CurCmd = Empty -> Cache[NODE_1].State != E
rule_9435: CurCmd = ReqS & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != S
rule_9436: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_9437: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> InvSet[NODE_1] = false
rule_9438: InvSet[NODE_1] = false & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_9439: Chan1[NODE_1].Cmd = Empty & ExGntd = false -> Cache[NODE_1].State = I
rule_9440: CurCmd = ReqE & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_9441: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_9442: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_9443: CurCmd = Empty & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State = I
rule_9444: Cache[NODE_1].State != S & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_9445: CurCmd = ReqS & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != S
rule_9446: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> ShrSet[NODE_2] = false
rule_9447: ExGntd = true & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_9448: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_9449: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd = GntE
rule_9450: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd = Empty
rule_9451: CurCmd = Empty & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = false
rule_9452: ExGntd = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_9453: Cache[NODE_1].State != S & ExGntd = false -> Cache[NODE_2].State != E
rule_9454: ExGntd = false & Cache[NODE_2].State != E -> Cache[NODE_1].State != S
rule_9455: CurCmd = ReqE & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_9456: Cache[NODE_1].State != E & CurCmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_9457: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqS
rule_9458: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_9459: Cache[NODE_2].State != S & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_9460: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_9461: Chan2[NODE_1].Cmd != Inv & CurCmd != ReqS -> Cache[NODE_2].State != E
rule_9462: Cache[NODE_2].State != E & CurCmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_9463: Cache[NODE_1].State != S & ExGntd = true -> Chan1[NODE_1].Cmd != ReqS
rule_9464: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> Cache[NODE_1].State != S
rule_9465: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_9466: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqS
rule_9467: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_9468: Chan1[NODE_1].Cmd != ReqS & CurCmd != Empty -> InvSet[NODE_2] = false
rule_9469: Cache[NODE_1].State != E & CurCmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_9470: Chan2[NODE_1].Cmd != Inv & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_9471: CurCmd != ReqE & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State = I
rule_9472: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_9473: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_9474: ExGntd = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_9475: Chan2[NODE_2].Cmd != GntS & CurCmd != ReqE -> Cache[NODE_1].State = I
rule_9476: Cache[NODE_1].State = I & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_9477: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != S
rule_9478: Chan1[NODE_1].Cmd != ReqE & CurCmd != Empty -> InvSet[NODE_2] = false
rule_9479: CurCmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != S
rule_9480: CurCmd = ReqE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_9481: Cache[NODE_1].State != S & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_9482: Cache[NODE_2].State != E & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_9483: Chan1[NODE_2].Cmd = ReqS & CurCmd != Empty -> Cache[NODE_2].State = I
rule_9484: Cache[NODE_1].State != E & CurCmd = Empty -> Cache[NODE_2].State != S
rule_9485: CurCmd = Empty & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_9486: Cache[NODE_2].State != E & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_9487: Chan2[NODE_2].Cmd != GntE & CurCmd = ReqE -> Cache[NODE_2].State != E
rule_9488: CurCmd = ReqE & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_9489: Cache[NODE_2].State = I & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_9490: Chan2[NODE_2].Cmd != GntE & CurCmd != ReqS -> Cache[NODE_2].State = I
rule_9491: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_9492: Cache[NODE_1].State != S & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_9493: Chan2[NODE_2].Cmd != GntS & CurCmd = ReqS -> Cache[NODE_1].State != S
rule_9494: Cache[NODE_1].State != S & CurCmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_9495: CurCmd = ReqE & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_9496: Chan1[NODE_1].Cmd = ReqE & CurCmd != Empty -> Cache[NODE_2].State = I
rule_9497: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_9498: Cache[NODE_1].State != E & ExGntd = true -> Chan1[NODE_2].Cmd = Empty
rule_9499: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_9500: ExGntd = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_9501: CurCmd = ReqE & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != S
rule_9502: CurCmd = ReqS & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
rule_9503: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_9504: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_9505: CurCmd = Empty & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = false
rule_9506: CurCmd = ReqS & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_9507: Chan3[NODE_1].Cmd = Empty & CurCmd = ReqS -> Cache[NODE_2].State != S
rule_9508: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_9509: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_9510: CurCmd != ReqS & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_9511: Chan3[NODE_1].Cmd = Empty & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_9512: ShrSet[NODE_1] = false & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_9513: CurCmd = ReqS & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_9514: CurCmd = ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_9515: ExGntd = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State = I
rule_9516: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_9517: Chan2[NODE_2].Cmd != Inv & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_9518: CurCmd != ReqS & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State = I
rule_9519: Chan1[NODE_1].Cmd = ReqS & CurCmd != Empty -> Cache[NODE_2].State = I
rule_9520: CurCmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
rule_9521: Cache[NODE_1].State != E & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_9522: Cache[NODE_1].State != S & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_9523: ExGntd = false & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_9524: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_9525: Cache[NODE_1].State = I & CurCmd != Empty -> Cache[NODE_2].State != E
rule_9526: Cache[NODE_2].State != E & CurCmd != Empty -> Cache[NODE_1].State = I
rule_9527: CurCmd != ReqS & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_9528: CurCmd = Empty & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_9529: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> CurCmd = Empty
rule_9530: Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> ShrSet[NODE_2] = false
rule_9531: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_9532: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_9533: CurCmd != ReqS & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State = I
rule_9534: Chan1[NODE_1].Cmd != ReqE & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_9535: InvSet[NODE_2] = false & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_9536: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> InvSet[NODE_2] = false
rule_9537: Chan1[NODE_1].Cmd != ReqS & CurCmd = ReqE -> Cache[NODE_1].State != E
rule_9538: CurCmd = Empty & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = false
rule_9539: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = true -> CurCmd != ReqS
rule_9540: ShrSet[NODE_1] = true & CurCmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_9541: Chan1[NODE_1].Cmd != ReqS & CurCmd != ReqE -> Cache[NODE_2].State = I
rule_9542: Chan2[NODE_2].Cmd != Inv & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_9543: Chan2[NODE_1].Cmd != GntS & CurCmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_9544: Chan1[NODE_1].Cmd = Empty & ExGntd = false -> Cache[NODE_2].State = I
rule_9545: InvSet[NODE_1] = false & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_9546: CurCmd = ReqS & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_9547: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_9548: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Chan1[NODE_2].Cmd = Empty
rule_9549: Chan1[NODE_1].Cmd != ReqE & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_9550: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_9551: Chan1[NODE_1].Cmd != ReqS & CurCmd = ReqS -> Cache[NODE_2].State != E
rule_9552: Chan1[NODE_1].Cmd = ReqE & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_9553: Chan1[NODE_1].Cmd != ReqE & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_9554: ShrSet[NODE_1] = false & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_9555: Chan3[NODE_1].Cmd = Empty & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_9556: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> Chan2[NODE_1].Cmd = GntE
rule_9557: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_9558: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_9559: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> InvSet[NODE_2] = false
rule_9560: Chan1[NODE_1].Cmd != ReqS & ExGntd = false -> Cache[NODE_1].State = I
rule_9561: CurCmd != ReqS & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_9562: CurCmd = ReqE & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_9563: InvSet[NODE_2] = false & CurCmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_9564: InvSet[NODE_1] = false & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_9565: Chan2[NODE_2].Cmd != GntS & CurCmd != Empty -> InvSet[NODE_1] = false
rule_9566: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_9567: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> Chan2[NODE_1].Cmd = GntE
rule_9568: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_9569: Cache[NODE_1].State != E & ExGntd = false -> Cache[NODE_2].State != E
rule_9570: ExGntd = false & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_9571: ExGntd = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_9572: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_9573: Cache[NODE_1].State != E & CurCmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_9574: Chan2[NODE_2].Cmd != Inv & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_9575: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> Cache[NODE_1].State = I
rule_9576: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqS
rule_9577: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_9578: Chan1[NODE_1].Cmd != ReqE & CurCmd != Empty -> InvSet[NODE_1] = false
rule_9579: Chan1[NODE_1].Cmd != ReqS & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_9580: CurCmd = ReqE & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != S
rule_9581: Cache[NODE_2].State != E & ExGntd = true -> Chan1[NODE_1].Cmd != ReqE
rule_9582: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> Cache[NODE_2].State != E
rule_9583: CurCmd = ReqE & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_9584: Cache[NODE_2].State != E & CurCmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_9585: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> Cache[NODE_2].State != E
rule_9586: Cache[NODE_2].State != E & ExGntd = true -> Chan1[NODE_1].Cmd != ReqS
rule_9587: CurCmd = ReqS & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_9588: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_9589: Chan2[NODE_2].Cmd = Empty & CurCmd = Empty -> Cache[NODE_2].State = I
rule_9590: CurCmd = Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd = Empty
rule_9591: Cache[NODE_1].State != E & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_9592: Chan2[NODE_1].Cmd != GntS & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_9593: Chan1[NODE_1].Cmd != ReqS & CurCmd = ReqE -> Cache[NODE_2].State != S
rule_9594: Chan1[NODE_1].Cmd != ReqE & CurCmd != ReqE -> Cache[NODE_2].State = I
rule_9595: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> ShrSet[NODE_2] = false
rule_9596: ExGntd = true & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_9597: Chan1[NODE_1].Cmd != Empty & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_9598: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_9599: Chan1[NODE_2].Cmd = Empty & CurCmd != Empty -> InvSet[NODE_1] = false
rule_9600: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_9601: Cache[NODE_2].State != S & ExGntd = true -> Chan1[NODE_2].Cmd = Empty
rule_9602: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_9603: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_9604: CurCmd != ReqE & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_9605: Chan1[NODE_1].Cmd = ReqS & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_9606: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_9607: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> ShrSet[NODE_2] = false
rule_9608: Cache[NODE_1].State != S & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_9609: Chan2[NODE_2].Cmd != GntS & CurCmd = ReqE -> Cache[NODE_1].State != S
rule_9610: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> ShrSet[NODE_2] = false
rule_9611: ExGntd = true & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_9612: Chan2[NODE_1].Cmd != Inv & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_9613: CurCmd = ReqS & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_9614: InvSet[NODE_1] = false & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_9615: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> InvSet[NODE_1] = false
rule_9616: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_9617: Chan3[NODE_1].Cmd = Empty & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_9618: Chan2[NODE_1].Cmd != Inv & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_9619: Cache[NODE_1].State != E & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_9620: Chan2[NODE_2].Cmd != Inv & CurCmd = Empty -> Cache[NODE_1].State != E
rule_9621: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_9622: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_9623: CurCmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State = I
rule_9624: CurCmd = Empty & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd = Empty
rule_9625: Chan3[NODE_1].Cmd = Empty & CurCmd = Empty -> Cache[NODE_2].State = I
rule_9626: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_9627: Chan1[NODE_2].Cmd != Empty & CurCmd != ReqE -> ShrSet[NODE_1] = false
rule_9628: CurCmd != ReqS & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_9629: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> ShrSet[NODE_2] = false
rule_9630: ExGntd = true & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_9631: CurCmd = ReqS & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_9632: CurCmd = ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_9633: Chan2[NODE_2].Cmd != Inv & ExGntd = false -> Cache[NODE_1].State != S
rule_9634: Cache[NODE_1].State != S & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_9635: Chan1[NODE_1].Cmd = Empty & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_9636: CurCmd != Empty & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_9637: Cache[NODE_1].State != E & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_9638: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> Cache[NODE_1].State != E
rule_9639: CurCmd = ReqE & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
rule_9640: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> InvSet[NODE_1] = false
rule_9641: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_9642: Chan2[NODE_2].Cmd != Inv & ExGntd = true -> Chan1[NODE_2].Cmd = Empty
rule_9643: Cache[NODE_1].State != S & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_9644: CurCmd = ReqE & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != S
rule_9645: Chan1[NODE_1].Cmd = ReqS & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_9646: CurCmd = ReqE & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_9647: CurCmd = ReqE & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_9648: Cache[NODE_1].State != S & CurCmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_9649: Chan2[NODE_1].Cmd != Inv & CurCmd != ReqS -> Cache[NODE_1].State != S
rule_9650: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_9651: ExGntd = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State = I
rule_9652: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_9653: Cache[NODE_1].State != S & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_9654: CurCmd = ReqE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_9655: Chan2[NODE_2].Cmd != GntS & CurCmd = ReqS -> Cache[NODE_2].State != E
rule_9656: Cache[NODE_2].State != E & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_9657: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_9658: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_9659: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> CurCmd != ReqE
rule_9660: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Cache[NODE_2].State != E
rule_9661: Cache[NODE_2].State != E & ExGntd = true -> Chan1[NODE_2].Cmd != ReqS
rule_9662: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> ShrSet[NODE_2] = false
rule_9663: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_9664: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_9665: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> Chan2[NODE_1].Cmd = GntE
rule_9666: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> Cache[NODE_2].State != S
rule_9667: Cache[NODE_2].State != S & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_9668: Chan2[NODE_2].Cmd != Inv & CurCmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_9669: Chan3[NODE_1].Cmd = Empty & CurCmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_9670: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqS
rule_9671: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_9672: ExGntd = false & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_9673: Cache[NODE_1].State != E & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_9674: Cache[NODE_2].State != E & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_9675: Chan1[NODE_1].Cmd != ReqS & CurCmd = ReqS -> Cache[NODE_1].State != S
rule_9676: ExGntd = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_9677: Cache[NODE_1].State != E & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_9678: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> Cache[NODE_1].State != E
rule_9679: ExGntd = false & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_9680: CurCmd != Empty & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_9681: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_9682: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_9683: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_9684: Cache[NODE_2].State != S & ExGntd = true -> Chan1[NODE_2].Cmd = Empty
rule_9685: ExGntd = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_9686: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_9687: Cache[NODE_1].State != E & CurCmd != Empty -> Cache[NODE_1].State = I
rule_9688: Cache[NODE_1].State = I & CurCmd != Empty -> Cache[NODE_1].State != E
rule_9689: Chan2[NODE_2].Cmd = Empty & CurCmd = ReqS -> Cache[NODE_2].State != S
rule_9690: CurCmd = ReqS & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd = Empty
rule_9691: CurCmd = ReqS & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_9692: CurCmd = ReqS & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_9693: Chan2[NODE_2].Cmd != Inv & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_9694: Chan2[NODE_1].Cmd != Inv & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_9695: Chan2[NODE_1].Cmd != Inv & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_9696: Chan2[NODE_2].Cmd != GntE & CurCmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_9697: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_9698: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd = GntE
rule_9699: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd = Empty
rule_9700: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != S
rule_9701: CurCmd != ReqE & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_9702: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> InvSet[NODE_2] = false
rule_9703: InvSet[NODE_2] = false & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_9704: Chan1[NODE_1].Cmd = Empty & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_9705: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_9706: Cache[NODE_1].State != E & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_9707: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> Cache[NODE_1].State != E
rule_9708: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqS
rule_9709: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_9710: CurCmd = ReqE & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_9711: Cache[NODE_2].State = I & CurCmd != Empty -> Cache[NODE_2].State != E
rule_9712: Cache[NODE_2].State != E & CurCmd != Empty -> Cache[NODE_2].State = I
rule_9713: Chan1[NODE_2].Cmd != ReqS & CurCmd != Empty -> InvSet[NODE_2] = false
rule_9714: Cache[NODE_2].State != S & ExGntd = true -> Chan1[NODE_1].Cmd != ReqE
rule_9715: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> Cache[NODE_2].State != S
rule_9716: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_9717: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_9718: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_9719: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_9720: Cache[NODE_1].State != S & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_9721: Chan2[NODE_1].Cmd != GntS & CurCmd = ReqE -> Cache[NODE_1].State != S
rule_9722: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_9723: ExGntd = false & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_9724: Chan1[NODE_1].Cmd = Empty & CurCmd != Empty -> InvSet[NODE_1] = false
rule_9725: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_9726: CurCmd != ReqS & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntS
rule_9727: Chan2[NODE_2].Cmd != GntS & CurCmd != ReqS -> Cache[NODE_1].State = I
rule_9728: Cache[NODE_1].State != E & ExGntd = false -> Cache[NODE_2].State != S
rule_9729: ExGntd = false & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_9730: CurCmd != ReqS & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_9731: CurCmd = ReqS & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_9732: CurCmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_9733: Cache[NODE_1].State != S & CurCmd != ReqS -> Cache[NODE_2].State != E
rule_9734: Cache[NODE_2].State != E & CurCmd != ReqS -> Cache[NODE_1].State != S
rule_9735: ExGntd = false & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntS
rule_9736: Chan2[NODE_2].Cmd != GntS & ExGntd = false -> Cache[NODE_1].State = I
rule_9737: CurCmd = ReqE & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_9738: Chan2[NODE_2].Cmd != Inv & ExGntd = true -> Chan1[NODE_1].Cmd = Empty
rule_9739: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_9740: Chan1[NODE_1].Cmd != ReqS & CurCmd = ReqE -> Cache[NODE_1].State != S
rule_9741: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> Cache[NODE_2].State = I
rule_9742: ExGntd = false & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_9743: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_9744: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> ExGntd = false
rule_9745: ExGntd = false & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_9746: ShrSet[NODE_1] = false & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_9747: Chan2[NODE_1].Cmd != GntS & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_9748: Chan1[NODE_1].Cmd != ReqS & CurCmd = Empty -> Cache[NODE_2].State = I
rule_9749: Cache[NODE_2].State != E & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_9750: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> Cache[NODE_2].State != E
rule_9751: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> Cache[NODE_2].State != E
rule_9752: Cache[NODE_2].State != E & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_9753: Chan2[NODE_2].Cmd = Empty & CurCmd != Empty -> InvSet[NODE_2] = false
rule_9754: InvSet[NODE_2] = false & CurCmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_9755: Chan2[NODE_1].Cmd != GntS & CurCmd != ReqE -> Cache[NODE_1].State = I
rule_9756: CurCmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_9757: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqS
rule_9758: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != S
rule_9759: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_9760: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_9761: CurCmd = Empty & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_9762: ShrSet[NODE_2] = false & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_9763: Chan2[NODE_1].Cmd != GntS & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_9764: Cache[NODE_1].State = I & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_9765: Chan3[NODE_1].Cmd = Empty & CurCmd != ReqE -> Cache[NODE_1].State = I
rule_9766: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_9767: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_9768: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_9769: ExGntd = false & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_9770: CurCmd = ReqE & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
rule_9771: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqE
rule_9772: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_9773: Cache[NODE_1].State != E & ExGntd = true -> Chan1[NODE_1].Cmd != ReqE
rule_9774: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> Cache[NODE_1].State != E
rule_9775: Cache[NODE_1].State != E & ExGntd = false -> Cache[NODE_1].State != S
rule_9776: Cache[NODE_1].State != S & ExGntd = false -> Cache[NODE_1].State != E
rule_9777: Chan3[NODE_1].Cmd = Empty & CurCmd = ReqS -> Cache[NODE_2].State != E
rule_9778: Cache[NODE_2].State != E & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_9779: Chan1[NODE_2].Cmd != Empty & CurCmd != ReqE -> ShrSet[NODE_1] = false
rule_9780: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_9781: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_9782: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_9783: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_9784: InvSet[NODE_1] = false & CurCmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_9785: Chan2[NODE_1].Cmd = Empty & CurCmd != Empty -> InvSet[NODE_1] = false
rule_9786: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_9787: Cache[NODE_1].State != S & ExGntd = true -> Chan1[NODE_2].Cmd = Empty
rule_9788: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_9789: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd = GntE
rule_9790: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_9791: Chan2[NODE_2].Cmd != Inv & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_9792: CurCmd = ReqS & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_9793: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_9794: Cache[NODE_2].State != E & ExGntd = true -> Chan1[NODE_2].Cmd != ReqE
rule_9795: CurCmd != ReqE & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != S
rule_9796: Chan2[NODE_2].Cmd != Inv & ExGntd = false -> Cache[NODE_2].State != E
rule_9797: Cache[NODE_2].State != E & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_9798: Chan1[NODE_1].Cmd != ReqE & CurCmd != ReqS -> Cache[NODE_2].State = I
rule_9799: CurCmd = Empty & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_9800: InvSet[NODE_1] = false & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_9801: CurCmd = ReqS & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_9802: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_1].Cmd = Empty
rule_9803: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_9804: ExGntd = false & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_9805: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_9806: Chan1[NODE_1].Cmd != ReqS & CurCmd != ReqS -> Cache[NODE_2].State = I
rule_9807: Cache[NODE_1].State != S & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_9808: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> Cache[NODE_1].State != S
rule_9809: Chan1[NODE_1].Cmd = Empty & CurCmd = ReqE -> Cache[NODE_2].State != S
rule_9810: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_1].Cmd = Empty
rule_9811: Cache[NODE_1].State != E & ExGntd = true -> Chan1[NODE_1].Cmd != ReqS
rule_9812: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> Cache[NODE_1].State != E
rule_9813: Cache[NODE_1].State = I & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_9814: Chan2[NODE_2].Cmd != GntE & CurCmd != ReqE -> Cache[NODE_1].State = I
rule_9815: ExGntd = false & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd = Empty
rule_9816: ExGntd = false & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_9817: Chan1[NODE_1].Cmd != ReqE & CurCmd != ReqE -> Cache[NODE_1].State = I
rule_9818: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_9819: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_9820: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> Cache[NODE_2].State != E
rule_9821: Cache[NODE_2].State != E & ExGntd = true -> Chan1[NODE_1].Cmd = Empty
rule_9822: Chan2[NODE_2].Cmd != GntS & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_9823: Chan2[NODE_1].Cmd != Inv & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_9824: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> InvSet[NODE_2] = false
rule_9825: InvSet[NODE_2] = false & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_9826: Chan2[NODE_1].Cmd = Empty & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_9827: ShrSet[NODE_2] = false & CurCmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_9828: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_9829: ExGntd = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State = I
rule_9830: Cache[NODE_1].State != S & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_9831: Chan2[NODE_1].Cmd != Inv & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_9832: CurCmd = ReqS & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_9833: Cache[NODE_1].State != E & ExGntd = true -> Chan1[NODE_2].Cmd != ReqE
rule_9834: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_9835: Chan2[NODE_2].Cmd != Inv & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_9836: ExGntd = true & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_9837: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> CurCmd != ReqS
rule_9838: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_2].Cmd = Empty
rule_9839: Cache[NODE_1].State != S & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_9840: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_9841: Chan2[NODE_2].Cmd != Inv & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_9842: ExGntd = true & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_9843: Cache[NODE_1].State != E & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_9844: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> Cache[NODE_1].State != E
rule_9845: CurCmd = ReqS & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_9846: Cache[NODE_2].State != E & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_9847: Cache[NODE_1].State != E & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_9848: CurCmd = ReqS & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_9849: InvSet[NODE_1] = false & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_9850: Chan2[NODE_2].Cmd != GntS & CurCmd != Empty -> InvSet[NODE_1] = false
rule_9851: CurCmd != ReqS & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_9852: CurCmd != ReqS & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_9853: CurCmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_9854: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_9855: ExGntd = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_9856: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_9857: Cache[NODE_2].State != E & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_9858: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> Cache[NODE_2].State != E
rule_9859: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> InvSet[NODE_2] = false
rule_9860: Cache[NODE_1].State != E & CurCmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_9861: Chan3[NODE_1].Cmd = Empty & CurCmd = ReqE -> Cache[NODE_1].State != E
rule_9862: Cache[NODE_2].State != S & ExGntd = true -> Chan1[NODE_1].Cmd != ReqS
rule_9863: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> Cache[NODE_2].State != S
rule_9864: Cache[NODE_2].State != S & CurCmd != Empty -> Cache[NODE_2].State = I
rule_9865: Cache[NODE_2].State = I & CurCmd != Empty -> Cache[NODE_2].State != S
rule_9866: Chan2[NODE_2].Cmd != GntS & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_9867: ShrSet[NODE_2] = false & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_9868: ExGntd = true & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_9869: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_9870: Chan3[NODE_1].Cmd != InvAck & CurCmd = ReqE -> ShrSet[NODE_1] = false
rule_9871: ShrSet[NODE_1] = false & CurCmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_9872: CurCmd = ReqE & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != S
rule_9873: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> CurCmd = Empty
rule_9874: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_9875: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> Chan2[NODE_1].Cmd = GntE
rule_9876: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqS
rule_9877: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_9878: ExGntd = false & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = false
rule_9879: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_9880: Cache[NODE_2].State != S & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_9881: Chan2[NODE_1].Cmd != Inv & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_9882: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_9883: CurCmd != ReqS & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != S
rule_9884: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_9885: Chan2[NODE_2].Cmd = Empty & CurCmd != ReqE -> Cache[NODE_2].State = I
rule_9886: Cache[NODE_2].State = I & CurCmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_9887: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> ExGntd = false
rule_9888: ExGntd = false & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_9889: ExGntd = false & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State = I
rule_9890: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_9891: Chan1[NODE_1].Cmd = Empty & CurCmd = ReqE -> Cache[NODE_2].State != E
rule_9892: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqE
rule_9893: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_9894: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> CurCmd = Empty
rule_9895: CurCmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_9896: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqS
rule_9897: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_9898: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_9899: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> CurCmd != ReqS
rule_9900: ShrSet[NODE_1] = true & CurCmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_9901: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_9902: ExGntd = false & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_9903: ExGntd = false & Cache[NODE_2].State != E -> Cache[NODE_2].State != S
rule_9904: Cache[NODE_1].State != S & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_9905: Chan3[NODE_1].Cmd = Empty & CurCmd = ReqS -> Cache[NODE_1].State != S
rule_9906: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqE
rule_9907: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_9908: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_9909: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_9910: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> CurCmd != ReqE
rule_9911: InvSet[NODE_1] = false & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_9912: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> InvSet[NODE_1] = false
rule_9913: CurCmd != ReqS & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = false
rule_9914: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_9915: ExGntd = false & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_9916: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_9917: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_9918: CurCmd = ReqE & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_9919: InvSet[NODE_1] = false & CurCmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_9920: CurCmd != ReqE & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_9921: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> InvSet[NODE_2] = false
rule_9922: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_9923: Cache[NODE_2].State != E & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_9924: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> Cache[NODE_2].State != E
rule_9925: CurCmd = Empty & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = false
rule_9926: CurCmd = ReqS & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_9927: InvSet[NODE_2] = false & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_9928: CurCmd = ReqS & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != E
rule_9929: CurCmd = ReqE & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_9930: InvSet[NODE_2] = false & CurCmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_9931: Chan1[NODE_1].Cmd != Empty & CurCmd != ReqE -> ShrSet[NODE_1] = false
rule_9932: Chan1[NODE_1].Cmd = Empty & CurCmd != ReqE -> Cache[NODE_2].State = I
rule_9933: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_9934: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_9935: CurCmd = ReqE & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != S
rule_9936: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqE
rule_9937: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_9938: Cache[NODE_1].State = I & CurCmd != Empty -> Cache[NODE_2].State != S
rule_9939: Cache[NODE_2].State != S & CurCmd != Empty -> Cache[NODE_1].State = I
rule_9940: Chan2[NODE_2].Cmd = Empty & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_9941: ShrSet[NODE_1] = false & CurCmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_9942: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> Chan2[NODE_1].Cmd = GntE
rule_9943: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqE
rule_9944: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_9945: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
rule_9946: CurCmd = ReqS & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = false
rule_9947: ShrSet[NODE_1] = false & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_9948: InvSet[NODE_1] = false & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_9949: Chan3[NODE_2].Cmd = Empty & CurCmd != Empty -> InvSet[NODE_1] = false
rule_9950: ShrSet[NODE_2] = false & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_9951: Chan2[NODE_1].Cmd != GntS & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_9952: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_9953: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_9954: Cache[NODE_1].State != E & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_9955: Chan2[NODE_2].Cmd != GntE & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_9956: CurCmd != ReqS & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State = I
rule_9957: CurCmd != ReqS & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State = I
rule_9958: CurCmd = ReqE & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_9959: CurCmd != ReqE & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
rule_9960: Chan1[NODE_2].Cmd = Empty & CurCmd != Empty -> InvSet[NODE_1] = false
rule_9961: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State = I
rule_9962: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_9963: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> InvSet[NODE_1] = false
rule_9964: InvSet[NODE_1] = false & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_9965: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_9966: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_9967: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_9968: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_9969: Chan1[NODE_1].Cmd != ReqS & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_9970: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_9971: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> Cache[NODE_1].State = I
rule_9972: ExGntd = false & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd = Empty
rule_9973: Cache[NODE_2].State != S & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_9974: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> Cache[NODE_2].State != S
rule_9975: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_9976: CurCmd = ReqE & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_9977: InvSet[NODE_2] = false & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_9978: Chan2[NODE_1].Cmd != GntS & CurCmd != Empty -> InvSet[NODE_2] = false
rule_9979: Cache[NODE_1].State != S & ExGntd = true -> Chan1[NODE_1].Cmd != ReqE
rule_9980: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> Cache[NODE_1].State != S
rule_9981: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_9982: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Chan1[NODE_1].Cmd = Empty
rule_9983: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_9984: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_9985: ExGntd = false & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != S
rule_9986: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> CurCmd != ReqS
rule_9987: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Cache[NODE_2].State != S
rule_9988: Cache[NODE_2].State != S & ExGntd = true -> Chan1[NODE_2].Cmd != ReqS
rule_9989: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_9990: ShrSet[NODE_1] = false & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_9991: CurCmd != ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_9992: Chan1[NODE_1].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_2].State = I
rule_9993: Chan2[NODE_2].Cmd = Empty & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_9994: CurCmd = ReqS & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_9995: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_9996: Cache[NODE_1].State = I & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_9997: Chan2[NODE_1].Cmd != GntE & CurCmd != Empty -> Cache[NODE_1].State = I
rule_9998: Chan2[NODE_2].Cmd != Inv & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_9999: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_10000: ExGntd = false & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_10001: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> ExGntd = false
rule_10002: ExGntd = false & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_10003: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_10004: CurCmd = Empty & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_10005: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqS
rule_10006: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_10007: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_10008: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> Chan1[NODE_2].Cmd != ReqE
rule_10009: CurCmd = ReqS & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_10010: Chan3[NODE_1].Cmd = Empty & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_10011: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_10012: ExGntd = false & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_10013: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_10014: ExGntd = false & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != S
rule_10015: Chan1[NODE_1].Cmd = ReqS & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_10016: CurCmd = ReqE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_10017: Chan3[NODE_1].Cmd = Empty & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_10018: Chan2[NODE_1].Cmd != GntS & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_10019: CurCmd = ReqE & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_10020: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_10021: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> Chan1[NODE_2].Cmd = Empty
rule_10022: CurCmd = ReqS & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_10023: Chan3[NODE_1].Cmd = Empty & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_10024: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> Cache[NODE_2].State != S
rule_10025: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> Chan1[NODE_1].Cmd != ReqE
rule_10026: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> Chan1[NODE_2].Cmd != ReqE
rule_10027: Chan1[NODE_1].Cmd != ReqS & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_10028: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_10029: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_10030: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_10031: CurCmd = ReqS & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_10032: ExGntd = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_10033: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_10034: Chan1[NODE_1].Cmd = Empty & CurCmd = ReqE -> Chan1[NODE_1].Cmd != ReqE
rule_10035: Chan2[NODE_1].Cmd = Empty & CurCmd != Empty -> Cache[NODE_1].State = I
rule_10036: Cache[NODE_1].State = I & CurCmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_10037: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd != ReqE -> ExGntd = false
rule_10038: CurCmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_10039: CurCmd = ReqS & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntS
rule_10040: Chan2[NODE_1].Cmd != GntS & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_10041: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_10042: ExGntd = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_10043: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_10044: Chan2[NODE_2].Cmd != Inv & ExGntd = false -> Chan2[NODE_2].Cmd = Empty
rule_10045: Chan1[NODE_1].Cmd = Empty & CurCmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_10046: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_10047: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> Chan1[NODE_2].Cmd = Empty
rule_10048: ExGntd = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_10049: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqE
rule_10050: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqS
rule_10051: CurCmd != ReqE & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_10052: ExGntd = true & Chan3[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_10053: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_10054: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> Cache[NODE_1].State != S
rule_10055: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_10056: ExGntd = false & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_10057: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_10058: ExGntd = true & Chan3[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd = Empty
rule_10059: Chan1[NODE_1].Cmd != ReqE & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_10060: CurCmd = ReqS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_10061: CurCmd != ReqE & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_10062: Chan1[NODE_1].Cmd != ReqS & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_10063: Chan1[NODE_1].Cmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_10064: Cache[NODE_1].State = I & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_10065: Chan3[NODE_1].Cmd = Empty & CurCmd != Empty -> Cache[NODE_1].State = I
rule_10066: Chan1[NODE_1].Cmd = Empty & CurCmd != ReqS -> Cache[NODE_1].State != S
rule_10067: Chan1[NODE_1].Cmd = Empty & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_10068: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_10069: ExGntd = false & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_10070: Chan1[NODE_1].Cmd = ReqE & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_10071: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_10072: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> Chan1[NODE_2].Cmd != ReqS
rule_10073: Chan1[NODE_1].Cmd = Empty & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_10074: Chan1[NODE_1].Cmd != Empty & CurCmd != Empty -> InvSet[NODE_2] = false
rule_10075: Cache[NODE_1].State = I & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_10076: Chan2[NODE_2].Cmd != GntS & CurCmd != Empty -> Cache[NODE_1].State = I
rule_10077: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_10078: ExGntd = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_10079: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> ExGntd = false
rule_10080: ExGntd = false & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_10081: Chan1[NODE_1].Cmd = ReqS & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_10082: Chan1[NODE_2].Cmd != Empty & CurCmd != Empty -> InvSet[NODE_1] = false
rule_10083: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_10084: ExGntd = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_10085: ExGntd = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_10086: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_10087: ExGntd = false & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != E
rule_10088: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> ExGntd = false
rule_10089: ShrSet[NODE_1] = false & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_10090: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_10091: CurCmd = Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_10092: CurCmd != ReqE & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_10093: CurCmd = ReqE & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_10094: Chan3[NODE_1].Cmd = Empty & CurCmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_10095: CurCmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_10096: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_10097: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_10098: CurCmd = Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_10099: CurCmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
rule_10100: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> Cache[NODE_2].State = I
rule_10101: Cache[NODE_2].State = I & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_10102: ExGntd = false & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != S
rule_10103: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> Chan1[NODE_2].Cmd != ReqS
rule_10104: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_10105: ExGntd = false & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != E
rule_10106: CurCmd = ReqE & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State = I
rule_10107: Cache[NODE_2].State = I & CurCmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_10108: CurCmd = ReqS & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_10109: Chan1[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_10110: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Chan1[NODE_1].Cmd != ReqE
rule_10111: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> Chan1[NODE_2].Cmd != ReqS
rule_10112: Chan2[NODE_2].Cmd = Empty & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_10113: CurCmd = ReqS & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_10114: CurCmd != ReqE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_10115: Chan1[NODE_1].Cmd = ReqE & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_10116: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqS
rule_10117: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd = Empty
rule_10118: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_10119: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> Chan1[NODE_1].Cmd != ReqE
rule_10120: CurCmd != ReqE & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_10121: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> CurCmd != ReqS
rule_10122: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqS -> Cache[NODE_2].State = I
rule_10123: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_10124: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_10125: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> Chan1[NODE_1].Cmd != ReqS
rule_10126: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_10127: CurCmd != ReqS & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_10128: InvSet[NODE_2] = false & CurCmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_10129: CurCmd != ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_10130: CurCmd = ReqS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_10131: CurCmd = Empty & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = false
rule_10132: CurCmd = Empty & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_10133: Chan2[NODE_2].Cmd != GntS & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_10134: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> Chan2[NODE_2].Cmd != GntS
rule_10135: Cache[NODE_2].State = I & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_10136: Chan2[NODE_1].Cmd != GntE & CurCmd != Empty -> Cache[NODE_2].State = I
rule_10137: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_10138: ExGntd = false & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_10139: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> Cache[NODE_1].State != S
rule_10140: Chan1[NODE_1].Cmd = ReqS & CurCmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_10141: ExGntd = false & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_10142: ExGntd = false & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
rule_10143: Chan2[NODE_1].Cmd != GntS & CurCmd != ReqS -> Cache[NODE_2].State != E
rule_10144: Chan1[NODE_1].Cmd != ReqS & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_10145: ExGntd = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_10146: CurCmd != ReqS & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != S
rule_10147: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> Chan1[NODE_1].Cmd != ReqE
rule_10148: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> Chan1[NODE_1].Cmd != ReqS
rule_10149: ExGntd = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_10150: CurCmd != ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_10151: Chan2[NODE_2].Cmd != Inv & CurCmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_10152: Chan2[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_10153: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqS
rule_10154: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqS
rule_10155: CurCmd != ReqS & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
rule_10156: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> Cache[NODE_2].State != S
rule_10157: ExGntd = false & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd = Empty
rule_10158: Cache[NODE_1].State != E & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_10159: Chan3[NODE_1].Cmd = Empty & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_10160: CurCmd = ReqE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_10161: Chan2[NODE_2].Cmd = Empty & CurCmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_10162: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> Chan1[NODE_1].Cmd = Empty
rule_10163: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_10164: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd = Empty -> ExGntd = false
rule_10165: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_10166: InvSet[NODE_1] = false & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_10167: Chan3[NODE_1].Cmd != InvAck & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_10168: ExGntd = true & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_10169: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_10170: Chan2[NODE_2].Cmd != GntS & ExGntd = false -> Cache[NODE_2].State != E
rule_10171: Cache[NODE_2].State != E & ExGntd = false -> Chan2[NODE_2].Cmd != GntS
rule_10172: Chan1[NODE_2].Cmd != ReqS & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_10173: CurCmd = Empty & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_10174: CurCmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_10175: Chan2[NODE_2].Cmd != GntS & CurCmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_10176: CurCmd = ReqE & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_10177: Cache[NODE_2].State != S & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_10178: Chan2[NODE_2].Cmd != GntE & CurCmd != ReqS -> Cache[NODE_2].State != S
rule_10179: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_10180: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> Chan1[NODE_2].Cmd = Empty
rule_10181: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Chan1[NODE_1].Cmd != ReqE
rule_10182: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> Chan1[NODE_2].Cmd != ReqS
rule_10183: ExGntd = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_10184: CurCmd = ReqE & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_10185: CurCmd = Empty & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_10186: CurCmd = Empty & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_10187: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqS
rule_10188: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqS
rule_10189: Chan1[NODE_1].Cmd != ReqS & CurCmd = Empty -> Cache[NODE_2].State != S
rule_10190: Chan1[NODE_2].Cmd != Empty & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_10191: Chan1[NODE_1].Cmd != ReqE & CurCmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_10192: Chan1[NODE_1].Cmd != ReqE & CurCmd != ReqS -> Cache[NODE_1].State != S
rule_10193: CurCmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != S
rule_10194: Chan2[NODE_2].Cmd = Empty & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_10195: CurCmd = ReqE & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_10196: CurCmd != ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_10197: Chan2[NODE_2].Cmd != Inv & ExGntd = false -> Chan2[NODE_2].Cmd != GntS
rule_10198: Chan2[NODE_2].Cmd != GntS & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_10199: CurCmd = ReqS & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_10200: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_10201: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> Chan1[NODE_2].Cmd = Empty
rule_10202: CurCmd = ReqS & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_10203: Cache[NODE_2].State != S & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_10204: CurCmd != ReqE & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_10205: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != E
rule_10206: Chan2[NODE_2].Cmd = Empty & CurCmd = Empty -> Cache[NODE_2].State != S
rule_10207: CurCmd = Empty & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd = Empty
rule_10208: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_10209: ExGntd = true & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_10210: Chan1[NODE_1].Cmd != ReqS & CurCmd = Empty -> Cache[NODE_1].State != S
rule_10211: CurCmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_10212: Chan2[NODE_2].Cmd != GntS & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_10213: Chan2[NODE_1].Cmd != GntS & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_10214: CurCmd != ReqS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_10215: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_10216: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_10217: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_10218: CurCmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_10219: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_10220: ExGntd = false & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_10221: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqS
rule_10222: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd = Empty
rule_10223: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_10224: ExGntd = false & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntS
rule_10225: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_10226: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_10227: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Chan1[NODE_1].Cmd = Empty
rule_10228: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> Chan1[NODE_2].Cmd != ReqS
rule_10229: Cache[NODE_1].State != S & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_10230: ExGntd = false & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_10231: Cache[NODE_1].State != E & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_10232: Chan2[NODE_2].Cmd != GntS & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_10233: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> Chan1[NODE_1].Cmd != ReqE
rule_10234: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> Chan1[NODE_2].Cmd != ReqE
rule_10235: Chan2[NODE_2].Cmd = Empty & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_10236: Chan2[NODE_1].Cmd != GntS & CurCmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_10237: Cache[NODE_2].State != E & ExGntd = true -> Chan2[NODE_1].Cmd != Empty
rule_10238: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State != E
rule_10239: Chan1[NODE_1].Cmd = Empty & CurCmd = Empty -> Cache[NODE_1].State != S
rule_10240: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_10241: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_10242: ExGntd = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_10243: Chan1[NODE_1].Cmd = ReqE & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_10244: ExGntd = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_10245: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_10246: Chan1[NODE_1].Cmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_10247: Chan2[NODE_2].Cmd != Inv & CurCmd != Empty -> Cache[NODE_2].State != E
rule_10248: Cache[NODE_2].State != E & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_10249: Chan2[NODE_2].Cmd = Empty & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_10250: Cache[NODE_1].State != S & CurCmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_10251: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_10252: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> Chan1[NODE_2].Cmd != ReqS
rule_10253: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> Cache[NODE_1].State != E
rule_10254: CurCmd = Empty & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_10255: InvSet[NODE_2] = false & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_10256: Cache[NODE_2].State = I & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_10257: Chan2[NODE_1].Cmd != GntS & CurCmd != Empty -> Cache[NODE_2].State = I
rule_10258: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_10259: ExGntd = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_10260: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqE
rule_10261: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_10262: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_10263: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> Chan1[NODE_2].Cmd = Empty
rule_10264: Chan2[NODE_2].Cmd != GntE & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_10265: Cache[NODE_2].State != E & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_10266: ExGntd = true & Chan3[NODE_2].Cmd = Empty -> Chan1[NODE_1].Cmd = Empty
rule_10267: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_10268: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqE
rule_10269: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd = Empty
rule_10270: CurCmd = Empty & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_10271: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> ExGntd = false
rule_10272: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_10273: ExGntd = false & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_10274: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_10275: Chan1[NODE_1].Cmd != Empty & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_10276: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqE
rule_10277: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntS
rule_10278: Chan2[NODE_1].Cmd != GntE & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_10279: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_10280: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_10281: Cache[NODE_2].State != S & CurCmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_10282: CurCmd != ReqS & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_10283: Chan2[NODE_1].Cmd != GntS & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_10284: Chan2[NODE_2].Cmd != GntE & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_10285: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Chan2[NODE_1].Cmd != Empty
rule_10286: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_10287: ExGntd = false & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_10288: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_10289: CurCmd = Empty & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_10290: CurCmd != ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_10291: CurCmd != ReqS & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_10292: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_10293: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> Chan1[NODE_1].Cmd = Empty
rule_10294: CurCmd = ReqE & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_10295: CurCmd = ReqE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_10296: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> Cache[NODE_2].State = I
rule_10297: Cache[NODE_2].State = I & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_10298: Chan2[NODE_1].Cmd != GntS & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_10299: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> Cache[NODE_1].State = I
rule_10300: Cache[NODE_1].State = I & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_10301: CurCmd = ReqS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_10302: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_10303: Cache[NODE_1].State != S & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_10304: CurCmd != ReqE & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_10305: Chan1[NODE_1].Cmd = Empty & CurCmd = Empty -> Cache[NODE_2].State != E
rule_10306: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = Empty -> ExGntd = false
rule_10307: ExGntd = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_10308: Chan1[NODE_1].Cmd = Empty & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_10309: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> ExGntd = false
rule_10310: ShrSet[NODE_1] = false & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_10311: Cache[NODE_1].State != E & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_10312: Chan2[NODE_2].Cmd != GntE & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_10313: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_10314: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_10315: Cache[NODE_1].State != S & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_10316: Chan2[NODE_2].Cmd != GntE & CurCmd != ReqS -> Cache[NODE_1].State != S
rule_10317: Chan1[NODE_1].Cmd = Empty & ExGntd = false -> Cache[NODE_2].State != S
rule_10318: CurCmd = Empty & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_10319: InvSet[NODE_2] = false & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_10320: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> ExGntd = false
rule_10321: ExGntd = false & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_10322: Cache[NODE_2].State != E & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_10323: CurCmd = Empty & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
rule_10324: ExGntd = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != S
rule_10325: CurCmd = ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_10326: Chan2[NODE_2].Cmd = Empty & CurCmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_10327: Chan2[NODE_2].Cmd != GntS & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_10328: CurCmd = ReqE & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_10329: CurCmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_10330: Chan2[NODE_1].Cmd != Inv & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_10331: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqE
rule_10332: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_10333: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_10334: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> Chan1[NODE_2].Cmd != ReqE
rule_10335: Chan1[NODE_1].Cmd != Empty & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_10336: Chan1[NODE_2].Cmd = Empty & CurCmd != Empty -> Cache[NODE_2].State = I
rule_10337: ExGntd = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_10338: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_1].Cmd = Empty
rule_10339: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> Chan1[NODE_2].Cmd = Empty
rule_10340: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> CurCmd = Empty
rule_10341: CurCmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_10342: Chan2[NODE_2].Cmd != GntS & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_10343: Chan2[NODE_1].Cmd != GntS & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_10344: Cache[NODE_2].State != S & CurCmd != Empty -> Cache[NODE_2].State != E
rule_10345: Cache[NODE_2].State != E & CurCmd != Empty -> Cache[NODE_2].State != S
rule_10346: CurCmd = ReqS & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_10347: CurCmd = Empty & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_10348: Chan1[NODE_1].Cmd != ReqE & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_10349: Chan3[NODE_1].Cmd != InvAck & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_10350: InvSet[NODE_2] = false & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_10351: Chan2[NODE_2].Cmd != Inv & ExGntd = true -> Chan2[NODE_1].Cmd != Empty
rule_10352: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_10353: Cache[NODE_1].State != S & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_10354: ExGntd = false & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_10355: Chan2[NODE_2].Cmd != Inv & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_10356: Chan2[NODE_2].Cmd != GntS & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_10357: CurCmd = ReqE & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_10358: Chan3[NODE_1].Cmd = Empty & CurCmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_10359: Chan1[NODE_1].Cmd != ReqS & CurCmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_10360: CurCmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
rule_10361: Chan2[NODE_2].Cmd = Empty & CurCmd = Empty -> Cache[NODE_2].State != E
rule_10362: Cache[NODE_2].State != E & CurCmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_10363: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_10364: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_10365: Chan1[NODE_1].Cmd = ReqS & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_10366: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqS
rule_10367: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_10368: ExGntd = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != S
rule_10369: CurCmd = ReqE & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State = I
rule_10370: Cache[NODE_2].State = I & CurCmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_10371: ExGntd = false & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_10372: ExGntd = false & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_10373: Cache[NODE_1].State != S & ExGntd = true -> Chan2[NODE_1].Cmd != Empty
rule_10374: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_10375: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_10376: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_10377: CurCmd = ReqE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_10378: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_10379: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> Chan1[NODE_1].Cmd = Empty
rule_10380: InvSet[NODE_2] = false & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_10381: CurCmd = Empty & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_10382: Chan2[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_10383: Chan2[NODE_1].Cmd != Inv & CurCmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_10384: Chan1[NODE_1].Cmd != Empty & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_10385: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> Chan1[NODE_1].Cmd != ReqS
rule_10386: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_10387: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> Chan1[NODE_2].Cmd != ReqE
rule_10388: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_10389: Chan2[NODE_1].Cmd != GntS & CurCmd != ReqS -> Cache[NODE_1].State != S
rule_10390: ExGntd = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_10391: Chan2[NODE_2].Cmd != GntS & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_10392: Cache[NODE_2].State != S & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_10393: ExGntd = true & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_10394: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_10395: Chan2[NODE_2].Cmd != Inv & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_10396: ExGntd = false & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_10397: CurCmd != ReqE & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_10398: Chan2[NODE_2].Cmd != Inv & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_10399: Chan2[NODE_2].Cmd != GntE & CurCmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_10400: Cache[NODE_1].State != E & CurCmd != Empty -> Cache[NODE_2].State != E
rule_10401: Cache[NODE_2].State != E & CurCmd != Empty -> Cache[NODE_1].State != E
rule_10402: CurCmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_10403: Chan2[NODE_2].Cmd != GntS & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_10404: Chan2[NODE_1].Cmd != Inv & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_10405: Chan2[NODE_2].Cmd != Inv & ExGntd = false -> Chan2[NODE_2].Cmd != GntS
rule_10406: Chan2[NODE_2].Cmd != GntS & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_10407: CurCmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_10408: CurCmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_10409: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_10410: ExGntd = false & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd = Empty
rule_10411: CurCmd = Empty & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != S
rule_10412: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> CurCmd = Empty
rule_10413: CurCmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqE
rule_10414: Cache[NODE_2].State != E & ExGntd = true -> Chan2[NODE_1].Cmd != Empty
rule_10415: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State != E
rule_10416: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqE
rule_10417: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd = Empty
rule_10418: CurCmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_10419: CurCmd = ReqS & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_10420: CurCmd = ReqS & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_10421: Chan2[NODE_2].Cmd != Inv & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_10422: ExGntd = false & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_10423: ExGntd = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_10424: CurCmd != ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_10425: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_10426: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_10427: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_10428: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> Chan1[NODE_2].Cmd != ReqE
rule_10429: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqS
rule_10430: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd = Empty
rule_10431: CurCmd != ReqS & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != S
rule_10432: CurCmd = ReqE & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_10433: CurCmd != ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_10434: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_10435: ExGntd = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_10436: ExGntd = false & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = false
rule_10437: ExGntd = false & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_10438: Cache[NODE_1].State != S & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_10439: Chan3[NODE_1].Cmd = Empty & CurCmd = Empty -> Cache[NODE_1].State != S
rule_10440: CurCmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_10441: Chan1[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_10442: ShrSet[NODE_1] = false & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_10443: Chan2[NODE_2].Cmd = Empty & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_10444: Chan3[NODE_1].Cmd = Empty & CurCmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_10445: CurCmd != ReqE & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_10446: ShrSet[NODE_1] = false & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_10447: CurCmd = ReqS & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_10448: CurCmd = ReqE & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_10449: CurCmd = ReqE & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_10450: Chan2[NODE_2].Cmd != GntS & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_10451: Cache[NODE_1].State != S & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_10452: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_10453: ExGntd = true & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_10454: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_10455: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_10456: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_10457: ExGntd = false & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_10458: ExGntd = false & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_10459: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_10460: CurCmd != ReqE & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_10461: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> Chan1[NODE_1].Cmd != ReqS
rule_10462: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_10463: ExGntd = false & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_10464: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_10465: ExGntd = true & Chan3[NODE_2].Cmd = Empty -> Chan1[NODE_1].Cmd = Empty
rule_10466: Chan1[NODE_1].Cmd != ReqS & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_10467: Chan3[NODE_1].Cmd != InvAck & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_10468: CurCmd != ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_10469: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd != ReqE -> ExGntd = false
rule_10470: Cache[NODE_1].State != E & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_10471: Chan2[NODE_2].Cmd != GntS & CurCmd = Empty -> Cache[NODE_1].State != E
rule_10472: Chan2[NODE_2].Cmd != GntS & ExGntd = false -> Cache[NODE_2].State != E
rule_10473: ExGntd = false & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntS
rule_10474: ExGntd = false & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd != ReqE
rule_10475: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_10476: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_10477: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> Chan1[NODE_2].Cmd != ReqE
rule_10478: Chan2[NODE_1].Cmd != GntS & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_10479: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_10480: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_10481: Cache[NODE_1].State != E & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_10482: CurCmd = Empty & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_10483: ExGntd = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != S
rule_10484: CurCmd = ReqE & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_10485: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_10486: ExGntd = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_10487: ExGntd = false & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_10488: ExGntd = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_10489: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_10490: CurCmd = Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_10491: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_10492: ExGntd = false & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd = Empty
rule_10493: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> Chan1[NODE_1].Cmd != ReqE
rule_10494: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> Chan1[NODE_1].Cmd = Empty
rule_10495: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> Chan1[NODE_1].Cmd != ReqS
rule_10496: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> Chan1[NODE_1].Cmd = Empty
rule_10497: Chan2[NODE_1].Cmd != Inv & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_10498: Chan3[NODE_1].Cmd = Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_10499: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_10500: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> Chan1[NODE_2].Cmd != ReqS
rule_10501: CurCmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_10502: Chan2[NODE_1].Cmd = Empty & CurCmd != Empty -> Cache[NODE_2].State = I
rule_10503: Cache[NODE_2].State = I & CurCmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_10504: ShrSet[NODE_1] = false & CurCmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_10505: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_10506: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_10507: Chan3[NODE_1].Cmd != InvAck & CurCmd != ReqS -> InvSet[NODE_1] = false
rule_10508: InvSet[NODE_1] = false & CurCmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_10509: CurCmd = ReqE & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_10510: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_10511: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> Chan1[NODE_2].Cmd = Empty
rule_10512: Cache[NODE_1].State = I & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_10513: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> Cache[NODE_1].State = I
rule_10514: CurCmd != ReqS & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != S
rule_10515: CurCmd != ReqS & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_10516: Chan2[NODE_1].Cmd != Inv & CurCmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_10517: CurCmd = ReqE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_10518: Chan2[NODE_2].Cmd != GntS & CurCmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_10519: Chan1[NODE_1].Cmd != ReqS & CurCmd != ReqS -> Cache[NODE_2].State != S
rule_10520: CurCmd != ReqE & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_10521: Chan3[NODE_1].Cmd = Empty & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_10522: CurCmd = ReqE & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_10523: InvSet[NODE_1] = false & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_10524: Chan3[NODE_2].Cmd != InvAck & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_10525: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_10526: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_10527: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_10528: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_10529: Chan2[NODE_2].Cmd != GntS & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_10530: Chan2[NODE_1].Cmd != Inv & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_10531: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_10532: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_10533: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Chan2[NODE_1].Cmd != Empty
rule_10534: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_10535: ExGntd = false & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_10536: ExGntd = false & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_10537: CurCmd = ReqE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_10538: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != S
rule_10539: CurCmd = ReqS & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_10540: CurCmd = ReqS & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_10541: Chan2[NODE_2].Cmd = Empty & CurCmd != Empty -> Cache[NODE_2].State = I
rule_10542: Cache[NODE_2].State = I & CurCmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_10543: ExGntd = false & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != S
rule_10544: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_10545: ExGntd = true & Chan3[NODE_2].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_10546: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_10547: CurCmd = ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_10548: CurCmd = ReqS & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd = Empty
rule_10549: Cache[NODE_1].State != S & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_10550: ExGntd = false & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_10551: Chan2[NODE_1].Cmd != GntS & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_10552: ExGntd = false & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_10553: ExGntd = false & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_10554: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_10555: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> Chan1[NODE_2].Cmd = Empty
rule_10556: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_10557: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_10558: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_10559: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> Chan1[NODE_2].Cmd = Empty
rule_10560: Chan3[NODE_2].Cmd != InvAck & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_10561: CurCmd != ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_10562: Chan1[NODE_1].Cmd != ReqS & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_10563: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> Chan1[NODE_2].Cmd != ReqE
rule_10564: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> Chan1[NODE_1].Cmd = Empty
rule_10565: CurCmd = ReqE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_10566: Chan2[NODE_2].Cmd != GntE & CurCmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_10567: CurCmd = ReqE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_10568: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_10569: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_10570: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_10571: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_10572: Chan1[NODE_2].Cmd = ReqS & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_10573: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_10574: ExGntd = false & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_10575: Chan1[NODE_1].Cmd = Empty & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_10576: Chan2[NODE_2].Cmd = Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_10577: Chan2[NODE_2].Cmd != Inv & CurCmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_10578: CurCmd != ReqE & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_10579: ExGntd = false & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_10580: ExGntd = false & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = Empty
rule_10581: Chan1[NODE_1].Cmd != ReqS & CurCmd != ReqS -> Cache[NODE_1].State != S
rule_10582: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_10583: ExGntd = false & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_10584: ExGntd = false & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_10585: Chan2[NODE_2].Cmd != GntE & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_10586: Cache[NODE_1].State != S & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_10587: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_10588: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> Chan1[NODE_1].Cmd != ReqE
rule_10589: InvSet[NODE_2] = false & CurCmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_10590: CurCmd != ReqS & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_10591: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_10592: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_10593: ExGntd = false & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_10594: ExGntd = false & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_10595: CurCmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_10596: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_10597: CurCmd = ReqS & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntS
rule_10598: Chan2[NODE_2].Cmd = Empty & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_10599: Chan2[NODE_2].Cmd != GntE & CurCmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_10600: Cache[NODE_1].State != E & CurCmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_10601: CurCmd != ReqS & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_10602: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_10603: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqE
rule_10604: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_10605: ExGntd = false & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd = Empty
rule_10606: Chan2[NODE_1].Cmd != GntE & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_10607: CurCmd = ReqE & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_10608: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> Chan1[NODE_2].Cmd != ReqS
rule_10609: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_10610: CurCmd = Empty & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_10611: CurCmd = Empty & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = false
rule_10612: ExGntd = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != S
rule_10613: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> Cache[NODE_1].State = I
rule_10614: Cache[NODE_1].State = I & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_10615: Cache[NODE_2].State != S & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_10616: Chan2[NODE_2].Cmd != GntE & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_10617: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_10618: CurCmd = ReqS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_10619: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_10620: ExGntd = false & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_10621: Cache[NODE_1].State != E & ExGntd = false -> Chan2[NODE_2].Cmd != GntS
rule_10622: Chan2[NODE_2].Cmd != GntS & ExGntd = false -> Cache[NODE_1].State != E
rule_10623: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_10624: Chan2[NODE_2].Cmd != GntS & CurCmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_10625: Chan2[NODE_1].Cmd != Inv & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_10626: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_10627: ExGntd = false & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd = Empty
rule_10628: ExGntd = false & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_10629: CurCmd != ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_10630: Chan1[NODE_1].Cmd = Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_10631: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_10632: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> Chan1[NODE_2].Cmd != ReqS
rule_10633: Chan1[NODE_1].Cmd = ReqE & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_10634: CurCmd = ReqE & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_10635: Chan2[NODE_1].Cmd != GntS & CurCmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_10636: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_10637: Cache[NODE_1].State != S & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_10638: ExGntd = false & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != S
rule_10639: Chan2[NODE_1].Cmd != GntS & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_10640: ExGntd = false & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_10641: Cache[NODE_2].State != E & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_10642: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_10643: Cache[NODE_1].State != E & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_10644: Chan2[NODE_2].Cmd != GntE & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_10645: Cache[NODE_1].State != E & ExGntd = false -> Chan2[NODE_2].Cmd = Empty
rule_10646: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_10647: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_10648: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> Chan1[NODE_1].Cmd = Empty
rule_10649: CurCmd = ReqS & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State = I
rule_10650: Cache[NODE_2].State = I & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_10651: CurCmd != ReqE & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_10652: CurCmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_10653: ExGntd = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_10654: Chan3[NODE_1].Cmd != InvAck & CurCmd = ReqE -> Cache[NODE_1].State = I
rule_10655: CurCmd = ReqE & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_10656: CurCmd != ReqE & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_10657: Chan1[NODE_1].Cmd = ReqE & CurCmd != ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_10658: Cache[NODE_1].State != E & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_10659: Chan3[NODE_1].Cmd = Empty & CurCmd = Empty -> Cache[NODE_1].State != E
rule_10660: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_10661: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqS
rule_10662: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd = Empty
rule_10663: CurCmd = ReqE & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_10664: ExGntd = false & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != S
rule_10665: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqE
rule_10666: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd = Empty
rule_10667: CurCmd != ReqE & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_10668: Chan2[NODE_1].Cmd != Inv & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_10669: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_10670: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_10671: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> ExGntd = false
rule_10672: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_10673: Chan2[NODE_2].Cmd = Empty & CurCmd != ReqS -> Cache[NODE_2].State != S
rule_10674: Cache[NODE_2].State != S & CurCmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_10675: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> CurCmd = Empty
rule_10676: Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> Cache[NODE_2].State = I
rule_10677: Chan1[NODE_1].Cmd = Empty & CurCmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_10678: CurCmd != ReqS & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != E
rule_10679: CurCmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_10680: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqS
rule_10681: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_10682: ExGntd = false & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_10683: ExGntd = false & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != S
rule_10684: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_10685: ExGntd = false & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntS
rule_10686: CurCmd = ReqS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_10687: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqE
rule_10688: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_10689: Chan2[NODE_2].Cmd != GntS & CurCmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_10690: Chan2[NODE_2].Cmd = Empty & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_10691: Chan1[NODE_1].Cmd = Empty & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_10692: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqE
rule_10693: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqS
rule_10694: InvSet[NODE_1] = false & CurCmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_10695: CurCmd != ReqS & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_10696: ShrSet[NODE_1] = false & CurCmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_10697: Cache[NODE_1].State != S & CurCmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_10698: CurCmd != ReqS & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_10699: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> Cache[NODE_1].State = I
rule_10700: Cache[NODE_1].State = I & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_10701: ExGntd = false & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_10702: ExGntd = false & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != S
rule_10703: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_10704: Cache[NODE_2].State != E & ExGntd = false -> Chan2[NODE_2].Cmd = Empty
rule_10705: CurCmd != ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_10706: CurCmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_10707: Chan1[NODE_1].Cmd != ReqS & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_10708: Chan3[NODE_1].Cmd = Empty & CurCmd != ReqS -> Cache[NODE_2].State != E
rule_10709: Cache[NODE_2].State != E & CurCmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_10710: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqE
rule_10711: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd = Empty
rule_10712: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_10713: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_10714: ExGntd = false & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_10715: Cache[NODE_2].State != E & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_10716: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd = Empty -> ExGntd = false
rule_10717: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_10718: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_10719: ExGntd = true & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_10720: Chan1[NODE_2].Cmd != Empty & CurCmd != Empty -> InvSet[NODE_1] = false
rule_10721: Chan2[NODE_2].Cmd != Inv & CurCmd != Empty -> Cache[NODE_2].State != S
rule_10722: Cache[NODE_2].State != S & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_10723: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> Chan1[NODE_1].Cmd != ReqE
rule_10724: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> Chan1[NODE_1].Cmd = Empty
rule_10725: CurCmd = ReqS & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_10726: Cache[NODE_1].State != E & ExGntd = true -> Chan2[NODE_1].Cmd != Empty
rule_10727: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State != E
rule_10728: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_10729: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_10730: Chan2[NODE_2].Cmd != GntS & CurCmd = Empty -> Cache[NODE_2].State != S
rule_10731: CurCmd = Empty & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_10732: Chan2[NODE_2].Cmd != Inv & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_10733: ExGntd = false & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_10734: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_1].Cmd = Empty
rule_10735: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> Chan1[NODE_2].Cmd = Empty
rule_10736: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_10737: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_10738: Chan1[NODE_2].Cmd != Empty & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_10739: CurCmd = ReqS & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_10740: ExGntd = false & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_10741: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_10742: CurCmd = ReqS & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_10743: Chan3[NODE_1].Cmd = Empty & CurCmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_10744: CurCmd != ReqE & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_10745: CurCmd = ReqE & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_10746: CurCmd != ReqS & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_10747: CurCmd = ReqE & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_10748: Chan2[NODE_2].Cmd != GntE & CurCmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_10749: CurCmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_10750: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> CurCmd = Empty
rule_10751: CurCmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_10752: CurCmd != ReqE & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_10753: Chan2[NODE_2].Cmd = Empty & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_10754: Cache[NODE_2].State != S & CurCmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_10755: CurCmd = Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_10756: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> Chan1[NODE_1].Cmd != ReqE
rule_10757: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_10758: CurCmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_10759: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Chan1[NODE_2].Cmd != ReqE
rule_10760: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_10761: Chan1[NODE_2].Cmd = Empty & CurCmd != Empty -> Cache[NODE_1].State = I
rule_10762: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_10763: Chan1[NODE_1].Cmd != ReqE & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_10764: ExGntd = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
rule_10765: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_10766: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqS
rule_10767: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_10768: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_10769: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> Chan1[NODE_1].Cmd != ReqS
rule_10770: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_10771: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_10772: ShrSet[NODE_1] = false & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_10773: Chan1[NODE_1].Cmd = ReqS & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_10774: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> Chan1[NODE_1].Cmd != ReqS
rule_10775: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> Chan1[NODE_1].Cmd = Empty
rule_10776: Chan1[NODE_1].Cmd != ReqE & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_10777: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqS
rule_10778: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_10779: Chan2[NODE_2].Cmd != GntS & ExGntd = false -> Cache[NODE_2].State != S
rule_10780: ExGntd = false & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_10781: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_10782: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqS
rule_10783: Chan2[NODE_2].Cmd = Empty & CurCmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_10784: Chan2[NODE_2].Cmd != Inv & CurCmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_10785: ExGntd = false & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_10786: ExGntd = false & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_10787: CurCmd = Empty & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_10788: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_10789: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_10790: CurCmd != ReqS & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_10791: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_10792: ExGntd = true & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_10793: ExGntd = true & Chan3[NODE_2].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_10794: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_10795: CurCmd != ReqS & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_10796: ExGntd = false & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_10797: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> CurCmd = Empty
rule_10798: CurCmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_10799: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_10800: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_10801: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_10802: CurCmd = ReqS & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_10803: CurCmd != ReqE & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_10804: Chan1[NODE_1].Cmd = Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_10805: CurCmd = ReqE & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_10806: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqE
rule_10807: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_10808: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> CurCmd != ReqE
rule_10809: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqE
rule_10810: CurCmd = ReqE & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_10811: Chan2[NODE_2].Cmd != GntE & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_10812: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> Chan1[NODE_2].Cmd != ReqE
rule_10813: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_10814: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> CurCmd = Empty
rule_10815: CurCmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqS
rule_10816: Cache[NODE_1].State != E & ExGntd = false -> Chan2[NODE_2].Cmd = Empty
rule_10817: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_10818: Chan3[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_10819: Chan2[NODE_1].Cmd != Inv & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_10820: CurCmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_10821: CurCmd != ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_10822: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_10823: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_10824: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_10825: CurCmd = ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_10826: Chan2[NODE_1].Cmd != GntS & CurCmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_10827: CurCmd != ReqS & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_10828: CurCmd != ReqE & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_10829: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> Chan1[NODE_1].Cmd != ReqE
rule_10830: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_10831: CurCmd != ReqS & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != S
rule_10832: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_10833: Cache[NODE_1].State != E & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_10834: ExGntd = false & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
rule_10835: Chan3[NODE_1].Cmd != InvAck & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_10836: InvSet[NODE_1] = false & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_10837: Chan2[NODE_2].Cmd != GntS & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_10838: Chan2[NODE_2].Cmd != GntE & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_10839: Cache[NODE_1].State != S & CurCmd != Empty -> Cache[NODE_2].State != E
rule_10840: Cache[NODE_2].State != E & CurCmd != Empty -> Cache[NODE_1].State != S
rule_10841: Chan1[NODE_1].Cmd != ReqE & CurCmd != Empty -> Cache[NODE_1].State = I
rule_10842: ExGntd = false & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_10843: ExGntd = false & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_10844: Chan1[NODE_1].Cmd != ReqS & CurCmd = Empty -> Cache[NODE_1].State != E
rule_10845: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_10846: Chan1[NODE_1].Cmd = ReqS & CurCmd != ReqE -> Chan1[NODE_1].Cmd != ReqE
rule_10847: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> ExGntd = false
rule_10848: ExGntd = false & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_10849: Chan3[NODE_1].Cmd != InvAck & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_10850: CurCmd != ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_10851: Chan2[NODE_1].Cmd != GntS & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_10852: Chan2[NODE_2].Cmd != Inv & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_10853: Chan3[NODE_1].Cmd = Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_10854: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> Chan1[NODE_1].Cmd != ReqE
rule_10855: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_10856: ShrSet[NODE_1] = false & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_10857: CurCmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd != ReqE
rule_10858: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> CurCmd = Empty
rule_10859: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_10860: ExGntd = false & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_10861: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_10862: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_10863: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_10864: Chan1[NODE_1].Cmd = Empty & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_10865: Chan1[NODE_1].Cmd != ReqS & ExGntd = false -> Cache[NODE_1].State != E
rule_10866: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqS
rule_10867: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_10868: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_10869: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_10870: ExGntd = false & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd = Empty
rule_10871: CurCmd = ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_10872: Chan2[NODE_2].Cmd != GntE & CurCmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_10873: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_10874: CurCmd = ReqE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_10875: CurCmd = ReqE & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd = Empty
rule_10876: Cache[NODE_2].State != E & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_10877: Chan2[NODE_2].Cmd != GntE & CurCmd != ReqS -> Cache[NODE_2].State != E
rule_10878: CurCmd = ReqS & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_10879: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_10880: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_10881: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqE
rule_10882: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqE
rule_10883: ExGntd = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_10884: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> ExGntd = false
rule_10885: ExGntd = false & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqE
rule_10886: CurCmd != ReqE & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != S
rule_10887: ExGntd = true & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_10888: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_10889: CurCmd = ReqS & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_10890: ExGntd = false & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_10891: Chan1[NODE_1].Cmd = ReqE & CurCmd != Empty -> Cache[NODE_1].State != S
rule_10892: Cache[NODE_2].State = I & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_10893: Chan3[NODE_2].Cmd = Empty & CurCmd != Empty -> Cache[NODE_2].State = I
rule_10894: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqE
rule_10895: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_10896: CurCmd = ReqE & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_10897: ExGntd = false & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_10898: ExGntd = false & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_10899: ExGntd = false & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_10900: ExGntd = false & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_10901: ShrSet[NODE_1] = false & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_10902: CurCmd != ReqS & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_10903: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_10904: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_10905: Chan1[NODE_1].Cmd != ReqS & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_10906: ExGntd = false & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd != ReqS
rule_10907: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_10908: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_10909: InvSet[NODE_1] = false & CurCmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_10910: CurCmd != ReqS & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_10911: ShrSet[NODE_1] = false & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_10912: ExGntd = false & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_10913: ExGntd = false & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_10914: Cache[NODE_1].State != S & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_10915: ExGntd = false & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != S
rule_10916: Chan1[NODE_1].Cmd != ReqS & CurCmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_10917: ExGntd = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != S
rule_10918: CurCmd = ReqE & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != GntS
rule_10919: Chan2[NODE_1].Cmd != GntS & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_10920: Cache[NODE_1].State != E & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_10921: Chan2[NODE_1].Cmd != Inv & CurCmd != Empty -> Cache[NODE_1].State != E
rule_10922: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_10923: ExGntd = false & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqS
rule_10924: Chan2[NODE_2].Cmd = Empty & CurCmd != ReqS -> Cache[NODE_2].State != E
rule_10925: Cache[NODE_2].State != E & CurCmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_10926: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_10927: ExGntd = false & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_10928: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_10929: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_10930: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Chan1[NODE_2].Cmd = Empty
rule_10931: Chan3[NODE_1].Cmd = Empty & CurCmd = Empty -> Cache[NODE_2].State != E
rule_10932: Cache[NODE_2].State != E & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_10933: Chan1[NODE_1].Cmd != ReqE & CurCmd != Empty -> Cache[NODE_2].State = I
rule_10934: CurCmd = ReqE & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_10935: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = Empty -> ExGntd = false
rule_10936: Chan1[NODE_1].Cmd = Empty & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_10937: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_10938: CurCmd = ReqS & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_10939: Chan2[NODE_2].Cmd != GntE & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_10940: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_10941: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> Chan1[NODE_2].Cmd = Empty
rule_10942: CurCmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_10943: Chan1[NODE_1].Cmd = Empty & CurCmd != ReqS -> Cache[NODE_2].State != S
rule_10944: Chan2[NODE_1].Cmd != GntS & CurCmd = Empty -> Cache[NODE_2].State != E
rule_10945: Chan1[NODE_1].Cmd = Empty & CurCmd = Empty -> Cache[NODE_2].State != S
rule_10946: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> Chan1[NODE_1].Cmd = Empty
rule_10947: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_10948: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> ExGntd = false
rule_10949: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_10950: Cache[NODE_1].State != E & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_10951: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_10952: ExGntd = false & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_10953: Chan1[NODE_2].Cmd = ReqS & CurCmd != Empty -> Cache[NODE_2].State != S
rule_10954: CurCmd = ReqS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_10955: Chan1[NODE_1].Cmd != ReqE & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_10956: CurCmd = ReqE & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_10957: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntS -> CurCmd = Empty
rule_10958: CurCmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntS
rule_10959: Chan2[NODE_2].Cmd = Empty & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_10960: Chan2[NODE_2].Cmd != GntE & CurCmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_10961: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_10962: Chan1[NODE_1].Cmd != ReqS & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_10963: Chan2[NODE_1].Cmd != GntS & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_10964: CurCmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_10965: ExGntd = false & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_10966: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_10967: Chan1[NODE_1].Cmd = ReqE & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_10968: ExGntd = false & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_10969: ExGntd = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_10970: Chan1[NODE_1].Cmd != ReqS & CurCmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_10971: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_10972: ExGntd = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_10973: CurCmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_10974: Cache[NODE_1].State != E & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_10975: ExGntd = false & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
rule_10976: ExGntd = false & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_10977: ExGntd = false & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_10978: Chan2[NODE_2].Cmd != GntS & ExGntd = false -> Cache[NODE_2].State != S
rule_10979: ExGntd = false & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_10980: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> CurCmd = Empty
rule_10981: CurCmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqS
rule_10982: ShrSet[NODE_1] = false & CurCmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_10983: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_10984: Cache[NODE_1].State = I & CurCmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_10985: Chan2[NODE_2].Cmd = Empty & CurCmd != Empty -> Cache[NODE_1].State = I
rule_10986: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> CurCmd = Empty
rule_10987: CurCmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_10988: CurCmd = ReqS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_10989: CurCmd != ReqS & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_10990: CurCmd = ReqE & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_10991: Chan2[NODE_2].Cmd != Inv & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_10992: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_10993: ExGntd = false & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_10994: Chan1[NODE_1].Cmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_10995: ExGntd = false & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != S
rule_10996: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_10997: ExGntd = false & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_10998: Chan1[NODE_1].Cmd != ReqS & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_10999: ExGntd = false & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_11000: ExGntd = false & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_11001: ShrSet[NODE_1] = false & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_11002: CurCmd = ReqE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_11003: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_11004: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_11005: ExGntd = false & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_11006: ExGntd = false & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_11007: CurCmd != ReqS & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_11008: CurCmd = ReqE & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_11009: InvSet[NODE_2] = false & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_11010: CurCmd = Empty & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_11011: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> CurCmd != ReqS
rule_11012: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqS -> Cache[NODE_1].State = I
rule_11013: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_11014: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> Chan1[NODE_2].Cmd = Empty
rule_11015: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_11016: Cache[NODE_2].State != E & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_11017: ExGntd = false & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_11018: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_11019: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_11020: CurCmd = ReqS & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_11021: Chan2[NODE_1].Cmd != Inv & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_11022: CurCmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_11023: Chan2[NODE_2].Cmd = Empty & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_11024: Cache[NODE_2].State != E & CurCmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_11025: Chan2[NODE_2].Cmd != Inv & ExGntd = true -> Chan2[NODE_1].Cmd != Empty
rule_11026: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_11027: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_11028: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_11029: CurCmd = ReqE & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_11030: CurCmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_11031: Chan1[NODE_1].Cmd != ReqS & CurCmd != Empty -> Cache[NODE_2].State = I
rule_11032: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_11033: ExGntd = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_11034: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_11035: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_11036: Chan1[NODE_1].Cmd = Empty & CurCmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_11037: ExGntd = false & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != E
rule_11038: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_11039: CurCmd = Empty & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_11040: CurCmd = Empty & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != S
rule_11041: CurCmd != ReqE & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
rule_11042: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_11043: ExGntd = false & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd != ReqS
rule_11044: CurCmd != ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_11045: Chan1[NODE_1].Cmd != ReqS & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_11046: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_11047: ExGntd = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_11048: CurCmd = Empty & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_11049: CurCmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_11050: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_11051: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_11052: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_11053: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> CurCmd = Empty
rule_11054: CurCmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqS
rule_11055: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd != ReqS
rule_11056: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqE
rule_11057: Chan1[NODE_1].Cmd != ReqE & CurCmd != ReqS -> Cache[NODE_2].State != S
rule_11058: Chan1[NODE_1].Cmd = ReqS & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_11059: ExGntd = false & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_11060: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_11061: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> ExGntd = false
rule_11062: ExGntd = true & Chan3[NODE_2].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_11063: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_11064: ExGntd = false & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd = Empty
rule_11065: ExGntd = false & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_11066: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_11067: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_11068: ExGntd = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_11069: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_11070: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_11071: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> Chan1[NODE_2].Cmd != ReqE
rule_11072: CurCmd = ReqE & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_11073: Chan1[NODE_1].Cmd = Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_11074: ExGntd = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_11075: Chan3[NODE_1].Cmd != InvAck & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_11076: InvSet[NODE_2] = false & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_11077: Chan1[NODE_1].Cmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_11078: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqS
rule_11079: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqE
rule_11080: CurCmd != ReqE & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_11081: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_11082: CurCmd = ReqS & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_11083: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> CurCmd = Empty
rule_11084: CurCmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqE
rule_11085: CurCmd != ReqE & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_11086: ExGntd = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_11087: Chan2[NODE_2].Cmd = Empty & CurCmd != ReqS -> Cache[NODE_1].State != S
rule_11088: Cache[NODE_1].State != S & CurCmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_11089: Chan1[NODE_1].Cmd != ReqS & ExGntd = false -> Cache[NODE_1].State != S
rule_11090: Chan2[NODE_2].Cmd != GntS & CurCmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_11091: Chan3[NODE_1].Cmd = Empty & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_11092: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_11093: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_11094: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_11095: CurCmd = ReqS & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_11096: CurCmd != ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_11097: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqS
rule_11098: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_11099: Chan1[NODE_2].Cmd = ReqS & CurCmd != Empty -> Cache[NODE_1].State != S
rule_11100: CurCmd = ReqE & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_11101: Cache[NODE_1].State != E & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_11102: CurCmd != ReqE & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_11103: ExGntd = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_11104: ExGntd = false & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_11105: ExGntd = false & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_11106: ExGntd = true & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_11107: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_11108: CurCmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_11109: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> CurCmd = Empty
rule_11110: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_11111: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> Chan1[NODE_1].Cmd != ReqS
rule_11112: CurCmd = ReqS & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_11113: CurCmd = Empty & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_11114: CurCmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_11115: ExGntd = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_11116: CurCmd = Empty & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_11117: Chan1[NODE_2].Cmd != ReqS & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_11118: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_11119: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_11120: ShrSet[NODE_1] = false & CurCmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_11121: Chan3[NODE_2].Cmd != InvAck & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_11122: InvSet[NODE_1] = false & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_11123: Chan1[NODE_1].Cmd = ReqE & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_11124: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> CurCmd = Empty
rule_11125: CurCmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd != ReqS
rule_11126: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_11127: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_11128: Chan1[NODE_1].Cmd = ReqE & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_11129: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_11130: ExGntd = false & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_11131: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqS
rule_11132: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqS
rule_11133: Cache[NODE_1].State != S & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_11134: CurCmd = Empty & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_11135: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> CurCmd = Empty
rule_11136: CurCmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd = Empty
rule_11137: Chan2[NODE_2].Cmd != Inv & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_11138: Chan2[NODE_2].Cmd != GntS & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_11139: Chan1[NODE_1].Cmd != ReqS & CurCmd != Empty -> Cache[NODE_1].State = I
rule_11140: CurCmd != ReqE & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_11141: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> ExGntd = false
rule_11142: ShrSet[NODE_1] = false & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_11143: CurCmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_11144: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> CurCmd = Empty
rule_11145: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_11146: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_11147: Chan1[NODE_2].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_2].State = I
rule_11148: CurCmd = ReqE & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_11149: Chan2[NODE_1].Cmd != GntS & CurCmd = Empty -> Cache[NODE_1].State != E
rule_11150: Cache[NODE_1].State != E & CurCmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_11151: Chan2[NODE_2].Cmd = Empty & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_11152: Chan1[NODE_1].Cmd != ReqS & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_11153: ExGntd = true & Chan3[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_11154: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_11155: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_11156: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> Chan1[NODE_1].Cmd != ReqS
rule_11157: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_11158: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_11159: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_11160: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_11161: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_11162: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> Chan1[NODE_1].Cmd = Empty
rule_11163: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> CurCmd = Empty
rule_11164: CurCmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd = Empty
rule_11165: CurCmd = ReqS & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_11166: Chan2[NODE_1].Cmd != GntS & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_11167: Chan1[NODE_2].Cmd = ReqS & CurCmd != Empty -> Cache[NODE_1].State != E
rule_11168: Chan1[NODE_1].Cmd != ReqS & CurCmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_11169: Cache[NODE_2].State != S & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_11170: Chan3[NODE_1].Cmd = Empty & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_11171: CurCmd = ReqE & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_11172: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_11173: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_11174: Chan1[NODE_1].Cmd != ReqS & ExGntd = false -> Cache[NODE_2].State != S
rule_11175: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> Chan1[NODE_2].Cmd != ReqS
rule_11176: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_11177: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_11178: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_11179: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_11180: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> Chan1[NODE_2].Cmd = Empty
rule_11181: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_11182: Chan1[NODE_1].Cmd = ReqE & CurCmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_11183: Chan2[NODE_2].Cmd != Inv & CurCmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_11184: Chan3[NODE_1].Cmd = Empty & CurCmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_11185: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_11186: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqE
rule_11187: ExGntd = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_11188: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_11189: CurCmd != ReqE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_11190: Chan1[NODE_1].Cmd = Empty & CurCmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_11191: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_11192: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqE
rule_11193: Chan1[NODE_1].Cmd = ReqE & CurCmd != Empty -> Cache[NODE_2].State != E
rule_11194: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_11195: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_11196: CurCmd = ReqE & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_11197: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> CurCmd != ReqE
rule_11198: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_2].State = I
rule_11199: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_11200: ExGntd = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_11201: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_11202: Chan2[NODE_2].Cmd != GntS & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_11203: CurCmd = ReqS & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_11204: Cache[NODE_1].State != S & CurCmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_11205: Chan3[NODE_1].Cmd = Empty & CurCmd != ReqS -> Cache[NODE_1].State != S
rule_11206: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_11207: CurCmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_11208: Cache[NODE_1].State != E & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_11209: Chan2[NODE_2].Cmd != Inv & CurCmd != Empty -> Cache[NODE_1].State != E
rule_11210: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_11211: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> Chan1[NODE_1].Cmd = Empty
rule_11212: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_11213: ExGntd = false & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_11214: Chan1[NODE_2].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_1].State = I
rule_11215: CurCmd = ReqS & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State = I
rule_11216: CurCmd = ReqS & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_11217: CurCmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
rule_11218: Chan2[NODE_2].Cmd != GntS & CurCmd != ReqS -> Cache[NODE_1].State != S
rule_11219: Cache[NODE_1].State != S & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_11220: CurCmd = ReqE & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_11221: Chan3[NODE_1].Cmd = Empty & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_11222: Chan2[NODE_2].Cmd != GntE & CurCmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_11223: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqS
rule_11224: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_11225: ExGntd = false & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_11226: ExGntd = false & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_11227: CurCmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State = I
rule_11228: CurCmd = ReqE & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntS
rule_11229: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_1].State = I
rule_11230: CurCmd = ReqE & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_11231: CurCmd = ReqS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_11232: ExGntd = false & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_11233: ExGntd = false & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_11234: Chan2[NODE_2].Cmd != GntS & CurCmd != Empty -> Cache[NODE_2].State = I
rule_11235: Cache[NODE_2].State = I & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_11236: Chan2[NODE_1].Cmd != GntS & CurCmd != ReqS -> Cache[NODE_2].State != S
rule_11237: Chan2[NODE_2].Cmd != GntS & CurCmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_11238: Chan2[NODE_2].Cmd != Inv & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_11239: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_11240: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_11241: Cache[NODE_1].State != E & CurCmd != Empty -> Cache[NODE_2].State != S
rule_11242: Cache[NODE_2].State != S & CurCmd != Empty -> Cache[NODE_1].State != E
rule_11243: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_11244: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> Chan1[NODE_2].Cmd = Empty
rule_11245: Chan2[NODE_2].Cmd != Inv & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_11246: Chan3[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_11247: CurCmd = ReqS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_11248: Chan1[NODE_1].Cmd != ReqS & ExGntd = false -> Cache[NODE_2].State != E
rule_11249: ExGntd = false & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_11250: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_11251: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_11252: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_11253: Chan2[NODE_2].Cmd != Inv & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_11254: CurCmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_11255: Chan1[NODE_1].Cmd != ReqE & CurCmd != ReqS -> Cache[NODE_2].State != E
rule_11256: Chan2[NODE_1].Cmd != GntE & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_11257: Chan2[NODE_2].Cmd = Empty & CurCmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_11258: Chan2[NODE_1].Cmd != Inv & CurCmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_11259: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_11260: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> Chan1[NODE_2].Cmd = Empty
rule_11261: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqS
rule_11262: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_11263: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_11264: ExGntd = false & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd != ReqE
rule_11265: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_11266: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> CurCmd != ReqS
rule_11267: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqE
rule_11268: CurCmd = ReqE & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_11269: Chan1[NODE_1].Cmd != ReqE & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_11270: CurCmd = ReqS & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_11271: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> Cache[NODE_2].State != S
rule_11272: ExGntd = false & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd = Empty
rule_11273: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_11274: Cache[NODE_1].State != E & CurCmd != Empty -> Cache[NODE_1].State != S
rule_11275: Cache[NODE_1].State != S & CurCmd != Empty -> Cache[NODE_1].State != E
rule_11276: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_11277: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_11278: ExGntd = false & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_11279: ExGntd = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_11280: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_11281: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_11282: CurCmd = ReqS & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd = Empty
rule_11283: Chan1[NODE_2].Cmd != ReqS & CurCmd != Empty -> Cache[NODE_2].State = I
rule_11284: Chan2[NODE_2].Cmd != Inv & CurCmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_11285: CurCmd != ReqS & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_11286: Chan1[NODE_1].Cmd != Empty & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_11287: Chan2[NODE_2].Cmd != Inv & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_11288: Chan2[NODE_2].Cmd != GntE & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_11289: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_11290: Cache[NODE_1].State != S & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_11291: Chan3[NODE_1].Cmd = Empty & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_11292: CurCmd != ReqS & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_11293: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_11294: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_11295: Chan1[NODE_1].Cmd = ReqS & CurCmd != Empty -> Cache[NODE_2].State != E
rule_11296: Chan2[NODE_2].Cmd = Empty & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_11297: Chan2[NODE_1].Cmd != GntS & CurCmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_11298: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_11299: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_11300: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> Chan1[NODE_1].Cmd != ReqE
rule_11301: CurCmd != ReqS & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != E
rule_11302: CurCmd != ReqE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_11303: Chan1[NODE_1].Cmd = Empty & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_11304: ExGntd = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_11305: ExGntd = false & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_11306: ExGntd = false & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = false
rule_11307: Chan2[NODE_2].Cmd != GntS & CurCmd != ReqS -> Cache[NODE_2].State != S
rule_11308: Cache[NODE_2].State != S & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_11309: Chan3[NODE_1].Cmd != InvAck & CurCmd != ReqS -> ShrSet[NODE_2] = false
rule_11310: CurCmd != ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_11311: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Chan1[NODE_1].Cmd != ReqS
rule_11312: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> Chan1[NODE_2].Cmd != ReqS
rule_11313: CurCmd = ReqE & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_11314: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_11315: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd = GntE
rule_11316: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_11317: CurCmd = ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_11318: Chan2[NODE_2].Cmd != GntS & CurCmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_11319: CurCmd != ReqS & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_11320: CurCmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_11321: Chan1[NODE_1].Cmd = Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_11322: Chan1[NODE_1].Cmd = Empty & CurCmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_11323: CurCmd = ReqS & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State = I
rule_11324: Cache[NODE_2].State = I & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_11325: CurCmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_11326: ExGntd = false & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != E
rule_11327: Chan1[NODE_1].Cmd != ReqS & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_11328: CurCmd != ReqS & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_11329: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_11330: ExGntd = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_11331: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_11332: Chan2[NODE_2].Cmd != Inv & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_11333: ExGntd = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_11334: ExGntd = false & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_11335: Chan1[NODE_1].Cmd = Empty & ExGntd = false -> Cache[NODE_1].State != S
rule_11336: CurCmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqE
rule_11337: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> CurCmd = Empty
rule_11338: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqS
rule_11339: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqE
rule_11340: CurCmd = ReqS & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != GntS
rule_11341: Chan2[NODE_1].Cmd != GntS & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_11342: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_11343: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_11344: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd = GntE
rule_11345: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> Chan1[NODE_1].Cmd = Empty
rule_11346: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_11347: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_11348: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_11349: CurCmd = Empty & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_11350: CurCmd = Empty & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_11351: Chan2[NODE_1].Cmd != GntE & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_11352: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_11353: ExGntd = false & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_11354: Cache[NODE_1].State != S & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_11355: Chan2[NODE_2].Cmd != Inv & CurCmd != Empty -> Cache[NODE_1].State != S
rule_11356: Chan2[NODE_2].Cmd != GntS & CurCmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_11357: Chan2[NODE_2].Cmd = Empty & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_11358: Chan2[NODE_2].Cmd != Inv & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_11359: CurCmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_11360: CurCmd != ReqS & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_11361: Chan1[NODE_1].Cmd != ReqS & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_11362: ExGntd = false & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_11363: ExGntd = false & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = false
rule_11364: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_11365: ExGntd = false & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_11366: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> Cache[NODE_1].State != S
rule_11367: Cache[NODE_1].State != S & ExGntd = false -> Chan2[NODE_2].Cmd = Empty
rule_11368: ExGntd = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != S
rule_11369: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd = Empty
rule_11370: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqE
rule_11371: CurCmd = ReqE & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd = Empty
rule_11372: CurCmd != ReqS & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_11373: Cache[NODE_2].State != E & CurCmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_11374: CurCmd = ReqE & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_11375: Cache[NODE_1].State != S & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_11376: Chan2[NODE_1].Cmd != Inv & CurCmd != Empty -> Cache[NODE_1].State != S
rule_11377: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_11378: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != S
rule_11379: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_11380: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_11381: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Chan1[NODE_2].Cmd = Empty
rule_11382: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_11383: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> Chan1[NODE_2].Cmd = Empty
rule_11384: Chan1[NODE_1].Cmd = ReqE & CurCmd != Empty -> Cache[NODE_1].State != E
rule_11385: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_11386: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_11387: Chan1[NODE_1].Cmd != ReqS & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_11388: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_11389: ExGntd = true & Chan3[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd = Empty
rule_11390: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> Cache[NODE_2].State != E
rule_11391: ExGntd = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
rule_11392: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqS
rule_11393: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd != ReqS
rule_11394: Cache[NODE_2].State != S & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_11395: Chan2[NODE_1].Cmd != Inv & CurCmd != Empty -> Cache[NODE_2].State != S
rule_11396: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
rule_11397: ExGntd = true & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_11398: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_11399: CurCmd = Empty & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_11400: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_11401: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_11402: ExGntd = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_11403: CurCmd != ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_11404: CurCmd != ReqE & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_11405: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_11406: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_11407: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_1].State = I
rule_11408: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> CurCmd != ReqE
rule_11409: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_11410: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_11411: CurCmd != ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_11412: Chan2[NODE_1].Cmd != GntS & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_11413: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_11414: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> Chan1[NODE_2].Cmd != ReqE
rule_11415: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqS
rule_11416: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd != ReqE
rule_11417: Chan1[NODE_2].Cmd = ReqS & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_11418: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_11419: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> Chan2[NODE_2].Cmd = Empty
rule_11420: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_11421: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_11422: Chan1[NODE_1].Cmd = ReqE & CurCmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_11423: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> Cache[NODE_1].State != E
rule_11424: Cache[NODE_1].State != S & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_11425: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_11426: ExGntd = false & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != S
rule_11427: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> CurCmd = Empty
rule_11428: CurCmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd = Empty
rule_11429: CurCmd = ReqE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_11430: Chan1[NODE_1].Cmd != ReqS & CurCmd != ReqS -> Cache[NODE_2].State != E
rule_11431: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_11432: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_11433: ExGntd = false & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqS
rule_11434: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_11435: ExGntd = false & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_11436: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_11437: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_11438: Cache[NODE_1].State != E & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_11439: ExGntd = false & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_11440: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_11441: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_11442: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_11443: ExGntd = false & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_11444: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_11445: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> Chan1[NODE_2].Cmd != ReqS
rule_11446: ExGntd = false & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != E
rule_11447: Cache[NODE_1].State = I & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_11448: Chan2[NODE_1].Cmd != GntS & CurCmd != Empty -> Cache[NODE_1].State = I
rule_11449: Chan3[NODE_1].Cmd = Empty & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_11450: CurCmd = ReqS & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_11451: Chan2[NODE_2].Cmd != GntS & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_11452: Chan2[NODE_2].Cmd != GntE & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_11453: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_11454: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_11455: Chan1[NODE_1].Cmd = Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_11456: InvSet[NODE_1] = false & CurCmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_11457: Chan3[NODE_1].Cmd != InvAck & CurCmd != ReqS -> InvSet[NODE_1] = false
rule_11458: Chan1[NODE_1].Cmd != ReqS & CurCmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_11459: Chan2[NODE_2].Cmd != GntS & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_11460: Chan3[NODE_1].Cmd = Empty & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_11461: Chan1[NODE_1].Cmd = ReqE & CurCmd != ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_11462: Chan3[NODE_1].Cmd != InvAck & CurCmd != ReqS -> InvSet[NODE_2] = false
rule_11463: InvSet[NODE_2] = false & CurCmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_11464: Cache[NODE_1].State != E & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_11465: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_11466: ExGntd = false & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_11467: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_11468: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_11469: ExGntd = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_11470: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_11471: Chan1[NODE_1].Cmd = Empty & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_11472: Chan1[NODE_1].Cmd = Empty & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_11473: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> Chan1[NODE_2].Cmd != ReqE
rule_11474: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_11475: ExGntd = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_11476: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_11477: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_11478: Chan2[NODE_1].Cmd != GntE & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_11479: Chan1[NODE_1].Cmd = Empty & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_11480: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_11481: Chan2[NODE_2].Cmd != Inv & ExGntd = false -> Chan2[NODE_2].Cmd = Empty
rule_11482: ExGntd = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
rule_11483: ExGntd = false & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_11484: ExGntd = false & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_11485: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> Chan1[NODE_1].Cmd != ReqS
rule_11486: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_11487: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_11488: Chan1[NODE_1].Cmd != ReqS & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_11489: CurCmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_11490: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqE
rule_11491: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_11492: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqS
rule_11493: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntS
rule_11494: Cache[NODE_1].State != S & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_11495: CurCmd = Empty & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != S
rule_11496: Chan1[NODE_1].Cmd = Empty & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_11497: Chan1[NODE_1].Cmd != ReqS & CurCmd = Empty -> Cache[NODE_2].State != E
rule_11498: CurCmd = ReqS & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_11499: Chan1[NODE_2].Cmd != Empty & CurCmd != Empty -> InvSet[NODE_2] = false
rule_11500: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_11501: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> Chan2[NODE_2].Cmd = Empty
rule_11502: CurCmd != ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_11503: Chan2[NODE_2].Cmd != GntS & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_11504: Cache[NODE_2].State != E & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_11505: ExGntd = false & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_11506: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_11507: CurCmd != ReqE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_11508: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> CurCmd != ReqS
rule_11509: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqE
rule_11510: Cache[NODE_2].State != S & CurCmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_11511: Chan3[NODE_1].Cmd = Empty & CurCmd != ReqS -> Cache[NODE_2].State != S
rule_11512: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_11513: ExGntd = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_11514: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> Chan1[NODE_2].Cmd != ReqE
rule_11515: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> Chan1[NODE_1].Cmd = Empty
rule_11516: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqE
rule_11517: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_11518: Chan1[NODE_1].Cmd = Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_11519: Chan2[NODE_2].Cmd != GntE & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_11520: Chan2[NODE_1].Cmd != Inv & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_11521: ExGntd = true & Chan3[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_11522: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_11523: Chan1[NODE_1].Cmd != ReqS & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_11524: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_11525: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_11526: Chan2[NODE_2].Cmd != GntS & ExGntd = false -> Cache[NODE_1].State != S
rule_11527: Cache[NODE_1].State != S & ExGntd = false -> Chan2[NODE_2].Cmd != GntS
rule_11528: Chan1[NODE_1].Cmd = Empty & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_11529: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> CurCmd = Empty
rule_11530: CurCmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd = Empty
rule_11531: Chan1[NODE_1].Cmd = ReqS & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_11532: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_11533: ExGntd = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_11534: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_11535: ExGntd = false & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_11536: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_11537: Chan2[NODE_2].Cmd != GntS & CurCmd != ReqS -> Cache[NODE_2].State != E
rule_11538: Cache[NODE_2].State != E & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_11539: Chan1[NODE_2].Cmd = ReqS & CurCmd != Empty -> Cache[NODE_2].State != E
rule_11540: ExGntd = true & Chan3[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_11541: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_11542: Cache[NODE_1].State != S & CurCmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_11543: Chan2[NODE_2].Cmd = Empty & CurCmd = Empty -> Cache[NODE_1].State != S
rule_11544: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_11545: ExGntd = true & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_11546: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_11547: CurCmd = ReqE & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_11548: Chan2[NODE_1].Cmd != GntS & CurCmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_11549: Chan2[NODE_1].Cmd != Inv & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_11550: Chan2[NODE_2].Cmd != GntE & CurCmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_11551: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> Cache[NODE_2].State != E
rule_11552: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_11553: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_11554: CurCmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_11555: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> Cache[NODE_2].State != S
rule_11556: CurCmd != ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_11557: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_11558: ExGntd = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_11559: Chan2[NODE_2].Cmd != GntS & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_11560: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> Chan2[NODE_2].Cmd != GntS
rule_11561: Cache[NODE_1].State != E & CurCmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_11562: Chan2[NODE_2].Cmd = Empty & CurCmd = Empty -> Cache[NODE_1].State != E
rule_11563: Chan1[NODE_1].Cmd = ReqS & CurCmd != Empty -> Cache[NODE_2].State != S
rule_11564: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> CurCmd != ReqE
rule_11565: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqE
rule_11566: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_11567: CurCmd = Empty & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_11568: Chan1[NODE_1].Cmd = Empty & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_11569: CurCmd != ReqE & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_11570: ExGntd = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
rule_11571: Chan1[NODE_2].Cmd != ReqS & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_11572: ExGntd = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_11573: CurCmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_11574: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_2].State = I
rule_11575: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_11576: ExGntd = false & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_11577: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_11578: Cache[NODE_1].State != E & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_11579: ExGntd = false & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_11580: Chan3[NODE_2].Cmd != InvAck & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_11581: InvSet[NODE_2] = false & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_11582: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_11583: CurCmd = ReqE & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_11584: CurCmd = ReqE & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_11585: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> Chan1[NODE_1].Cmd = Empty
rule_11586: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_11587: CurCmd = ReqE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_11588: ExGntd = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_11589: Chan1[NODE_1].Cmd = Empty & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_11590: CurCmd = ReqS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_11591: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Chan1[NODE_1].Cmd = Empty
rule_11592: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> Chan1[NODE_2].Cmd != ReqS
rule_11593: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_11594: CurCmd != ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_11595: CurCmd = ReqS & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_11596: Chan2[NODE_1].Cmd != GntS & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_11597: Chan1[NODE_1].Cmd != ReqS & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_11598: CurCmd != ReqS & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_11599: CurCmd != ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_11600: Chan3[NODE_2].Cmd != InvAck & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_11601: CurCmd != ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_11602: CurCmd != ReqS & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_11603: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_11604: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_11605: Chan1[NODE_1].Cmd = Empty & CurCmd = Empty -> Cache[NODE_1].State != E
rule_11606: Cache[NODE_1].State != E & CurCmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_11607: Chan3[NODE_1].Cmd = Empty & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_11608: Chan1[NODE_1].Cmd != ReqS & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_11609: CurCmd = Empty & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_11610: Cache[NODE_2].State != E & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_11611: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != E
rule_11612: CurCmd = ReqE & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_11613: Chan1[NODE_2].Cmd != Empty & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_11614: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_11615: CurCmd = ReqE & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_11616: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_11617: ExGntd = false & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_11618: Cache[NODE_1].State != E & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_11619: CurCmd = Empty & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
rule_11620: Chan3[NODE_1].Cmd != InvAck & CurCmd != ReqS -> InvSet[NODE_2] = false
rule_11621: InvSet[NODE_2] = false & CurCmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_11622: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_11623: Cache[NODE_2].State = I & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_11624: Chan3[NODE_1].Cmd = Empty & CurCmd != Empty -> Cache[NODE_2].State = I
rule_11625: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_11626: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_11627: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd = Empty -> ExGntd = false
rule_11628: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_11629: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = Empty -> ExGntd = false
rule_11630: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_11631: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_11632: CurCmd != ReqS & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_11633: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Chan1[NODE_1].Cmd != ReqS
rule_11634: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> Chan1[NODE_2].Cmd != ReqS
rule_11635: Chan1[NODE_1].Cmd = ReqS & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_11636: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_2].State = I
rule_11637: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_11638: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> Chan1[NODE_2].Cmd != ReqE
rule_11639: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_11640: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> Chan1[NODE_2].Cmd != ReqE
rule_11641: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_11642: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_11643: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_11644: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_11645: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_11646: CurCmd != ReqE & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_11647: Chan3[NODE_1].Cmd != InvAck & CurCmd != ReqS -> ShrSet[NODE_2] = false
rule_11648: CurCmd != ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_11649: ExGntd = false & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_11650: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_11651: ExGntd = false & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != S
rule_11652: CurCmd = Empty & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_11653: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_11654: Chan1[NODE_1].Cmd = ReqS & CurCmd != Empty -> Cache[NODE_1].State != E
rule_11655: Chan1[NODE_1].Cmd = ReqS & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_11656: CurCmd = ReqS & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_11657: CurCmd = ReqS & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_11658: ExGntd = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_11659: CurCmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_11660: Chan2[NODE_2].Cmd != Inv & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_11661: ExGntd = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_11662: ExGntd = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_11663: Cache[NODE_1].State != S & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_11664: ExGntd = false & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != S
rule_11665: Chan1[NODE_1].Cmd = Empty & ExGntd = false -> Cache[NODE_1].State != S
rule_11666: InvSet[NODE_2] = false & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_11667: Chan3[NODE_2].Cmd != InvAck & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_11668: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> Chan1[NODE_2].Cmd != ReqS
rule_11669: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_11670: Chan2[NODE_1].Cmd != GntE & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_11671: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_11672: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> Chan1[NODE_1].Cmd != ReqE
rule_11673: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_11674: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_11675: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqE
rule_11676: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd != ReqE
rule_11677: CurCmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_11678: Chan1[NODE_1].Cmd = Empty & CurCmd = ReqS -> Chan1[NODE_1].Cmd != ReqS
rule_11679: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_11680: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_11681: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_11682: ExGntd = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_11683: CurCmd != ReqS & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != S
rule_11684: CurCmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_11685: Chan1[NODE_1].Cmd = ReqS & CurCmd != Empty -> Cache[NODE_1].State != S
rule_11686: Chan1[NODE_1].Cmd != Empty & CurCmd != Empty -> InvSet[NODE_2] = false
rule_11687: CurCmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_11688: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_11689: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_11690: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_11691: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_11692: CurCmd = Empty & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_11693: Chan3[NODE_1].Cmd = Empty & CurCmd = Empty -> Cache[NODE_2].State != S
rule_11694: Chan2[NODE_1].Cmd != GntS & CurCmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_11695: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_11696: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_11697: Chan1[NODE_2].Cmd != Empty & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_11698: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd = Empty -> ExGntd = false
rule_11699: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_11700: Cache[NODE_1].State != S & CurCmd != Empty -> Cache[NODE_2].State != S
rule_11701: Cache[NODE_2].State != S & CurCmd != Empty -> Cache[NODE_1].State != S
rule_11702: CurCmd != ReqS & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_11703: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> Chan1[NODE_2].Cmd != ReqE
rule_11704: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_11705: Cache[NODE_2].State != E & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_11706: Chan3[NODE_1].Cmd = Empty & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_11707: Chan1[NODE_1].Cmd != ReqS & CurCmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_11708: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_11709: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_11710: Chan2[NODE_2].Cmd != Inv & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_11711: CurCmd != ReqE & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_11712: Chan1[NODE_1].Cmd != ReqE & CurCmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_11713: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> CurCmd = Empty
rule_11714: CurCmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_11715: ExGntd = false & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != E
rule_11716: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_11717: ExGntd = false & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd = Empty
rule_11718: CurCmd = ReqE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_11719: Chan2[NODE_1].Cmd != GntS & CurCmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_11720: CurCmd = ReqE & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_11721: Cache[NODE_1].State != E & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_11722: Chan2[NODE_2].Cmd != GntS & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_11723: Chan2[NODE_1].Cmd != GntS & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_11724: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_11725: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_11726: Chan1[NODE_1].Cmd = Empty & CurCmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_11727: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_11728: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> Chan1[NODE_1].Cmd = Empty
rule_11729: CurCmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_11730: CurCmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_11731: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_1].State = I
rule_11732: Cache[NODE_1].State != E & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_11733: ExGntd = false & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_11734: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_11735: ExGntd = false & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_11736: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> CurCmd = Empty
rule_11737: CurCmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_11738: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_11739: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_11740: CurCmd != ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_11741: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_11742: ExGntd = false & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_11743: ExGntd = false & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_11744: Chan1[NODE_1].Cmd != ReqS & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_11745: CurCmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_11746: Chan1[NODE_1].Cmd = Empty & ExGntd = false -> Cache[NODE_2].State != S
rule_11747: CurCmd = Empty & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_11748: CurCmd = Empty & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_11749: Cache[NODE_1].State != S & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_11750: Chan2[NODE_2].Cmd != GntS & CurCmd = Empty -> Cache[NODE_1].State != S
rule_11751: Cache[NODE_2].State != E & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_11752: ExGntd = false & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
rule_11753: Chan2[NODE_2].Cmd != GntS & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_11754: CurCmd = ReqS & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_11755: Cache[NODE_2].State != E & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_11756: Chan2[NODE_1].Cmd != Inv & CurCmd != Empty -> Cache[NODE_2].State != E
rule_11757: CurCmd = ReqE & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_11758: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_11759: ExGntd = false & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd = Empty
rule_11760: CurCmd = Empty & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_11761: Chan1[NODE_1].Cmd != ReqS & CurCmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_11762: Cache[NODE_1].State != S & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_11763: ExGntd = false & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_11764: ExGntd = false & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_11765: ExGntd = false & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_11766: CurCmd != ReqS & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_11767: CurCmd != ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_11768: CurCmd != ReqE & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_11769: Cache[NODE_2].State != E & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_11770: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_11771: Cache[NODE_2].State != S & ExGntd = true -> Chan2[NODE_1].Cmd != Empty
rule_11772: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_11773: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_11774: ExGntd = false & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_11775: Chan1[NODE_1].Cmd != ReqS & CurCmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_11776: CurCmd = Empty & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_11777: CurCmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_11778: Chan1[NODE_1].Cmd != Empty & CurCmd != Empty -> InvSet[NODE_1] = false
rule_11779: Chan3[NODE_1].Cmd = Empty & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_11780: Chan2[NODE_1].Cmd != GntS & CurCmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_11781: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_11782: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_11783: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_11784: ExGntd = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_11785: Chan1[NODE_1].Cmd = Empty & CurCmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_11786: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_11787: ExGntd = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_11788: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_11789: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_11790: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_11791: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> CurCmd = Empty
rule_11792: CurCmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd = Empty
rule_11793: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> Cache[NODE_2].State = I
rule_11794: Cache[NODE_2].State = I & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_11795: Chan2[NODE_2].Cmd = Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_11796: Chan2[NODE_1].Cmd != Inv & CurCmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_11797: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> Chan1[NODE_1].Cmd != ReqE
rule_11798: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> Chan1[NODE_1].Cmd != ReqS
rule_11799: Chan2[NODE_1].Cmd != Inv & CurCmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_11800: Chan3[NODE_1].Cmd = Empty & CurCmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_11801: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_11802: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> Chan1[NODE_2].Cmd = Empty
rule_11803: Chan1[NODE_2].Cmd != ReqS & CurCmd != Empty -> Cache[NODE_1].State = I
rule_11804: CurCmd = ReqE & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_11805: Chan2[NODE_2].Cmd != Inv & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_11806: Chan2[NODE_1].Cmd != Inv & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_11807: CurCmd = ReqS & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_11808: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_11809: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> Chan1[NODE_2].Cmd = Empty
rule_11810: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqS
rule_11811: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd = Empty
rule_11812: CurCmd = ReqE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_11813: ExGntd = false & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_11814: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_11815: CurCmd = ReqS & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State = I
rule_11816: CurCmd = ReqS & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_11817: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = Empty -> ExGntd = false
rule_11818: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> CurCmd = Empty
rule_11819: CurCmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_11820: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> ExGntd = false
rule_11821: ShrSet[NODE_1] = false & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_11822: Chan1[NODE_1].Cmd = ReqE & CurCmd != Empty -> Cache[NODE_2].State != S
rule_11823: ExGntd = false & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != S
rule_11824: CurCmd = ReqS & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_11825: CurCmd = ReqS & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_11826: Cache[NODE_1].State != E & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_11827: ExGntd = false & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_11828: CurCmd = ReqE & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State = I
rule_11829: CurCmd = ReqE & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_11830: CurCmd != ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_11831: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> ExGntd = false
rule_11832: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_11833: Chan1[NODE_2].Cmd != Empty & CurCmd != Empty -> InvSet[NODE_2] = false
rule_11834: CurCmd = ReqS & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_11835: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_11836: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_11837: CurCmd != ReqS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_11838: CurCmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_11839: Chan1[NODE_1].Cmd != ReqE & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_11840: Cache[NODE_1].State != S & ExGntd = true -> Chan2[NODE_1].Cmd != Empty
rule_11841: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_11842: CurCmd = ReqS & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_11843: Chan2[NODE_1].Cmd != GntS & CurCmd = Empty -> Cache[NODE_2].State != S
rule_11844: Cache[NODE_1].State != E & CurCmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_11845: Chan2[NODE_2].Cmd = Empty & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_11846: CurCmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != S
rule_11847: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_11848: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_11849: ExGntd = false & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_11850: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_11851: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> Chan1[NODE_1].Cmd != ReqS
rule_11852: Cache[NODE_2].State = I & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_11853: Chan2[NODE_2].Cmd != GntE & CurCmd != Empty -> Cache[NODE_2].State = I
rule_11854: CurCmd = ReqS & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_11855: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_11856: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_11857: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> Cache[NODE_1].State != S
rule_11858: Cache[NODE_1].State != S & ExGntd = false -> Chan2[NODE_2].Cmd = Empty
rule_11859: Chan1[NODE_1].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_1].State = I
rule_11860: Chan2[NODE_1].Cmd != GntS & CurCmd = Empty -> Cache[NODE_1].State != S
rule_11861: Cache[NODE_1].State != S & ExGntd = false -> Chan2[NODE_2].Cmd != GntS
rule_11862: Chan2[NODE_2].Cmd != GntS & ExGntd = false -> Cache[NODE_1].State != S
rule_11863: Chan1[NODE_1].Cmd = ReqE & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_11864: Chan2[NODE_2].Cmd != Inv & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_11865: ExGntd = false & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_11866: Chan1[NODE_1].Cmd = ReqS & CurCmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_11867: Chan1[NODE_1].Cmd = Empty & CurCmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_11868: Cache[NODE_1].State = I & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_11869: Chan2[NODE_2].Cmd != GntE & CurCmd != Empty -> Cache[NODE_1].State = I
rule_11870: CurCmd != ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_11871: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_11872: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_11873: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_11874: CurCmd != ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_11875: ExGntd = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_11876: ExGntd = false & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_11877: ExGntd = false & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_11878: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> ExGntd = false
rule_11879: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_11880: CurCmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State = I
rule_11881: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_11882: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> Chan1[NODE_2].Cmd != ReqS
rule_11883: ExGntd = true & Chan3[NODE_2].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_11884: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_11885: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> Chan1[NODE_1].Cmd != ReqS
rule_11886: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_11887: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_11888: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_11889: CurCmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_11890: Chan1[NODE_2].Cmd != ReqS & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_11891: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> Chan1[NODE_1].Cmd != ReqE
rule_11892: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_11893: CurCmd = ReqS & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_11894: CurCmd != ReqE & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_11895: Chan1[NODE_2].Cmd != ReqS & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_11896: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != S
rule_11897: CurCmd = ReqE & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_11898: CurCmd = Empty & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != S
rule_11899: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_11900: Cache[NODE_2].State != S & ExGntd = true -> Chan2[NODE_1].Cmd != Empty
rule_11901: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_11902: ExGntd = false & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != S
rule_11903: CurCmd = ReqS & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_11904: Cache[NODE_1].State != E & ExGntd = true -> Chan2[NODE_1].Cmd != Empty
rule_11905: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State != E
rule_11906: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Chan1[NODE_2].Cmd != ReqE
rule_11907: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_11908: Chan1[NODE_1].Cmd != Empty & CurCmd != Empty -> InvSet[NODE_1] = false
rule_11909: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_11910: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> Chan1[NODE_1].Cmd != ReqE
rule_11911: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_11912: CurCmd = ReqE & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_11913: CurCmd = ReqE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_11914: Chan2[NODE_2].Cmd = Empty & CurCmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_11915: CurCmd = ReqE & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_11916: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> CurCmd = Empty
rule_11917: CurCmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_11918: Chan1[NODE_1].Cmd = Empty & CurCmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_11919: Chan2[NODE_2].Cmd != GntS & CurCmd = Empty -> Cache[NODE_2].State != E
rule_11920: Cache[NODE_2].State != E & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_11921: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> CurCmd = Empty
rule_11922: Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> Cache[NODE_1].State = I
rule_11923: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> Chan1[NODE_1].Cmd != ReqE
rule_11924: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_11925: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_11926: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> Chan1[NODE_1].Cmd != ReqS
rule_11927: ExGntd = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_11928: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_11929: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_11930: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> ExGntd = false
rule_11931: ExGntd = false & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqE
rule_11932: ExGntd = false & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_11933: ExGntd = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_11934: Chan1[NODE_1].Cmd != ReqS & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_11935: Chan1[NODE_1].Cmd = Empty & CurCmd != Empty -> Cache[NODE_2].State = I
rule_11936: Chan1[NODE_1].Cmd != ReqS & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_11937: ExGntd = false & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = false
rule_11938: ExGntd = false & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_11939: ExGntd = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_11940: Chan1[NODE_1].Cmd = Empty & CurCmd != ReqS -> Cache[NODE_2].State != E
rule_11941: Chan1[NODE_2].Cmd != ReqS & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_11942: Chan1[NODE_1].Cmd = Empty & CurCmd != Empty -> Cache[NODE_1].State = I
rule_11943: CurCmd != ReqS & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_11944: Cache[NODE_1].State != E & ExGntd = false -> Chan2[NODE_2].Cmd != GntS
rule_11945: Chan2[NODE_2].Cmd != GntS & ExGntd = false -> Cache[NODE_1].State != E
rule_11946: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_11947: Cache[NODE_1].State = I & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_11948: Chan3[NODE_2].Cmd = Empty & CurCmd != Empty -> Cache[NODE_1].State = I
rule_11949: Chan2[NODE_2].Cmd = Empty & CurCmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_11950: Chan3[NODE_1].Cmd = Empty & CurCmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_11951: Chan1[NODE_1].Cmd = Empty & CurCmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_11952: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> Cache[NODE_2].State = I
rule_11953: Cache[NODE_2].State = I & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_11954: Chan1[NODE_1].Cmd != ReqE & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_11955: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_11956: ExGntd = false & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_11957: CurCmd = ReqE & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != S
rule_11958: Cache[NODE_1].State != S & CurCmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_11959: Chan2[NODE_2].Cmd != GntS & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_11960: Chan3[NODE_1].Cmd = Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_11961: Chan1[NODE_1].Cmd != ReqS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_11962: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_11963: ExGntd = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State = I
rule_11964: ExGntd = false & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_11965: Chan1[NODE_1].Cmd != ReqS & CurCmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_11966: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_11967: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_11968: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_11969: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> CurCmd = Empty
rule_11970: Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_11971: CurCmd != ReqS & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_11972: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_11973: CurCmd != ReqE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_11974: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_11975: Cache[NODE_1].State = I & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_11976: Chan3[NODE_2].Cmd != InvAck & CurCmd != ReqE -> Cache[NODE_1].State = I
rule_11977: CurCmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_11978: CurCmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_11979: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> Cache[NODE_2].State != S
rule_11980: Cache[NODE_2].State != S & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_11981: CurCmd != ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_11982: Cache[NODE_1].State != E & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_11983: Chan3[NODE_1].Cmd = Empty & CurCmd != Empty -> Cache[NODE_1].State != E
rule_11984: CurCmd != ReqE & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_11985: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> Chan2[NODE_2].Cmd = Empty
rule_11986: Chan1[NODE_1].Cmd = Empty & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_11987: ExGntd = false & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_11988: ExGntd = false & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_11989: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> Cache[NODE_1].State != S
rule_11990: Cache[NODE_1].State != S & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_11991: CurCmd = ReqE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_11992: Chan1[NODE_1].Cmd = Empty & CurCmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_11993: ExGntd = false & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_11994: ExGntd = false & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_11995: CurCmd = ReqE & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_11996: Chan1[NODE_1].Cmd != ReqE & CurCmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_11997: ExGntd = false & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_11998: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_11999: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_12000: ExGntd = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_12001: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_12002: Chan1[NODE_1].Cmd = ReqE & CurCmd != Empty -> Chan1[NODE_2].Cmd = Empty
rule_12003: Chan1[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_12004: Chan2[NODE_2].Cmd != GntS & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_12005: ExGntd = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_12006: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_12007: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_12008: CurCmd != ReqE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_12009: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12010: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12011: Chan2[NODE_2].Cmd != GntS & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_12012: CurCmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_12013: CurCmd != ReqE & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_12014: Chan2[NODE_2].Cmd != GntS & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_12015: ExGntd = false & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_12016: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_2].State != S
rule_12017: CurCmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_1].Cmd = Empty
rule_12018: CurCmd = ReqS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_12019: Chan1[NODE_1].Cmd = Empty & CurCmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_12020: Chan1[NODE_2].Cmd != ReqS & CurCmd != Empty -> Cache[NODE_1].State != S
rule_12021: Chan2[NODE_2].Cmd = Empty & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_12022: CurCmd != ReqE & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_12023: Cache[NODE_1].State != E & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_12024: Chan2[NODE_2].Cmd != GntS & CurCmd != Empty -> Cache[NODE_1].State != E
rule_12025: Chan1[NODE_1].Cmd != ReqS & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_12026: ExGntd = false & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_12027: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_12028: Chan1[NODE_2].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_12029: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd = GntS
rule_12030: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_12031: ExGntd = false & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_12032: ExGntd = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_12033: Chan3[NODE_2].Cmd != InvAck & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_12034: ShrSet[NODE_1] = false & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_12035: Chan1[NODE_1].Cmd != Empty & CurCmd != Empty -> Cache[NODE_2].State = I
rule_12036: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_12037: ExGntd = false & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_12038: Chan1[NODE_1].Cmd != ReqE & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_12039: CurCmd != ReqS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_12040: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_12041: Chan2[NODE_2].Cmd != Inv & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_12042: Chan1[NODE_1].Cmd = ReqS & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_12043: CurCmd = ReqS & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_12044: Chan2[NODE_2].Cmd != Inv & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_12045: Chan2[NODE_1].Cmd != GntS & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_12046: ExGntd = false & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_12047: CurCmd != ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_12048: CurCmd = ReqE & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != S
rule_12049: CurCmd = ReqE & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_12050: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Chan2[NODE_1].Cmd != Empty
rule_12051: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan1[NODE_2].Cmd != ReqS
rule_12052: Chan2[NODE_2].Cmd != GntE & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_12053: Chan2[NODE_2].Cmd != GntS & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_12054: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_12055: ExGntd = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_12056: CurCmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_12057: CurCmd != ReqS & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_12058: Chan2[NODE_2].Cmd = Empty & CurCmd != Empty -> Cache[NODE_2].State != S
rule_12059: Cache[NODE_2].State != S & CurCmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_12060: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != Empty -> CurCmd != ReqE
rule_12061: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_12062: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != Empty -> CurCmd != ReqS
rule_12063: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_12064: Chan1[NODE_1].Cmd = Empty & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_12065: CurCmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_12066: CurCmd != ReqE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_12067: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_12068: CurCmd = ReqS & Chan1[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqS
rule_12069: Chan1[NODE_1].Cmd != ReqS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_12070: Chan3[NODE_1].Cmd != InvAck & CurCmd != Empty -> InvSet[NODE_2] = false
rule_12071: InvSet[NODE_2] = false & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_12072: CurCmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_12073: CurCmd = ReqE & Chan1[NODE_2].Cmd != Empty -> Chan1[NODE_1].Cmd = Empty
rule_12074: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> Chan2[NODE_2].Cmd != GntS
rule_12075: Chan1[NODE_1].Cmd = ReqS & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_12076: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_12077: ExGntd = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_12078: Chan3[NODE_2].Cmd = Empty & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_12079: Chan2[NODE_1].Cmd != Inv & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_12080: Chan2[NODE_2].Cmd = Empty & CurCmd != Empty -> Cache[NODE_2].State != E
rule_12081: Cache[NODE_2].State != E & CurCmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_12082: CurCmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != S
rule_12083: CurCmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_12084: CurCmd != ReqS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_12085: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_12086: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> ExGntd = false
rule_12087: Chan1[NODE_2].Cmd != ReqS & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_12088: Chan1[NODE_1].Cmd = Empty & ExGntd = false -> Chan1[NODE_1].Cmd != ReqE
rule_12089: CurCmd != ReqE & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_12090: ExGntd = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_12091: ExGntd = false & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_12092: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> Chan2[NODE_1].Cmd != Empty
rule_12093: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_12094: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_12095: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> CurCmd != ReqE
rule_12096: CurCmd != ReqS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_12097: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_12098: ExGntd = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_12099: CurCmd != ReqS & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_12100: Chan2[NODE_1].Cmd != GntE & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_12101: CurCmd = Empty & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_12102: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_12103: ExGntd = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_12104: CurCmd != ReqS & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_12105: Chan1[NODE_1].Cmd != ReqE & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_12106: Chan1[NODE_1].Cmd != ReqS & CurCmd != Empty -> Cache[NODE_2].State != S
rule_12107: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_12108: Chan1[NODE_1].Cmd = Empty & CurCmd != Empty -> Cache[NODE_1].State != E
rule_12109: CurCmd = ReqE & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != S
rule_12110: Cache[NODE_1].State != S & CurCmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_12111: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_12112: ExGntd = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_12113: CurCmd != ReqS & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State = I
rule_12114: Cache[NODE_2].State = I & CurCmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_12115: Chan1[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_12116: CurCmd != ReqE & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_12117: Chan1[NODE_2].Cmd = Empty & CurCmd != Empty -> Cache[NODE_1].State != E
rule_12118: CurCmd = ReqE & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_12119: Cache[NODE_2].State != E & CurCmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_12120: Cache[NODE_1].State != E & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_12121: Chan3[NODE_2].Cmd = Empty & CurCmd != Empty -> Cache[NODE_1].State != E
rule_12122: CurCmd != ReqS & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_12123: Cache[NODE_2].State != E & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_12124: Chan3[NODE_1].Cmd = Empty & CurCmd != Empty -> Cache[NODE_2].State != E
rule_12125: ExGntd = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_12126: Chan1[NODE_1].Cmd = ReqS & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_12127: CurCmd = ReqS & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_12128: Cache[NODE_1].State != E & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_12129: CurCmd = ReqS & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != S
rule_12130: CurCmd = ReqS & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_12131: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> Cache[NODE_1].State != S
rule_12132: Cache[NODE_1].State != S & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_12133: ExGntd = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_12134: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_12135: Chan2[NODE_1].Cmd != GntS & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_12136: CurCmd = ReqS & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_12137: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_12138: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = Empty -> ExGntd = false
rule_12139: ExGntd = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_12140: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_12141: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_12142: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_12143: CurCmd = ReqS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_12144: InvSet[NODE_1] = false & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_12145: Chan3[NODE_1].Cmd != InvAck & CurCmd != Empty -> InvSet[NODE_1] = false
rule_12146: Chan2[NODE_2].Cmd != GntS & CurCmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_12147: CurCmd != ReqS & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_12148: CurCmd = ReqS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_12149: CurCmd = ReqS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_12150: CurCmd = ReqS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_12151: CurCmd = ReqE & Chan1[NODE_2].Cmd != Empty -> Chan1[NODE_1].Cmd != ReqS
rule_12152: CurCmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_12153: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_12154: ExGntd = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_12155: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> ExGntd = false
rule_12156: Chan2[NODE_2].Cmd != GntS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_12157: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_12158: ExGntd = false & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_12159: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_12160: CurCmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_12161: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_12162: CurCmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_12163: ExGntd = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_12164: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12165: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12166: CurCmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_12167: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != Empty -> CurCmd = Empty
rule_12168: Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> Cache[NODE_1].State != E
rule_12169: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> Chan2[NODE_1].Cmd != Empty
rule_12170: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan1[NODE_1].Cmd != ReqS
rule_12171: Chan1[NODE_1].Cmd = Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_12172: CurCmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_12173: Chan3[NODE_1].Cmd != InvAck & CurCmd != ReqS -> Cache[NODE_2].State = I
rule_12174: Cache[NODE_2].State = I & CurCmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_12175: Cache[NODE_1].State != E & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_12176: Chan2[NODE_1].Cmd != GntS & CurCmd != Empty -> Cache[NODE_1].State != E
rule_12177: CurCmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_12178: Chan3[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_12179: Chan1[NODE_1].Cmd != ReqS & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_12180: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_12181: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_12182: CurCmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_12183: Chan1[NODE_1].Cmd = ReqS & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_12184: CurCmd != ReqE & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_12185: Chan1[NODE_1].Cmd = ReqE & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_12186: ExGntd = false & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_12187: CurCmd = ReqE & Chan1[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqE
rule_12188: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> Chan2[NODE_2].Cmd = Empty
rule_12189: Chan1[NODE_1].Cmd = Empty & CurCmd != ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_12190: ExGntd = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_12191: ExGntd = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_12192: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_12193: ExGntd = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_12194: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd != ReqE -> ExGntd = false
rule_12195: Chan2[NODE_2].Cmd != GntS & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_12196: Chan3[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_12197: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_12198: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_12199: Chan3[NODE_2].Cmd != InvAck & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_12200: ShrSet[NODE_2] = false & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_12201: ExGntd = false & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_12202: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_12203: ExGntd = false & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntE
rule_12204: Chan1[NODE_1].Cmd = ReqE & CurCmd != Empty -> Chan1[NODE_1].Cmd != ReqS
rule_12205: Chan1[NODE_1].Cmd != Empty & CurCmd != Empty -> Cache[NODE_1].State = I
rule_12206: Chan2[NODE_2].Cmd = Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_12207: Chan2[NODE_2].Cmd != GntE & CurCmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_12208: Chan3[NODE_1].Cmd != InvAck & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_12209: ShrSet[NODE_1] = false & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_12210: Chan1[NODE_1].Cmd != ReqE & CurCmd != Empty -> Cache[NODE_1].State != E
rule_12211: Chan1[NODE_2].Cmd = ReqS & CurCmd != Empty -> Chan1[NODE_1].Cmd != ReqE
rule_12212: Chan2[NODE_1].Cmd = Empty & CurCmd != Empty -> Cache[NODE_2].State != S
rule_12213: Cache[NODE_2].State != S & CurCmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_12214: CurCmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_12215: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_12216: CurCmd != ReqE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_12217: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_12218: ExGntd = false & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_12219: Chan1[NODE_1].Cmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_12220: ExGntd = true & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Empty
rule_12221: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_12222: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_12223: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_12224: Chan1[NODE_1].Cmd = ReqS & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_12225: Chan1[NODE_2].Cmd != ReqS & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_12226: CurCmd != ReqE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_12227: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_12228: ExGntd = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_12229: ExGntd = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_12230: ExGntd = false & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_12231: CurCmd = ReqS & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_12232: Cache[NODE_2].State != E & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_12233: ExGntd = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_12234: ExGntd = false & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_12235: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_12236: Chan3[NODE_1].Cmd != InvAck & CurCmd != ReqE -> Cache[NODE_2].State = I
rule_12237: Cache[NODE_2].State = I & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_12238: Chan1[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_12239: CurCmd = ReqS & Chan1[NODE_2].Cmd != Empty -> Chan1[NODE_1].Cmd = Empty
rule_12240: Cache[NODE_1].State != E & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_12241: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> Cache[NODE_1].State != E
rule_12242: Chan2[NODE_2].Cmd != Inv & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_12243: Chan2[NODE_2].Cmd != GntE & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_12244: CurCmd != ReqE & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_12245: Chan1[NODE_1].Cmd != ReqS & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_12246: CurCmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_12247: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Empty
rule_12248: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan1[NODE_2].Cmd = Empty
rule_12249: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_12250: Chan3[NODE_1].Cmd != InvAck & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_12251: ShrSet[NODE_2] = false & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_12252: ExGntd = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_12253: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_12254: Cache[NODE_1].State != E & CurCmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_12255: Chan2[NODE_2].Cmd = Empty & CurCmd != Empty -> Cache[NODE_1].State != E
rule_12256: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != Empty
rule_12257: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan1[NODE_1].Cmd = Empty
rule_12258: Chan2[NODE_1].Cmd != GntS & CurCmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_12259: CurCmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_12260: Chan1[NODE_1].Cmd != ReqE & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_12261: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> Chan2[NODE_1].Cmd != Empty
rule_12262: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan1[NODE_1].Cmd != ReqS
rule_12263: ExGntd = false & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_12264: CurCmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_12265: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_12266: Cache[NODE_1].State != E & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_12267: CurCmd = ReqS & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_12268: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> CurCmd != ReqE
rule_12269: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_12270: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != Empty -> CurCmd != ReqE
rule_12271: CurCmd != ReqE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_12272: ExGntd = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_12273: ExGntd = false & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_12274: ExGntd = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_12275: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = Empty -> ExGntd = false
rule_12276: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_12277: ExGntd = false & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_12278: CurCmd = Empty & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_12279: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Chan2[NODE_1].Cmd != Empty
rule_12280: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan1[NODE_2].Cmd != ReqS
rule_12281: Chan1[NODE_2].Cmd != ReqS & CurCmd != Empty -> Cache[NODE_2].State != S
rule_12282: Chan1[NODE_2].Cmd = Empty & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_12283: CurCmd != ReqE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_12284: CurCmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_12285: CurCmd = Empty & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_12286: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_12287: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_12288: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan1[NODE_1].Cmd != ReqE
rule_12289: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_12290: Chan1[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_12291: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_12292: ExGntd = false & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_12293: Chan2[NODE_2].Cmd != GntS & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_12294: ExGntd = false & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_12295: ExGntd = false & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_12296: CurCmd = ReqS & Chan1[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqE
rule_12297: ExGntd = false & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_12298: CurCmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_12299: ExGntd = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_12300: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_12301: Chan3[NODE_1].Cmd != InvAck & CurCmd != ReqE -> Cache[NODE_1].State = I
rule_12302: Cache[NODE_1].State = I & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_12303: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> CurCmd = Empty
rule_12304: ExGntd = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_12305: ExGntd = false & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_12306: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_12307: Chan2[NODE_2].Cmd != GntS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_12308: ExGntd = false & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_12309: Chan3[NODE_2].Cmd != InvAck & CurCmd != ReqE -> Cache[NODE_2].State = I
rule_12310: Cache[NODE_2].State = I & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_12311: Chan2[NODE_1].Cmd != GntS & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_12312: ExGntd = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_12313: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_12314: ExGntd = false & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_12315: ExGntd = false & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_12316: CurCmd != ReqS & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_12317: Chan2[NODE_2].Cmd != GntE & CurCmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_12318: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_12319: Chan2[NODE_2].Cmd != Inv & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_12320: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_12321: Chan2[NODE_2].Cmd = Empty & CurCmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_12322: CurCmd != ReqS & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_12323: CurCmd = ReqE & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_12324: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_12325: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_12326: ExGntd = false & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_12327: ExGntd = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State = I
rule_12328: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_12329: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_12330: Chan1[NODE_1].Cmd = Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_12331: CurCmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_12332: Chan1[NODE_2].Cmd = ReqS & CurCmd != Empty -> Chan1[NODE_1].Cmd != ReqS
rule_12333: InvSet[NODE_1] = false & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_12334: Chan3[NODE_2].Cmd != InvAck & CurCmd != Empty -> InvSet[NODE_1] = false
rule_12335: CurCmd != ReqS & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_12336: CurCmd = ReqS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_12337: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_12338: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_12339: CurCmd = Empty & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_12340: Chan1[NODE_1].Cmd = Empty & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_12341: ExGntd = true & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Empty
rule_12342: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_12343: Cache[NODE_1].State != E & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_12344: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> Cache[NODE_1].State != E
rule_12345: Chan1[NODE_1].Cmd = ReqS & CurCmd != Empty -> Chan1[NODE_2].Cmd != ReqS
rule_12346: CurCmd != ReqS & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_12347: ExGntd = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_12348: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> Chan2[NODE_1].Cmd != Empty
rule_12349: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_12350: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_12351: Chan1[NODE_1].Cmd != ReqE & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_12352: Chan2[NODE_1].Cmd = Empty & CurCmd != Empty -> Cache[NODE_1].State != S
rule_12353: Cache[NODE_1].State != S & CurCmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_12354: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> Cache[NODE_2].State != E
rule_12355: Cache[NODE_2].State != E & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_12356: Chan1[NODE_1].Cmd = Empty & CurCmd != ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_12357: CurCmd != ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_12358: Cache[NODE_1].State != S & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_12359: Chan3[NODE_2].Cmd = Empty & CurCmd != Empty -> Cache[NODE_1].State != S
rule_12360: CurCmd = ReqS & Chan1[NODE_2].Cmd != Empty -> Chan1[NODE_1].Cmd != ReqS
rule_12361: CurCmd != ReqE & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_12362: CurCmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_12363: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> Chan2[NODE_1].Cmd = GntE
rule_12364: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_12365: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_12366: ExGntd = false & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_12367: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_12368: CurCmd = ReqE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_12369: Chan2[NODE_1].Cmd != Inv & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_12370: Chan2[NODE_2].Cmd != GntE & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_12371: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> CurCmd != ReqS
rule_12372: Cache[NODE_1].State != E & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_12373: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> Cache[NODE_1].State != E
rule_12374: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12375: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12376: Chan2[NODE_1].Cmd != GntS & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_12377: Chan2[NODE_2].Cmd != Inv & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_12378: Chan2[NODE_1].Cmd != GntE & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_12379: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != Empty -> CurCmd != ReqS
rule_12380: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqS -> Cache[NODE_1].State != S
rule_12381: Chan2[NODE_2].Cmd != GntS & CurCmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_12382: Chan2[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_12383: CurCmd = ReqS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_12384: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_12385: Chan2[NODE_2].Cmd != Inv & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_12386: CurCmd != ReqS & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_12387: Chan1[NODE_1].Cmd = ReqS & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_12388: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> CurCmd != ReqE
rule_12389: Chan1[NODE_1].Cmd = Empty & ExGntd = false -> Chan1[NODE_1].Cmd != ReqE
rule_12390: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_12391: ExGntd = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_12392: CurCmd != ReqS & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_12393: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_12394: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_12395: Chan1[NODE_2].Cmd != ReqS & CurCmd != Empty -> Cache[NODE_2].State != E
rule_12396: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_12397: ExGntd = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_12398: CurCmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_12399: CurCmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_12400: Chan1[NODE_2].Cmd = Empty & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_12401: Chan2[NODE_2].Cmd != GntS & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_12402: Chan2[NODE_2].Cmd != GntE & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_12403: Chan1[NODE_1].Cmd = ReqS & CurCmd != Empty -> Chan1[NODE_2].Cmd != ReqE
rule_12404: Chan2[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_12405: Chan3[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_12406: Chan2[NODE_2].Cmd != GntS & ExGntd = false -> Chan2[NODE_2].Cmd = Empty
rule_12407: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntS
rule_12408: Chan1[NODE_2].Cmd != Empty & CurCmd != Empty -> Cache[NODE_2].State = I
rule_12409: Chan1[NODE_1].Cmd = ReqE & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_12410: CurCmd = Empty & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_12411: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_12412: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> Chan2[NODE_1].Cmd = GntE
rule_12413: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_12414: Cache[NODE_2].State != S & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_12415: Chan2[NODE_1].Cmd != GntS & CurCmd != Empty -> Cache[NODE_2].State != S
rule_12416: Chan1[NODE_1].Cmd != ReqS & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_12417: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqE
rule_12418: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_12419: Chan2[NODE_1].Cmd = Empty & CurCmd != Empty -> Cache[NODE_1].State != E
rule_12420: Cache[NODE_1].State != E & CurCmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_12421: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> ExGntd = false
rule_12422: ExGntd = false & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_12423: ExGntd = false & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_12424: CurCmd != ReqE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_12425: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntS
rule_12426: Chan2[NODE_2].Cmd != GntS & ExGntd = false -> Chan2[NODE_2].Cmd = Empty
rule_12427: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_12428: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_12429: ExGntd = false & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_12430: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_12431: Chan1[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_12432: CurCmd != ReqE & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_12433: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> CurCmd != ReqE
rule_12434: Chan1[NODE_2].Cmd = ReqS & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_12435: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_12436: Chan1[NODE_1].Cmd = Empty & ExGntd = false -> Chan1[NODE_1].Cmd != ReqS
rule_12437: Cache[NODE_2].State != S & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_12438: Chan2[NODE_1].Cmd != GntE & CurCmd != Empty -> Cache[NODE_2].State != S
rule_12439: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_12440: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_12441: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> CurCmd != ReqS
rule_12442: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd != ReqE -> CurCmd != Empty
rule_12443: Chan1[NODE_1].Cmd = ReqE & CurCmd != Empty -> Chan1[NODE_2].Cmd != ReqE
rule_12444: CurCmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_12445: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_12446: ExGntd = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_12447: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != Empty
rule_12448: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_12449: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_12450: CurCmd = ReqS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_12451: Chan1[NODE_1].Cmd = Empty & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_12452: CurCmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_12453: ExGntd = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State = I
rule_12454: ExGntd = false & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_12455: ExGntd = false & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_12456: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_12457: CurCmd != ReqS & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_12458: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_12459: Chan1[NODE_1].Cmd = Empty & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_12460: CurCmd != ReqE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_12461: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> ExGntd = false
rule_12462: ExGntd = false & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_12463: CurCmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_12464: Cache[NODE_1].State != S & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_12465: Chan2[NODE_1].Cmd != GntS & CurCmd != Empty -> Cache[NODE_1].State != S
rule_12466: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_12467: Chan1[NODE_1].Cmd = ReqS & CurCmd != Empty -> Chan1[NODE_1].Cmd != ReqE
rule_12468: Chan2[NODE_2].Cmd != GntS & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_12469: CurCmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_12470: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqS
rule_12471: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_12472: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_12473: Chan2[NODE_2].Cmd != GntE & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_12474: Chan3[NODE_1].Cmd = Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_12475: Chan1[NODE_1].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_12476: Chan2[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_12477: CurCmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_12478: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_12479: CurCmd != ReqS & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_12480: CurCmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_12481: Chan1[NODE_1].Cmd != ReqS & CurCmd != Empty -> Cache[NODE_1].State != E
rule_12482: Chan2[NODE_2].Cmd != Inv & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_12483: Chan2[NODE_2].Cmd != GntS & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_12484: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_12485: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_12486: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_12487: ExGntd = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_12488: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> Cache[NODE_2].State != E
rule_12489: Cache[NODE_2].State != E & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_12490: Chan2[NODE_2].Cmd != GntS & CurCmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_12491: Chan3[NODE_1].Cmd = Empty & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_12492: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> Cache[NODE_2].State != E
rule_12493: Cache[NODE_2].State != E & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_12494: ExGntd = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_12495: ExGntd = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_12496: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_12497: Chan2[NODE_2].Cmd != Inv & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_12498: Chan1[NODE_1].Cmd != ReqS & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_12499: Chan1[NODE_1].Cmd = Empty & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_12500: CurCmd != ReqS & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_12501: ExGntd = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State = I
rule_12502: ExGntd = false & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_12503: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != Empty
rule_12504: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan1[NODE_1].Cmd = Empty
rule_12505: Chan1[NODE_1].Cmd = Empty & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_12506: CurCmd = ReqS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_12507: Chan2[NODE_2].Cmd != Inv & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_12508: CurCmd = ReqE & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_12509: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != Empty -> CurCmd = Empty
rule_12510: Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> Cache[NODE_1].State != S
rule_12511: ExGntd = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_12512: CurCmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_12513: Chan2[NODE_2].Cmd != GntS & CurCmd != Empty -> Cache[NODE_2].State != E
rule_12514: Cache[NODE_2].State != E & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_12515: CurCmd != ReqS & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_12516: Chan3[NODE_1].Cmd = Empty & CurCmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_12517: Chan1[NODE_2].Cmd != ReqS & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_12518: Chan1[NODE_1].Cmd != ReqE & CurCmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_12519: Chan1[NODE_1].Cmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntS
rule_12520: CurCmd != ReqE & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_12521: Chan3[NODE_1].Cmd = Empty & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_12522: CurCmd != ReqS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_12523: Chan3[NODE_1].Cmd != InvAck & CurCmd != ReqS -> Cache[NODE_1].State = I
rule_12524: CurCmd != ReqS & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_12525: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_12526: Chan2[NODE_2].Cmd != Inv & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_12527: Chan3[NODE_1].Cmd = Empty & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_12528: Cache[NODE_1].State != E & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_12529: Chan2[NODE_1].Cmd != GntE & CurCmd != Empty -> Cache[NODE_1].State != E
rule_12530: Chan3[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_12531: CurCmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_12532: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd != ReqE -> ExGntd = false
rule_12533: ExGntd = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_12534: ExGntd = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State = I
rule_12535: ExGntd = false & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_12536: CurCmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_12537: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_12538: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_12539: CurCmd = ReqS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_12540: Chan2[NODE_1].Cmd != Inv & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_12541: ExGntd = false & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_12542: ExGntd = false & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_12543: ExGntd = false & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_12544: CurCmd = ReqS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_12545: ExGntd = false & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_12546: CurCmd = ReqE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_12547: CurCmd != ReqS & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_12548: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_12549: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> Chan2[NODE_1].Cmd != Empty
rule_12550: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_12551: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != Empty -> ExGntd = true
rule_12552: CurCmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_12553: ExGntd = false & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_12554: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_12555: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_12556: Chan2[NODE_1].Cmd != Inv & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_12557: Chan3[NODE_1].Cmd = Empty & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_12558: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_12559: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_12560: CurCmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_12561: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> CurCmd != ReqS
rule_12562: Chan1[NODE_2].Cmd = ReqS & CurCmd != Empty -> Chan1[NODE_2].Cmd != ReqE
rule_12563: CurCmd = ReqE & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_12564: Chan1[NODE_2].Cmd = Empty & CurCmd != Empty -> Cache[NODE_1].State != S
rule_12565: CurCmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_12566: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> Cache[NODE_2].State != S
rule_12567: Cache[NODE_2].State != S & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_12568: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> CurCmd != ReqS
rule_12569: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_12570: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Empty
rule_12571: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan1[NODE_2].Cmd = Empty
rule_12572: Chan2[NODE_2].Cmd != GntS & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_12573: CurCmd != ReqE & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_12574: Chan3[NODE_1].Cmd != InvAck & CurCmd != Empty -> InvSet[NODE_2] = false
rule_12575: InvSet[NODE_2] = false & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_12576: Chan1[NODE_1].Cmd = Empty & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_12577: Chan1[NODE_1].Cmd = ReqE & CurCmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_12578: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> CurCmd = Empty
rule_12579: CurCmd = ReqE & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_12580: Chan2[NODE_2].Cmd != Inv & CurCmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_12581: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> CurCmd = Empty
rule_12582: CurCmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_12583: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> CurCmd != ReqS
rule_12584: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqS -> Cache[NODE_2].State != S
rule_12585: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_12586: ExGntd = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_12587: CurCmd != ReqS & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_12588: ExGntd = false & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_12589: CurCmd != ReqS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_12590: Chan1[NODE_1].Cmd != ReqS & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_12591: Chan1[NODE_1].Cmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_12592: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_12593: Chan2[NODE_2].Cmd != GntS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_12594: ExGntd = false & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_12595: CurCmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_12596: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_12597: CurCmd != ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_12598: Chan1[NODE_1].Cmd != ReqE & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_12599: Chan1[NODE_2].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_12600: Chan1[NODE_1].Cmd != ReqS & CurCmd != Empty -> Cache[NODE_2].State != E
rule_12601: CurCmd = ReqE & Chan1[NODE_2].Cmd != Empty -> Chan1[NODE_1].Cmd != ReqE
rule_12602: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != Empty
rule_12603: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_12604: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> Cache[NODE_2].State != S
rule_12605: Cache[NODE_2].State != S & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_12606: ExGntd = false & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_12607: CurCmd != ReqE & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_12608: Chan1[NODE_1].Cmd = ReqS & CurCmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_12609: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> Chan2[NODE_1].Cmd != Empty
rule_12610: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan1[NODE_1].Cmd != ReqE
rule_12611: Chan1[NODE_1].Cmd = Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_12612: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_1].State != S
rule_12613: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_12614: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_12615: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> CurCmd != ReqS
rule_12616: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_12617: ExGntd = false & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_12618: Chan1[NODE_2].Cmd != ReqS & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_12619: Chan2[NODE_1].Cmd != GntS & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_12620: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_12621: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_12622: ExGntd = false & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_12623: Cache[NODE_1].State != E & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_12624: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> Cache[NODE_1].State != E
rule_12625: CurCmd = ReqS & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_12626: Cache[NODE_2].State != E & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_12627: Chan3[NODE_1].Cmd != InvAck & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_12628: ShrSet[NODE_1] = false & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_12629: CurCmd = ReqS & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != S
rule_12630: CurCmd = ReqS & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_12631: CurCmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State = I
rule_12632: CurCmd = Empty & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_12633: Chan1[NODE_1].Cmd = Empty & CurCmd != Empty -> Cache[NODE_2].State != E
rule_12634: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_12635: ExGntd = false & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_12636: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> Chan2[NODE_1].Cmd != Empty
rule_12637: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan1[NODE_1].Cmd != ReqE
rule_12638: ExGntd = false & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_12639: CurCmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_12640: Cache[NODE_1].State != E & CurCmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_12641: CurCmd = ReqE & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_12642: Chan3[NODE_1].Cmd = Empty & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_12643: Chan2[NODE_2].Cmd != GntE & CurCmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_12644: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> Chan2[NODE_1].Cmd != Empty
rule_12645: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_12646: Chan1[NODE_2].Cmd = ReqS & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_12647: Chan1[NODE_2].Cmd = ReqS & CurCmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_12648: Chan1[NODE_1].Cmd != ReqS & CurCmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_12649: CurCmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_12650: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_12651: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_12652: ExGntd = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_12653: CurCmd = ReqE & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_12654: ExGntd = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_12655: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_12656: CurCmd != ReqS & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_12657: Cache[NODE_2].State != S & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_12658: Chan2[NODE_2].Cmd != GntE & CurCmd != Empty -> Cache[NODE_2].State != S
rule_12659: Chan1[NODE_1].Cmd != ReqS & ExGntd = false -> Chan2[NODE_2].Cmd != GntS
rule_12660: ExGntd = false & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_12661: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_1].State != S
rule_12662: CurCmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_12663: CurCmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_12664: ExGntd = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_12665: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_12666: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> Chan2[NODE_1].Cmd = Empty
rule_12667: Chan2[NODE_2].Cmd = Empty & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_12668: Chan3[NODE_1].Cmd = Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_12669: Chan2[NODE_1].Cmd = Empty & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_12670: Chan2[NODE_2].Cmd != Inv & CurCmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_12671: InvSet[NODE_2] = false & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_12672: Chan3[NODE_2].Cmd != InvAck & CurCmd != Empty -> InvSet[NODE_2] = false
rule_12673: Chan2[NODE_2].Cmd = Empty & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_12674: Chan2[NODE_2].Cmd != GntE & CurCmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_12675: ExGntd = false & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_12676: Chan1[NODE_2].Cmd = ReqS & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_12677: Chan2[NODE_1].Cmd != GntE & CurCmd != Empty -> Cache[NODE_2].State != E
rule_12678: Cache[NODE_2].State != E & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_12679: Chan2[NODE_1].Cmd != GntS & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_12680: Chan1[NODE_1].Cmd = Empty & ExGntd = false -> Chan1[NODE_1].Cmd != ReqS
rule_12681: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_12682: ExGntd = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_12683: Chan1[NODE_1].Cmd = Empty & CurCmd != Empty -> Cache[NODE_1].State != S
rule_12684: CurCmd != ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_12685: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> Cache[NODE_2].State != S
rule_12686: Cache[NODE_2].State != S & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_12687: Chan1[NODE_2].Cmd = ReqS & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_12688: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_12689: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqS
rule_12690: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_12691: Chan2[NODE_2].Cmd != GntS & CurCmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_12692: Chan2[NODE_2].Cmd = Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_12693: Chan1[NODE_1].Cmd = ReqS & CurCmd != ReqE -> Chan1[NODE_1].Cmd != Empty
rule_12694: Chan1[NODE_1].Cmd = ReqE & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_12695: CurCmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_12696: ExGntd = false & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_12697: CurCmd = ReqE & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_12698: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_12699: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> Chan2[NODE_1].Cmd != Empty
rule_12700: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != Empty -> ExGntd = true
rule_12701: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_12702: Chan1[NODE_2].Cmd = Empty & CurCmd != Empty -> Cache[NODE_2].State != E
rule_12703: Chan1[NODE_1].Cmd != ReqS & CurCmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_12704: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Empty
rule_12705: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan1[NODE_2].Cmd != ReqE
rule_12706: Chan1[NODE_1].Cmd != ReqE & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_12707: Chan3[NODE_1].Cmd != InvAck & CurCmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_12708: Chan2[NODE_2].Cmd != Inv & CurCmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_12709: CurCmd = ReqS & Chan1[NODE_2].Cmd != Empty -> Chan1[NODE_1].Cmd != ReqE
rule_12710: ExGntd = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_12711: Chan1[NODE_1].Cmd != ReqS & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_12712: CurCmd != ReqS & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_12713: CurCmd != ReqS & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State = I
rule_12714: CurCmd = ReqE & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_12715: ExGntd = false & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_12716: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> CurCmd != ReqS
rule_12717: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqS -> Cache[NODE_2].State != E
rule_12718: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> Cache[NODE_2].State != E
rule_12719: Cache[NODE_2].State != E & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_12720: Chan1[NODE_1].Cmd != ReqE & CurCmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_12721: CurCmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_12722: Chan2[NODE_2].Cmd = Empty & CurCmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_12723: Chan3[NODE_1].Cmd = Empty & CurCmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_12724: Chan1[NODE_1].Cmd = Empty & CurCmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_12725: CurCmd = Empty & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_12726: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_2].State != S
rule_12727: Chan2[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_12728: CurCmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_12729: Chan1[NODE_2].Cmd = ReqS & CurCmd != Empty -> Chan1[NODE_1].Cmd = Empty
rule_12730: CurCmd != ReqS & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_12731: Chan3[NODE_2].Cmd = Empty & CurCmd != Empty -> Cache[NODE_2].State != E
rule_12732: Cache[NODE_2].State != E & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_12733: CurCmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_1].Cmd = Empty
rule_12734: Cache[NODE_1].State != S & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_12735: CurCmd = ReqS & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != S
rule_12736: Chan2[NODE_2].Cmd != GntS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_12737: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_12738: ExGntd = false & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_12739: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_12740: CurCmd = Empty & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_12741: CurCmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State = I
rule_12742: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_12743: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_12744: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_12745: Cache[NODE_2].State != E & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_12746: Chan2[NODE_2].Cmd != GntE & CurCmd != Empty -> Cache[NODE_2].State != E
rule_12747: Chan1[NODE_1].Cmd != ReqS & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_12748: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_12749: ExGntd = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_12750: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_12751: Cache[NODE_2].State != S & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_12752: Chan3[NODE_1].Cmd = Empty & CurCmd != Empty -> Cache[NODE_2].State != S
rule_12753: ExGntd = false & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_12754: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = Empty -> ExGntd = false
rule_12755: ExGntd = false & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_12756: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> CurCmd != ReqE
rule_12757: CurCmd != ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_12758: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_12759: Chan2[NODE_1].Cmd != GntS & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_12760: Chan1[NODE_1].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_12761: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_12762: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> CurCmd != ReqE
rule_12763: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_12764: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> CurCmd = Empty
rule_12765: Chan1[NODE_1].Cmd != ReqE & CurCmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_12766: Chan1[NODE_1].Cmd = ReqE & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_12767: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_12768: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> Chan2[NODE_2].Cmd != GntS
rule_12769: Chan2[NODE_2].Cmd != GntS & CurCmd != Empty -> Cache[NODE_2].State != S
rule_12770: Cache[NODE_2].State != S & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_12771: Chan1[NODE_1].Cmd = ReqE & CurCmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_12772: CurCmd = ReqS & Chan1[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd = Empty
rule_12773: Chan1[NODE_1].Cmd != ReqS & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_12774: ExGntd = false & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_12775: ExGntd = false & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntE
rule_12776: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_12777: Chan1[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_12778: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_12779: CurCmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_12780: ExGntd = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State = I
rule_12781: ExGntd = false & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_12782: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> Chan2[NODE_1].Cmd = GntE
rule_12783: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_12784: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_12785: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_12786: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_12787: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_12788: CurCmd != ReqS & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_12789: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> Cache[NODE_1].State != S
rule_12790: Cache[NODE_1].State != S & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_12791: CurCmd != ReqE & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_12792: Cache[NODE_2].State != S & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_12793: Chan3[NODE_2].Cmd = Empty & CurCmd != Empty -> Cache[NODE_2].State != S
rule_12794: ExGntd = false & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_12795: CurCmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_12796: CurCmd = ReqE & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_12797: Chan2[NODE_1].Cmd != Inv & CurCmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_12798: Cache[NODE_1].State != S & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_12799: Chan3[NODE_1].Cmd = Empty & CurCmd != Empty -> Cache[NODE_1].State != S
rule_12800: CurCmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_12801: Chan1[NODE_1].Cmd = ReqE & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_12802: Chan1[NODE_1].Cmd = ReqS & CurCmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_12803: Chan3[NODE_1].Cmd != InvAck & CurCmd != Empty -> InvSet[NODE_1] = false
rule_12804: InvSet[NODE_1] = false & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_12805: Chan1[NODE_2].Cmd = ReqS & CurCmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_12806: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_12807: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqE
rule_12808: ExGntd = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_12809: CurCmd = ReqS & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_12810: Chan2[NODE_1].Cmd != Inv & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_12811: CurCmd = ReqS & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_12812: CurCmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
rule_12813: ExGntd = false & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_12814: ExGntd = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State = I
rule_12815: ExGntd = false & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_12816: Chan2[NODE_1].Cmd != GntS & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_12817: CurCmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_12818: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12819: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12820: CurCmd != ReqS & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_12821: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_12822: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_12823: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_12824: CurCmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_12825: CurCmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_12826: ExGntd = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_12827: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_12828: Chan1[NODE_2].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_12829: Chan1[NODE_1].Cmd != ReqE & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_12830: Chan1[NODE_1].Cmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd = Empty
rule_12831: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_12832: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_12833: Chan1[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_12834: Chan2[NODE_2].Cmd = Empty & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_12835: Chan2[NODE_2].Cmd != GntS & CurCmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_12836: CurCmd = ReqE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_12837: Chan2[NODE_2].Cmd != GntS & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_12838: ExGntd = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_12839: CurCmd = ReqE & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_12840: CurCmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_12841: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> CurCmd = Empty
rule_12842: CurCmd != ReqS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_12843: Cache[NODE_1].State != E & CurCmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_12844: CurCmd = ReqE & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_12845: Chan2[NODE_1].Cmd != GntS & CurCmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_12846: Chan1[NODE_2].Cmd != ReqS & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_12847: CurCmd = ReqE & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_12848: Cache[NODE_2].State != E & CurCmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_12849: CurCmd = Empty & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_12850: Chan1[NODE_1].Cmd != ReqS & CurCmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_12851: Chan1[NODE_1].Cmd != ReqS & ExGntd = false -> Chan2[NODE_2].Cmd = Empty
rule_12852: ExGntd = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_12853: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_12854: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> Chan2[NODE_1].Cmd = Empty
rule_12855: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_12856: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_12857: Chan2[NODE_2].Cmd != GntS & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_12858: Chan2[NODE_1].Cmd != Inv & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_12859: ExGntd = false & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_12860: Chan1[NODE_1].Cmd = Empty & CurCmd != ReqS -> Chan1[NODE_1].Cmd != ReqS
rule_12861: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_12862: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_12863: ExGntd = false & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_12864: ExGntd = false & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_12865: Chan3[NODE_2].Cmd != InvAck & CurCmd != Empty -> InvSet[NODE_2] = false
rule_12866: InvSet[NODE_2] = false & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_12867: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_12868: Chan2[NODE_1].Cmd != GntE & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_12869: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> CurCmd = Empty
rule_12870: Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> Cache[NODE_2].State != S
rule_12871: CurCmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_12872: Chan1[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_12873: Chan2[NODE_1].Cmd != GntS & CurCmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_12874: Cache[NODE_1].State != S & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_12875: Chan2[NODE_2].Cmd != GntE & CurCmd != Empty -> Cache[NODE_1].State != S
rule_12876: CurCmd = ReqS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_12877: CurCmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_12878: Chan1[NODE_1].Cmd = Empty & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_12879: CurCmd != ReqE & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_12880: Chan2[NODE_2].Cmd != GntE & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_12881: Chan1[NODE_1].Cmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd = Empty
rule_12882: Chan1[NODE_1].Cmd != ReqE & CurCmd != Empty -> Cache[NODE_2].State != S
rule_12883: Chan3[NODE_2].Cmd != InvAck & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_12884: ShrSet[NODE_1] = false & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_12885: Chan2[NODE_1].Cmd != GntS & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_12886: CurCmd != ReqS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_12887: CurCmd = ReqE & Chan1[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqS
rule_12888: CurCmd != ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_12889: CurCmd != ReqS & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_12890: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_12891: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_12892: Chan1[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_12893: Chan3[NODE_2].Cmd != InvAck & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_12894: ShrSet[NODE_2] = false & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_12895: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != Empty
rule_12896: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_12897: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> Cache[NODE_1].State != S
rule_12898: Cache[NODE_1].State != S & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_12899: CurCmd = ReqS & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != S
rule_12900: Cache[NODE_1].State != S & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_12901: ExGntd = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_12902: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_12903: ExGntd = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_12904: Chan1[NODE_2].Cmd != ReqS & CurCmd != Empty -> Cache[NODE_1].State != E
rule_12905: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_12906: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_12907: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> CurCmd = Empty
rule_12908: CurCmd != ReqS & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_12909: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_12910: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_12911: Chan1[NODE_1].Cmd != ReqS & CurCmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_12912: Chan2[NODE_1].Cmd = Empty & CurCmd != Empty -> Cache[NODE_2].State != E
rule_12913: Cache[NODE_2].State != E & CurCmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_12914: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_12915: Chan2[NODE_2].Cmd = Empty & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_12916: Chan2[NODE_1].Cmd != Inv & CurCmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_12917: CurCmd = ReqS & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_12918: CurCmd = ReqS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_12919: Chan2[NODE_1].Cmd != Inv & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_12920: Chan2[NODE_1].Cmd != GntS & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_12921: Cache[NODE_1].State != S & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_12922: Chan2[NODE_2].Cmd != GntS & CurCmd != Empty -> Cache[NODE_1].State != S
rule_12923: Chan2[NODE_1].Cmd != GntS & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_12924: ExGntd = false & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_12925: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_12926: Chan1[NODE_1].Cmd = Empty & CurCmd != ReqE -> Chan1[NODE_1].Cmd != ReqE
rule_12927: CurCmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_12928: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_12929: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_12930: CurCmd = ReqE & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_12931: Chan2[NODE_1].Cmd != Inv & CurCmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_12932: Chan1[NODE_1].Cmd = Empty & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_12933: CurCmd = Empty & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_12934: Chan1[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_12935: Chan2[NODE_1].Cmd != GntE & CurCmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_12936: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_12937: ExGntd = false & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_12938: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> Chan2[NODE_1].Cmd != Empty
rule_12939: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_12940: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_12941: Chan1[NODE_1].Cmd != ReqS & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_12942: Chan1[NODE_1].Cmd != ReqE & CurCmd != Empty -> Cache[NODE_2].State != E
rule_12943: Cache[NODE_1].State != S & CurCmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_12944: Chan2[NODE_2].Cmd = Empty & CurCmd != Empty -> Cache[NODE_1].State != S
rule_12945: Chan1[NODE_2].Cmd = ReqS & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_12946: Chan1[NODE_1].Cmd = ReqE & CurCmd != ReqE -> Chan1[NODE_1].Cmd != Empty
rule_12947: CurCmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_12948: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> CurCmd = Empty
rule_12949: Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> Cache[NODE_2].State != E
rule_12950: Chan3[NODE_1].Cmd != InvAck & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_12951: ShrSet[NODE_2] = false & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_12952: Chan1[NODE_1].Cmd = ReqE & CurCmd != Empty -> Chan1[NODE_2].Cmd != ReqS
rule_12953: CurCmd = ReqE & Chan1[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd = Empty
rule_12954: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != Empty
rule_12955: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_12956: CurCmd = ReqS & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_12957: Chan1[NODE_1].Cmd = ReqE & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_12958: ExGntd = false & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_12959: Chan1[NODE_1].Cmd != ReqS & CurCmd != Empty -> Cache[NODE_1].State != S
rule_12960: ExGntd = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_12961: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_12962: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_12963: Chan1[NODE_1].Cmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_12964: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_12965: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_12966: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> ExGntd = false
rule_12967: ExGntd = false & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_12968: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_12969: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Empty
rule_12970: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan1[NODE_2].Cmd != ReqE
rule_12971: CurCmd = ReqE & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_12972: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_12973: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> CurCmd != ReqE
rule_12974: CurCmd = ReqE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_12975: CurCmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State = I
rule_12976: CurCmd = Empty & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_12977: CurCmd = ReqE & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_12978: Chan2[NODE_1].Cmd != GntE & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_12979: Chan1[NODE_2].Cmd != Empty & CurCmd != Empty -> Cache[NODE_1].State = I
rule_12980: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_12981: Chan2[NODE_1].Cmd != GntS & CurCmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_12982: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_12983: ExGntd = false & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_12984: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> CurCmd != ReqS
rule_12985: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_12986: CurCmd != ReqS & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_12987: Chan1[NODE_2].Cmd != ReqS & CurCmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_12988: CurCmd != ReqS & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_12989: CurCmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State = I
rule_12990: CurCmd = Empty & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_12991: Chan1[NODE_1].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_12992: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_12993: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_12994: CurCmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_12995: ExGntd = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State = I
rule_12996: ExGntd = false & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_12997: CurCmd = ReqE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_12998: Chan1[NODE_1].Cmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_12999: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_13000: Chan1[NODE_1].Cmd = ReqS & CurCmd != Empty -> Chan1[NODE_2].Cmd = Empty
rule_13001: Chan2[NODE_2].Cmd != Inv & CurCmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_13002: Chan2[NODE_2].Cmd = Empty & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_13003: Chan2[NODE_1].Cmd = Empty & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_13004: Chan2[NODE_1].Cmd != Inv & CurCmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_13005: Chan1[NODE_2].Cmd = Empty & CurCmd != Empty -> Cache[NODE_2].State != S
rule_13006: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_13007: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_13008: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_13009: Chan1[NODE_1].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_13010: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_13011: Cache[NODE_1].State != E & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_13012: Chan2[NODE_2].Cmd != GntE & CurCmd != Empty -> Cache[NODE_1].State != E
rule_13013: ExGntd = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_13014: CurCmd != ReqE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_13015: Chan1[NODE_1].Cmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntS
rule_13016: ExGntd = false & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_13017: ExGntd = false & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_13018: CurCmd = ReqS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_13019: ExGntd = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_13020: Chan2[NODE_1].Cmd != GntE & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_13021: CurCmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_13022: Chan1[NODE_2].Cmd = ReqS & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_13023: ExGntd = false & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_13024: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_13025: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd = GntS
rule_13026: Chan2[NODE_2].Cmd != Inv & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_13027: Chan2[NODE_1].Cmd != GntS & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_13028: Chan2[NODE_1].Cmd != GntS & CurCmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_13029: Chan1[NODE_1].Cmd != ReqS & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_13030: Chan1[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_13031: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_13032: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> Chan2[NODE_1].Cmd = GntE
rule_13033: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_13034: CurCmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_13035: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> CurCmd = Empty
rule_13036: Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_13037: Chan2[NODE_1].Cmd != GntE & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_13038: Chan2[NODE_1].Cmd != Inv & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_13039: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_13040: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_13041: CurCmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_13042: CurCmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqE
rule_13043: Chan1[NODE_2].Cmd != ReqS & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_13044: CurCmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_13045: Chan3[NODE_2].Cmd != InvAck & CurCmd != Empty -> InvSet[NODE_1] = false
rule_13046: InvSet[NODE_1] = false & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_13047: Chan2[NODE_2].Cmd != Inv & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_13048: Chan3[NODE_2].Cmd = Empty & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_13049: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_13050: ExGntd = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_13051: Chan1[NODE_1].Cmd != ReqE & CurCmd != Empty -> Cache[NODE_1].State != S
rule_13052: Chan1[NODE_1].Cmd = Empty & CurCmd != Empty -> Cache[NODE_2].State != S
rule_13053: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_13054: ExGntd = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_13055: ExGntd = false & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_13056: CurCmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_13057: Cache[NODE_1].State != S & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_13058: Chan2[NODE_1].Cmd != GntE & CurCmd != Empty -> Cache[NODE_1].State != S
rule_13059: Chan1[NODE_2].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_13060: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_13061: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> CurCmd != ReqE
rule_13062: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_13063: CurCmd = ReqE & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != S
rule_13064: CurCmd = ReqE & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_13065: Cache[NODE_2].State != E & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_13066: Chan2[NODE_1].Cmd != GntS & CurCmd != Empty -> Cache[NODE_2].State != E
rule_13067: ExGntd = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_13068: ExGntd = false & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_13069: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_13070: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_13071: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = Empty -> ExGntd = false
rule_13072: ExGntd = false & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_13073: ExGntd = false & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_13074: Chan1[NODE_1].Cmd != ReqS & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_13075: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_13076: Chan1[NODE_1].Cmd != ReqS & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_13077: Chan1[NODE_1].Cmd != ReqS & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_13078: Chan1[NODE_1].Cmd != Empty & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_13079: CurCmd = ReqS & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_13080: CurCmd = ReqS & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_13081: Chan3[NODE_2].Cmd != InvAck & CurCmd != Empty -> Cache[NODE_2].State = I
rule_13082: Cache[NODE_2].State = I & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_13083: Chan1[NODE_1].Cmd = Empty & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_13084: CurCmd != ReqS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_13085: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> CurCmd != ReqS
rule_13086: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_13087: Chan1[NODE_2].Cmd != ReqS & CurCmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_13088: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_13089: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_13090: Chan1[NODE_2].Cmd != ReqS & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_13091: CurCmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_13092: Chan1[NODE_1].Cmd != Empty & CurCmd != Empty -> Cache[NODE_2].State != S
rule_13093: Chan2[NODE_1].Cmd != GntE & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_13094: Chan2[NODE_2].Cmd != GntE & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_13095: ExGntd = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_13096: Chan2[NODE_2].Cmd != Inv & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_13097: ExGntd = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_13098: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_13099: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_13100: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_13101: Chan1[NODE_1].Cmd != ReqE & CurCmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_13102: Chan1[NODE_1].Cmd != ReqS & CurCmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_13103: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_13104: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_13105: CurCmd != ReqS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_13106: CurCmd != ReqS & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_13107: Cache[NODE_2].State != E & CurCmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_13108: CurCmd = ReqE & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
rule_13109: Chan2[NODE_1].Cmd != GntS & CurCmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_13110: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_13111: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_13112: CurCmd = ReqE & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_13113: CurCmd = ReqS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
rule_13114: Chan2[NODE_1].Cmd != GntS & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_13115: Chan3[NODE_1].Cmd = Empty & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_13116: Chan2[NODE_2].Cmd != GntE & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_13117: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_13118: ExGntd = true & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_13119: Chan2[NODE_1].Cmd != GntE & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_13120: Chan2[NODE_1].Cmd != GntS & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_13121: Chan1[NODE_1].Cmd = ReqS & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_13122: CurCmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_13123: Chan1[NODE_1].Cmd = Empty & CurCmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_13124: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> Chan1[NODE_2].Cmd != ReqS
rule_13125: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_13126: Chan2[NODE_2].Cmd != GntS & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_13127: Chan3[NODE_2].Cmd = Empty & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_13128: Chan3[NODE_2].Cmd = Empty & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_13129: Chan3[NODE_1].Cmd = Empty & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_13130: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_13131: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> CurCmd != ReqS
rule_13132: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> CurCmd != ReqS
rule_13133: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqS -> Chan1[NODE_1].Cmd = Empty
rule_13134: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_13135: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_13136: Chan1[NODE_2].Cmd != Empty & CurCmd != Empty -> Cache[NODE_2].State != S
rule_13137: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> CurCmd != ReqS
rule_13138: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_13139: Chan3[NODE_1].Cmd != InvAck & CurCmd != Empty -> Cache[NODE_1].State = I
rule_13140: Cache[NODE_1].State = I & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_13141: CurCmd != ReqS & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != S
rule_13142: Cache[NODE_2].State != S & CurCmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_13143: Chan2[NODE_1].Cmd = Empty & CurCmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_13144: Chan2[NODE_2].Cmd = Empty & CurCmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_13145: Chan1[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_13146: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_13147: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_13148: CurCmd != ReqS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_13149: ExGntd = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_13150: Cache[NODE_2].State != E & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_13151: Chan1[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_13152: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_13153: ExGntd = false & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_13154: CurCmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_13155: Chan1[NODE_2].Cmd != ReqS & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_13156: Chan1[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_13157: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_13158: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_13159: Cache[NODE_1].State != E & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_13160: CurCmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_13161: Chan3[NODE_1].Cmd != InvAck & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_13162: Cache[NODE_1].State != E & CurCmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_13163: CurCmd != ReqS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_13164: CurCmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_13165: Chan3[NODE_1].Cmd != InvAck & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_13166: CurCmd = ReqE & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_13167: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_13168: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_13169: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Chan1[NODE_1].Cmd != ReqE
rule_13170: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13171: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_13172: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Chan1[NODE_2].Cmd = Empty
rule_13173: Chan2[NODE_2].Cmd != Inv & CurCmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_13174: CurCmd != ReqS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_13175: Chan2[NODE_2].Cmd = Empty & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_13176: Chan3[NODE_1].Cmd = Empty & CurCmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_13177: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_13178: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> CurCmd != ReqE
rule_13179: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntS
rule_13180: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_13181: ExGntd = true & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_13182: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Chan1[NODE_1].Cmd = Empty
rule_13183: Chan1[NODE_1].Cmd != ReqS & CurCmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_13184: Chan2[NODE_1].Cmd = Empty & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_13185: Chan2[NODE_1].Cmd != GntS & CurCmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_13186: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_2].Cmd = Empty
rule_13187: ExGntd = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_13188: ExGntd = false & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_13189: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_13190: ExGntd = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_13191: ExGntd = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_13192: ExGntd = false & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_13193: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_13194: ExGntd = false & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_13195: Chan1[NODE_1].Cmd != ReqS & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_13196: CurCmd != ReqS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_13197: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_13198: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_13199: Chan1[NODE_1].Cmd = ReqE & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_13200: CurCmd = ReqS & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_13201: Chan2[NODE_2].Cmd != GntE & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_13202: Chan1[NODE_2].Cmd != Empty & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_13203: CurCmd = ReqS & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
rule_13204: Chan2[NODE_1].Cmd != GntS & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_13205: Chan1[NODE_2].Cmd != Empty & CurCmd != Empty -> Cache[NODE_1].State != E
rule_13206: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_13207: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_13208: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_13209: ExGntd = false & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_13210: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_13211: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_13212: CurCmd != ReqS & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_13213: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_13214: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_13215: Chan1[NODE_1].Cmd = ReqS & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_13216: Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_13217: Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_13218: CurCmd = ReqE & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_13219: CurCmd = ReqS & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_13220: Chan3[NODE_1].Cmd = Empty & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_13221: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_13222: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_13223: CurCmd != ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_13224: Chan1[NODE_1].Cmd != ReqS & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_13225: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> Chan1[NODE_2].Cmd != ReqS
rule_13226: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_13227: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> CurCmd != ReqS
rule_13228: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_13229: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_13230: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_13231: Chan2[NODE_2].Cmd != GntS & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_13232: Chan2[NODE_1].Cmd != GntE & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_13233: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13234: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_13235: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_13236: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_13237: CurCmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_13238: ExGntd = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_13239: Cache[NODE_2].State != E & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_13240: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_13241: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_13242: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_13243: ExGntd = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_13244: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> CurCmd != ReqE
rule_13245: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan1[NODE_1].Cmd = Empty
rule_13246: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_13247: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_13248: Chan1[NODE_1].Cmd = Empty & CurCmd != Empty -> Chan1[NODE_1].Cmd != ReqS
rule_13249: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_13250: CurCmd = ReqE & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_13251: CurCmd = ReqE & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_13252: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> CurCmd != ReqE
rule_13253: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_13254: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_13255: CurCmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_13256: Chan2[NODE_2].Cmd != Inv & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_13257: Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_13258: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> CurCmd = Empty
rule_13259: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqS
rule_13260: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_13261: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_13262: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_13263: Chan3[NODE_2].Cmd != InvAck & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_13264: Chan2[NODE_1].Cmd != Inv & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_13265: Chan1[NODE_1].Cmd = Empty & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_13266: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_13267: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_13268: CurCmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_13269: Chan1[NODE_2].Cmd = Empty & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_13270: ExGntd = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != S
rule_13271: Cache[NODE_1].State != S & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_13272: CurCmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_13273: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> CurCmd != ReqS
rule_13274: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqS -> Chan1[NODE_2].Cmd != ReqS
rule_13275: Cache[NODE_1].State != E & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_13276: ExGntd = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_13277: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13278: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_13279: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_13280: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_13281: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_13282: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13283: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> Chan1[NODE_1].Cmd != ReqE
rule_13284: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_13285: Chan3[NODE_2].Cmd != InvAck & CurCmd != Empty -> Cache[NODE_1].State = I
rule_13286: Cache[NODE_1].State = I & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_13287: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_13288: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_13289: Chan2[NODE_1].Cmd = Empty & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_13290: Chan3[NODE_2].Cmd = Empty & CurCmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_13291: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_13292: CurCmd != ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_13293: Chan1[NODE_1].Cmd != ReqS & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_13294: Chan2[NODE_2].Cmd = Empty & CurCmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_13295: CurCmd = ReqE & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_13296: Chan1[NODE_1].Cmd != Empty & CurCmd != Empty -> Cache[NODE_1].State != S
rule_13297: CurCmd = ReqS & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_13298: CurCmd = ReqS & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_13299: Chan1[NODE_1].Cmd != ReqS & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_13300: Chan3[NODE_2].Cmd = Empty & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_13301: Chan2[NODE_2].Cmd != GntE & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_13302: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13303: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_13304: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Chan1[NODE_1].Cmd = Empty
rule_13305: Chan1[NODE_1].Cmd != ReqE & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_13306: Chan2[NODE_1].Cmd != GntE & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_13307: Chan3[NODE_1].Cmd = Empty & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_13308: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_13309: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_13310: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_13311: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> CurCmd != ReqE
rule_13312: Chan1[NODE_1].Cmd = Empty & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_13313: Chan1[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_13314: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_2].Cmd = Empty
rule_13315: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_13316: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_13317: CurCmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_13318: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_13319: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_13320: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_13321: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_13322: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_13323: CurCmd != ReqS & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_13324: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_13325: ExGntd = true & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_13326: CurCmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_13327: CurCmd = ReqS & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_13328: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_13329: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_13330: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> CurCmd = Empty
rule_13331: Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_13332: CurCmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_13333: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> Chan1[NODE_2].Cmd != ReqS
rule_13334: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_13335: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> CurCmd != ReqE
rule_13336: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_13337: Chan1[NODE_1].Cmd = ReqS & CurCmd != Empty -> Chan1[NODE_1].Cmd != Empty
rule_13338: Chan1[NODE_1].Cmd != ReqE & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_13339: ExGntd = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_13340: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_13341: Chan2[NODE_2].Cmd != GntS & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_13342: Chan2[NODE_2].Cmd != GntE & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_13343: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> Chan1[NODE_1].Cmd != ReqE
rule_13344: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_13345: CurCmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_13346: Chan3[NODE_2].Cmd = Empty & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_13347: Chan2[NODE_1].Cmd != GntS & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_13348: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> CurCmd != ReqS
rule_13349: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqS -> Chan1[NODE_2].Cmd = Empty
rule_13350: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_13351: ExGntd = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_13352: CurCmd = ReqS & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_13353: Chan2[NODE_2].Cmd != GntS & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_13354: Chan2[NODE_2].Cmd != GntS & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_13355: Chan2[NODE_1].Cmd != GntS & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_13356: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_13357: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_13358: CurCmd = ReqS & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_13359: ExGntd = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_13360: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_13361: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_13362: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13363: Chan1[NODE_2].Cmd = Empty & CurCmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_13364: ExGntd = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_13365: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_13366: Chan1[NODE_2].Cmd != Empty & CurCmd != Empty -> Cache[NODE_1].State != S
rule_13367: CurCmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_13368: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_13369: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_13370: Chan2[NODE_2].Cmd != GntS & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_13371: Chan3[NODE_1].Cmd = Empty & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_13372: CurCmd = ReqE & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_13373: Chan1[NODE_1].Cmd = Empty & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_13374: Chan3[NODE_1].Cmd != InvAck & CurCmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_13375: Chan2[NODE_2].Cmd != Inv & CurCmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_13376: Chan1[NODE_1].Cmd = Empty & CurCmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_13377: CurCmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != S
rule_13378: CurCmd = Empty & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_13379: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_13380: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_13381: Chan3[NODE_1].Cmd != InvAck & CurCmd != ReqS -> Cache[NODE_1].State != S
rule_13382: Cache[NODE_1].State != S & CurCmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_13383: ExGntd = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_13384: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_13385: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_13386: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> Chan1[NODE_2].Cmd = Empty
rule_13387: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_13388: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_13389: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_13390: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13391: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> Chan1[NODE_2].Cmd != ReqE
rule_13392: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_13393: Chan1[NODE_2].Cmd = Empty & CurCmd != Empty -> Chan1[NODE_2].Cmd != ReqS
rule_13394: Chan1[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_13395: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_13396: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13397: Chan3[NODE_1].Cmd != InvAck & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_13398: Chan2[NODE_1].Cmd != Inv & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_13399: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> ExGntd = false
rule_13400: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_13401: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_13402: Cache[NODE_1].State != E & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_13403: ExGntd = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_13404: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_13405: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_13406: ExGntd = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != S
rule_13407: ExGntd = false & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_13408: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan1[NODE_2].Cmd != ReqE
rule_13409: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> CurCmd != ReqE
rule_13410: CurCmd != ReqS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_13411: Chan1[NODE_1].Cmd != Empty & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_13412: Chan1[NODE_1].Cmd != Empty & CurCmd != Empty -> Cache[NODE_2].State != E
rule_13413: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_13414: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqE
rule_13415: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> CurCmd = Empty
rule_13416: Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_13417: Chan1[NODE_2].Cmd = Empty & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_13418: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> CurCmd != ReqS
rule_13419: CurCmd != ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_13420: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqE
rule_13421: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_13422: Chan2[NODE_2].Cmd != GntS & CurCmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_13423: CurCmd = ReqE & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_13424: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> CurCmd = Empty
rule_13425: Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_13426: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_13427: CurCmd != ReqE & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_13428: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_13429: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_13430: Chan2[NODE_1].Cmd = Empty & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_13431: Chan3[NODE_1].Cmd = Empty & CurCmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_13432: Chan1[NODE_2].Cmd = Empty & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_13433: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_13434: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_13435: CurCmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_13436: CurCmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_13437: Chan3[NODE_2].Cmd != InvAck & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_13438: Cache[NODE_1].State != S & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_13439: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_13440: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> Chan1[NODE_2].Cmd = Empty
rule_13441: CurCmd = ReqS & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_13442: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_13443: Chan2[NODE_2].Cmd = Empty & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_13444: Chan2[NODE_1].Cmd != GntS & CurCmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_13445: Chan3[NODE_1].Cmd != InvAck & CurCmd != ReqS -> Cache[NODE_2].State != S
rule_13446: Cache[NODE_2].State != S & CurCmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_13447: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> Chan1[NODE_1].Cmd = Empty
rule_13448: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_13449: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_13450: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_13451: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_13452: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_13453: Chan1[NODE_1].Cmd != ReqE & CurCmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_13454: ExGntd = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_13455: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_13456: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> CurCmd = Empty
rule_13457: Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> Chan1[NODE_1].Cmd = Empty
rule_13458: CurCmd = ReqS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_13459: Chan2[NODE_2].Cmd != GntS & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_13460: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_13461: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_13462: ExGntd = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_13463: Chan2[NODE_2].Cmd != Inv & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_13464: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_13465: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_13466: Chan3[NODE_1].Cmd != InvAck & CurCmd != ReqS -> Cache[NODE_2].State != E
rule_13467: Cache[NODE_2].State != E & CurCmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_13468: Chan1[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_13469: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_13470: ExGntd = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_13471: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_13472: ExGntd = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != S
rule_13473: Cache[NODE_1].State != S & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_13474: CurCmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_13475: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_13476: Chan1[NODE_1].Cmd = ReqE & CurCmd != Empty -> Chan1[NODE_1].Cmd != Empty
rule_13477: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> ExGntd = false
rule_13478: ExGntd = false & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_13479: CurCmd = ReqE & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_13480: Chan2[NODE_2].Cmd != GntE & CurCmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_13481: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> CurCmd = Empty
rule_13482: Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_13483: CurCmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_13484: Cache[NODE_2].State != E & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_13485: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_13486: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_13487: Cache[NODE_1].State != E & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_13488: Chan3[NODE_1].Cmd != InvAck & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_13489: CurCmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_13490: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Chan1[NODE_2].Cmd != ReqS
rule_13491: Chan1[NODE_1].Cmd = Empty & CurCmd != Empty -> Chan1[NODE_1].Cmd != ReqE
rule_13492: Chan2[NODE_2].Cmd != GntS & CurCmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_13493: Chan2[NODE_2].Cmd = Empty & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_13494: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_13495: CurCmd = ReqS & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_13496: CurCmd = ReqS & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_13497: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_13498: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_13499: CurCmd = ReqE & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_13500: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_13501: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_13502: CurCmd = ReqE & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_13503: CurCmd = ReqE & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd = Empty
rule_13504: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_13505: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_13506: Chan1[NODE_2].Cmd = ReqS & CurCmd != Empty -> Chan1[NODE_2].Cmd != Empty
rule_13507: CurCmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != S
rule_13508: Cache[NODE_1].State != S & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_13509: Chan1[NODE_2].Cmd != ReqS & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_13510: CurCmd != ReqS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_13511: Chan2[NODE_1].Cmd != Inv & CurCmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_13512: CurCmd = ReqS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_13513: CurCmd = ReqS & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_13514: Chan1[NODE_1].Cmd = Empty & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_13515: CurCmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_13516: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_13517: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_13518: Chan1[NODE_2].Cmd = Empty & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_13519: Chan3[NODE_1].Cmd != InvAck & CurCmd != Empty -> Cache[NODE_2].State = I
rule_13520: Cache[NODE_2].State = I & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_13521: Chan1[NODE_1].Cmd != ReqE & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_13522: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != Empty -> CurCmd != ReqS
rule_13523: Chan2[NODE_1].Cmd != GntS & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_13524: Chan2[NODE_2].Cmd != GntE & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_13525: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_13526: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_13527: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqS
rule_13528: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_13529: Chan1[NODE_1].Cmd != ReqS & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_13530: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_13531: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_13532: CurCmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_13533: Chan2[NODE_1].Cmd != Inv & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_13534: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Chan1[NODE_1].Cmd != ReqS
rule_13535: Cache[NODE_1].State != S & CurCmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_13536: CurCmd != ReqS & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != S
rule_13537: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> CurCmd = Empty
rule_13538: Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_13539: ExGntd = false & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_13540: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> ExGntd = false
rule_13541: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan1[NODE_1].Cmd != ReqE
rule_13542: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> CurCmd != ReqE
rule_13543: Chan1[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_13544: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_13545: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_13546: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_13547: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_13548: Chan3[NODE_1].Cmd = Empty & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_13549: Chan2[NODE_1].Cmd != GntS & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_13550: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_13551: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_13552: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_13553: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_13554: Chan2[NODE_1].Cmd = Empty & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_13555: Chan2[NODE_1].Cmd != GntE & CurCmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_13556: CurCmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_13557: Chan1[NODE_1].Cmd != ReqS & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_13558: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_13559: ExGntd = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_13560: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_13561: ExGntd = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_13562: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> CurCmd != ReqS
rule_13563: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_13564: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqE
rule_13565: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_13566: ExGntd = false & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_13567: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_13568: Chan1[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_13569: CurCmd = ReqE & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
rule_13570: Chan2[NODE_1].Cmd != GntS & CurCmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_13571: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_13572: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> CurCmd != ReqS
rule_13573: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_13574: Chan1[NODE_1].Cmd = Empty & CurCmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_13575: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_13576: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> ExGntd = false
rule_13577: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> Chan1[NODE_1].Cmd != ReqS
rule_13578: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_13579: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> CurCmd != ReqE
rule_13580: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_13581: Chan1[NODE_1].Cmd = ReqE & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_13582: CurCmd = ReqS & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd = Empty
rule_13583: CurCmd = ReqS & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_13584: Chan1[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_13585: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> CurCmd = Empty
rule_13586: CurCmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_13587: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> CurCmd != ReqS
rule_13588: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqS -> Chan1[NODE_1].Cmd != ReqS
rule_13589: ExGntd = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_13590: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_13591: Chan1[NODE_2].Cmd = Empty & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_13592: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqE
rule_13593: CurCmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_13594: Chan1[NODE_1].Cmd = Empty & CurCmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_13595: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> CurCmd = Empty
rule_13596: CurCmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_13597: CurCmd = ReqS & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_13598: Chan3[NODE_1].Cmd = Empty & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_13599: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_13600: CurCmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_13601: CurCmd != ReqS & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_13602: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != Empty -> CurCmd != ReqE
rule_13603: Chan1[NODE_1].Cmd != ReqS & CurCmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_13604: Chan2[NODE_2].Cmd = Empty & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_13605: Chan2[NODE_2].Cmd != GntE & CurCmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_13606: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_13607: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_13608: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_13609: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_13610: Chan1[NODE_2].Cmd = Empty & CurCmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_13611: CurCmd != ReqS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_13612: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqS
rule_13613: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_13614: CurCmd = ReqS & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_13615: CurCmd = ReqS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_13616: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_13617: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_13618: Chan1[NODE_2].Cmd != Empty & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_13619: Chan1[NODE_1].Cmd != ReqS & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_13620: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_13621: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_13622: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_13623: Chan1[NODE_2].Cmd != Empty & CurCmd != Empty -> Cache[NODE_2].State != E
rule_13624: Chan3[NODE_1].Cmd != InvAck & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_13625: Cache[NODE_1].State != S & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_13626: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_13627: Chan1[NODE_2].Cmd = Empty & CurCmd != Empty -> Chan1[NODE_2].Cmd != ReqE
rule_13628: Chan3[NODE_1].Cmd != InvAck & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_13629: Cache[NODE_2].State != E & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_13630: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_13631: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_13632: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> Chan1[NODE_1].Cmd = Empty
rule_13633: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_13634: ExGntd = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != S
rule_13635: ExGntd = false & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_13636: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_13637: Chan3[NODE_1].Cmd != InvAck & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_13638: Cache[NODE_2].State != S & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_13639: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> Chan1[NODE_2].Cmd != ReqE
rule_13640: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_13641: Chan1[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_13642: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_13643: ExGntd = false & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_13644: CurCmd = ReqE & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_13645: CurCmd = ReqE & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_13646: CurCmd = ReqS & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_13647: Chan2[NODE_2].Cmd = Empty & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_13648: Chan1[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_13649: CurCmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_13650: Cache[NODE_2].State != E & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_13651: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> Chan1[NODE_2].Cmd != ReqE
rule_13652: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_13653: CurCmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_13654: Chan3[NODE_2].Cmd = Empty & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_13655: Chan2[NODE_1].Cmd != GntE & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_13656: Chan1[NODE_1].Cmd != ReqS & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_13657: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> ExGntd = false
rule_13658: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_13659: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_13660: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> ExGntd = false
rule_13661: CurCmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_13662: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> ExGntd = false
rule_13663: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Chan1[NODE_2].Cmd = Empty
rule_13664: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Chan1[NODE_2].Cmd != ReqS
rule_13665: CurCmd = ReqE & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_13666: Chan3[NODE_1].Cmd = Empty & CurCmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_13667: CurCmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_13668: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_13669: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_13670: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_13671: ExGntd = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_13672: Chan2[NODE_2].Cmd = Empty & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_13673: Chan3[NODE_2].Cmd = Empty & CurCmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_13674: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != Empty -> CurCmd = Empty
rule_13675: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_13676: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_13677: CurCmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_13678: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_13679: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_13680: Chan1[NODE_1].Cmd != ReqE & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_13681: CurCmd = ReqE & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_13682: ExGntd = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_13683: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_13684: ExGntd = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != S
rule_13685: Cache[NODE_1].State != S & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_13686: CurCmd != ReqS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_13687: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> Chan1[NODE_2].Cmd = Empty
rule_13688: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_13689: Chan1[NODE_1].Cmd != ReqS & CurCmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_13690: CurCmd = ReqS & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_13691: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> ExGntd = false
rule_13692: CurCmd != ReqE & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_13693: ExGntd = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != S
rule_13694: ExGntd = false & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_13695: Chan1[NODE_1].Cmd = Empty & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_13696: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_13697: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_13698: Chan3[NODE_1].Cmd != InvAck & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_13699: Chan2[NODE_2].Cmd != GntS & CurCmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_13700: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_13701: Chan1[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_13702: Chan3[NODE_2].Cmd != InvAck & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_13703: Cache[NODE_2].State != E & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_13704: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_13705: ExGntd = false & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_13706: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> ExGntd = false
rule_13707: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_13708: Chan3[NODE_2].Cmd != InvAck & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_13709: Chan2[NODE_2].Cmd != Inv & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_13710: CurCmd = ReqS & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_13711: CurCmd = ReqS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd = Empty
rule_13712: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_13713: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> CurCmd != ReqE
rule_13714: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> CurCmd = Empty
rule_13715: CurCmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_13716: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_13717: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_13718: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_13719: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_13720: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> CurCmd = Empty
rule_13721: Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> Chan1[NODE_2].Cmd = Empty
rule_13722: Chan1[NODE_2].Cmd != ReqS & CurCmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_13723: Chan1[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_13724: ExGntd = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_13725: Chan2[NODE_2].Cmd != Inv & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_13726: Chan1[NODE_1].Cmd = Empty & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_13727: CurCmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_13728: Chan1[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_13729: CurCmd = ReqE & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_13730: Chan2[NODE_2].Cmd != GntE & CurCmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_13731: Chan1[NODE_2].Cmd != ReqS & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_13732: CurCmd = ReqE & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_13733: CurCmd = ReqE & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_13734: Chan1[NODE_2].Cmd != ReqS & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_13735: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_13736: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_13737: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntS
rule_13738: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> ExGntd = false
rule_13739: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_13740: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_13741: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> CurCmd = Empty
rule_13742: Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_13743: Chan3[NODE_1].Cmd != InvAck & CurCmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_13744: Chan2[NODE_1].Cmd != Inv & CurCmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_13745: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> Chan1[NODE_1].Cmd != ReqE
rule_13746: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_13747: Chan1[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_13748: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_13749: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_13750: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_13751: ExGntd = true & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_13752: Chan1[NODE_2].Cmd != ReqS & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_13753: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqS
rule_13754: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_13755: Chan1[NODE_1].Cmd != ReqE & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_13756: CurCmd != ReqS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_13757: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_13758: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_13759: CurCmd != ReqS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_13760: Chan1[NODE_2].Cmd = Empty & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_13761: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> ExGntd = false
rule_13762: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_13763: Chan3[NODE_1].Cmd != InvAck & CurCmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_13764: Chan2[NODE_2].Cmd = Empty & CurCmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_13765: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> CurCmd = Empty
rule_13766: Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_13767: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_13768: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_13769: CurCmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_13770: Cache[NODE_1].State != E & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_13771: Chan1[NODE_1].Cmd = Empty & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_13772: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_13773: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_13774: Cache[NODE_1].State != E & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_13775: Chan3[NODE_2].Cmd != InvAck & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_13776: Chan1[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_13777: ExGntd = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != S
rule_13778: ExGntd = false & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_13779: CurCmd = ReqE & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_13780: Chan3[NODE_1].Cmd != InvAck & CurCmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_13781: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Chan1[NODE_1].Cmd != ReqE
rule_13782: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> Chan1[NODE_2].Cmd != ReqE
rule_13783: ExGntd = true & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_13784: CurCmd = ReqS & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_13785: ExGntd = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_13786: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_13787: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_13788: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> Chan1[NODE_2].Cmd = Empty
rule_13789: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> Chan1[NODE_1].Cmd != ReqE
rule_13790: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_13791: CurCmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_13792: Cache[NODE_1].State != E & CurCmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_13793: CurCmd != ReqS & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_13794: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_13795: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_13796: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_13797: Chan1[NODE_1].Cmd != Empty & CurCmd != Empty -> Cache[NODE_1].State != E
rule_13798: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> CurCmd != ReqS
rule_13799: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_13800: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_13801: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_13802: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_13803: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_13804: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_13805: ExGntd = false & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_13806: Chan3[NODE_1].Cmd != InvAck & CurCmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_13807: CurCmd = ReqE & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_13808: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> ShrSet[NODE_1] = true
rule_13809: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> ShrSet[NODE_1] = true
rule_13810: CurCmd = ReqE & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_13811: Chan3[NODE_1].Cmd = Empty & CurCmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_13812: Cache[NODE_1].State != E & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_13813: ExGntd = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_13814: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Chan1[NODE_2].Cmd != ReqE
rule_13815: CurCmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_13816: Chan2[NODE_1].Cmd = Empty & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_13817: Chan2[NODE_2].Cmd != GntS & CurCmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_13818: CurCmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != S
rule_13819: Cache[NODE_1].State != S & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_13820: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> CurCmd != ReqE
rule_13821: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan1[NODE_2].Cmd = Empty
rule_13822: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_13823: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_13824: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_13825: ExGntd = false & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_13826: CurCmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_13827: Chan2[NODE_1].Cmd != Inv & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_13828: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Chan1[NODE_2].Cmd != ReqE
rule_13829: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> CurCmd = Empty
rule_13830: CurCmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_13831: CurCmd != ReqS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_13832: Chan2[NODE_1].Cmd = Empty & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_13833: Chan2[NODE_2].Cmd != GntE & CurCmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_13834: CurCmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != S
rule_13835: CurCmd = Empty & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_13836: Chan2[NODE_2].Cmd = Empty & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_13837: Chan2[NODE_1].Cmd != GntE & CurCmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_13838: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> Chan1[NODE_1].Cmd = Empty
rule_13839: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_13840: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> ExGntd = false
rule_13841: Chan3[NODE_1].Cmd != InvAck & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_13842: Chan2[NODE_2].Cmd != Inv & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_13843: Chan1[NODE_1].Cmd != ReqE & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_13844: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> Chan1[NODE_2].Cmd != ReqS
rule_13845: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_13846: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_13847: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_13848: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> Chan1[NODE_1].Cmd != ReqS
rule_13849: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_13850: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> CurCmd = Empty
rule_13851: ExGntd = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_13852: Chan2[NODE_2].Cmd != Inv & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_13853: CurCmd = ReqS & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_13854: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_13855: ExGntd = false & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_13856: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_13857: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_13858: CurCmd != ReqS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_13859: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> Chan1[NODE_1].Cmd != ReqS
rule_13860: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_13861: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_13862: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_13863: CurCmd = ReqE & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_13864: Cache[NODE_1].State != E & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_13865: ExGntd = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_13866: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_13867: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Chan1[NODE_1].Cmd != ReqS
rule_13868: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> CurCmd != ReqE
rule_13869: Chan2[NODE_2].Cmd != Inv & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_13870: CurCmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_13871: ExGntd = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != S
rule_13872: Cache[NODE_1].State != S & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_13873: CurCmd = ReqS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_13874: Chan2[NODE_2].Cmd = Empty & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_13875: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> Chan1[NODE_1].Cmd != ReqS
rule_13876: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_13877: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_13878: ExGntd = false & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_13879: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_13880: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_13881: CurCmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_13882: CurCmd != ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_13883: CurCmd != ReqS & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_13884: Chan3[NODE_2].Cmd != InvAck & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_13885: Cache[NODE_2].State != S & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_13886: Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_13887: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> CurCmd = Empty
rule_13888: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_13889: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> CurCmd != ReqE
rule_13890: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> Chan1[NODE_1].Cmd = Empty
rule_13891: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_13892: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_13893: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_13894: CurCmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_13895: CurCmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_13896: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_13897: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_13898: CurCmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_13899: Chan3[NODE_1].Cmd != InvAck & CurCmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_13900: CurCmd != ReqS & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_13901: CurCmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_13902: Chan3[NODE_1].Cmd != InvAck & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_13903: CurCmd != ReqE & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_13904: CurCmd = ReqS & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_13905: ExGntd = false & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_13906: ExGntd = false & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_13907: Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_13908: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_13909: ExGntd = false & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_13910: CurCmd != ReqE & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_13911: ExGntd = false & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_13912: ExGntd = false & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_13913: Chan3[NODE_2].Cmd != InvAck & CurCmd != Empty -> Cache[NODE_2].State != S
rule_13914: Cache[NODE_2].State != S & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_13915: ExGntd = false & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_13916: Chan2[NODE_1].Cmd != GntS & CurCmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_13917: Chan1[NODE_1].Cmd != Empty & CurCmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_13918: CurCmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_13919: Chan2[NODE_2].Cmd != GntS & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_13920: Chan1[NODE_1].Cmd = Empty & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_13921: Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_13922: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_13923: Chan1[NODE_2].Cmd != Empty & CurCmd != Empty -> Chan1[NODE_1].Cmd != ReqS
rule_13924: Chan1[NODE_1].Cmd != ReqS & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_13925: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_13926: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_13927: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> Chan2[NODE_1].Cmd != Empty
rule_13928: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_13929: Cache[NODE_1].State != E & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_13930: Chan3[NODE_2].Cmd != InvAck & CurCmd != Empty -> Cache[NODE_1].State != E
rule_13931: Chan1[NODE_2].Cmd != Empty & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_13932: Chan1[NODE_1].Cmd != ReqE & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_13933: Chan1[NODE_1].Cmd != ReqS & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_13934: ExGntd = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_13935: ExGntd = false & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_13936: CurCmd = ReqS & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_13937: CurCmd != ReqS & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_13938: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_13939: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_13940: ExGntd = false & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_13941: ExGntd = false & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_13942: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_13943: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_13944: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_13945: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_13946: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_13947: Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_13948: CurCmd != ReqS & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_13949: ExGntd = false & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_13950: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_13951: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_13952: Chan3[NODE_2].Cmd != InvAck & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_13953: Chan2[NODE_1].Cmd != Inv & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_13954: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_13955: Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_13956: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_13957: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13958: CurCmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_13959: Chan2[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_13960: Chan3[NODE_1].Cmd != InvAck & CurCmd != Empty -> Cache[NODE_1].State != S
rule_13961: Cache[NODE_1].State != S & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_13962: ExGntd = false & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_13963: ExGntd = false & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_13964: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_13965: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13966: Chan3[NODE_1].Cmd != InvAck & CurCmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_13967: Chan3[NODE_1].Cmd = Empty & CurCmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_13968: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_13969: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_13970: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_13971: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13972: CurCmd != ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_13973: CurCmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_13974: Chan3[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_13975: CurCmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_13976: CurCmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_13977: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_13978: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_13979: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_13980: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_13981: Chan1[NODE_2].Cmd = ReqS & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_13982: Chan1[NODE_2].Cmd != Empty & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_13983: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_13984: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13985: ExGntd = false & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_13986: Chan1[NODE_1].Cmd != Empty & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_13987: CurCmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_13988: Chan2[NODE_2].Cmd != GntS & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_13989: Chan3[NODE_1].Cmd != InvAck & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_13990: Chan2[NODE_2].Cmd != GntE & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_13991: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_13992: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_13993: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13994: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_13995: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_13996: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_13997: Chan3[NODE_1].Cmd != InvAck & CurCmd != Empty -> Cache[NODE_2].State != S
rule_13998: Cache[NODE_2].State != S & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_13999: Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_14000: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_14001: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_14002: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_14003: Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_14004: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_14005: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_14006: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14007: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14008: Chan1[NODE_1].Cmd = Empty & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_14009: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_14010: ExGntd = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_14011: ExGntd = false & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_14012: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14013: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14014: CurCmd != ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_14015: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_14016: ExGntd = false & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_14017: Chan1[NODE_1].Cmd = Empty & CurCmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_14018: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_14019: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_14020: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_14021: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_14022: ExGntd = false & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_14023: Chan3[NODE_1].Cmd != InvAck & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_14024: Chan2[NODE_2].Cmd != GntE & CurCmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_14025: Chan1[NODE_1].Cmd != ReqS & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_14026: ExGntd = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_14027: Chan2[NODE_2].Cmd != GntS & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_14028: CurCmd != ReqS & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_14029: CurCmd != ReqE & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_14030: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_14031: Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_14032: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14033: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_14034: Chan2[NODE_2].Cmd = Empty & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_14035: Chan3[NODE_2].Cmd != InvAck & CurCmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_14036: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_14037: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_14038: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_14039: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_14040: Chan1[NODE_1].Cmd = ReqS & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_14041: Chan1[NODE_1].Cmd = Empty & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_14042: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_14043: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_14044: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_14045: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_14046: Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_14047: Chan2[NODE_1].Cmd != GntE & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_14048: Chan3[NODE_1].Cmd != InvAck & CurCmd != Empty -> Cache[NODE_2].State != E
rule_14049: Cache[NODE_2].State != E & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_14050: ExGntd = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_14051: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_14052: Chan3[NODE_2].Cmd != InvAck & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_14053: Chan3[NODE_1].Cmd = Empty & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_14054: Chan1[NODE_1].Cmd = Empty & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_14055: Chan1[NODE_1].Cmd != ReqE & CurCmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_14056: Chan1[NODE_1].Cmd != Empty & CurCmd != Empty -> Chan1[NODE_2].Cmd != ReqS
rule_14057: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_14058: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_14059: Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_14060: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_14061: Chan2[NODE_2].Cmd != GntS & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_14062: ExGntd = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_14063: ExGntd = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_14064: ExGntd = false & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_14065: Chan1[NODE_2].Cmd != Empty & CurCmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_14066: CurCmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_14067: Chan1[NODE_1].Cmd = Empty & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_14068: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Cache[NODE_1].State = I
rule_14069: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_14070: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_14071: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_14072: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Cache[NODE_1].State = I
rule_14073: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_14074: Chan2[NODE_2].Cmd != Inv & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_14075: Chan3[NODE_2].Cmd != InvAck & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_14076: Chan1[NODE_1].Cmd = ReqE & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_14077: ExGntd = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_14078: ExGntd = false & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_14079: Chan1[NODE_1].Cmd != ReqS & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_14080: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_14081: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_14082: ExGntd = false & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_14083: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_14084: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14085: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_14086: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_14087: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_14088: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14089: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_14090: CurCmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_14091: Chan3[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_14092: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14093: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14094: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_14095: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_14096: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_14097: ExGntd = false & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_14098: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_14099: Chan1[NODE_2].Cmd != ReqS & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_14100: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Cache[NODE_1].State = I
rule_14101: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_14102: Chan1[NODE_2].Cmd != Empty & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_14103: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14104: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_14105: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_14106: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_14107: Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_14108: CurCmd != ReqE & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_14109: ExGntd = false & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_14110: ExGntd = false & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_14111: CurCmd = ReqS & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_14112: CurCmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_14113: ExGntd = false & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_14114: Chan1[NODE_2].Cmd != Empty & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_14115: Chan1[NODE_2].Cmd != Empty & CurCmd != Empty -> Chan1[NODE_1].Cmd = Empty
rule_14116: Chan2[NODE_2].Cmd != GntS & CurCmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_14117: CurCmd != ReqS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_14118: Chan1[NODE_1].Cmd = Empty & CurCmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_14119: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14120: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_14121: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14122: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14123: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_14124: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14125: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_14126: Cache[NODE_1].State != S & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_14127: Cache[NODE_1].State != S & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_14128: CurCmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_14129: Chan2[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_14130: ExGntd = false & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_14131: ExGntd = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_14132: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_14133: ExGntd = false & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_14134: CurCmd = ReqS & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_14135: Chan3[NODE_1].Cmd != InvAck & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_14136: Chan2[NODE_2].Cmd != GntS & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_14137: Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_14138: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_14139: Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_14140: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_14141: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_14142: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_14143: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14144: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_14145: ExGntd = false & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_14146: Chan3[NODE_1].Cmd != InvAck & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_14147: Chan2[NODE_2].Cmd != GntS & CurCmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_14148: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_14149: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_14150: Cache[NODE_2].State != E & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_14151: Cache[NODE_2].State != E & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_14152: Chan1[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_14153: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_14154: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_14155: ExGntd = false & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_14156: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_14157: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_14158: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_14159: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_14160: CurCmd = ReqE & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_14161: Chan3[NODE_1].Cmd != InvAck & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_14162: Chan3[NODE_1].Cmd = Empty & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_14163: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14164: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14165: Chan2[NODE_1].Cmd != GntS & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_14166: CurCmd != ReqS & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_14167: Chan3[NODE_1].Cmd = Empty & CurCmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_14168: ExGntd = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_14169: Chan2[NODE_2].Cmd != GntS & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_14170: ExGntd = false & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_14171: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_14172: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_14173: ExGntd = false & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_14174: ExGntd = false & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_14175: Chan2[NODE_1].Cmd != GntS & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_14176: Chan3[NODE_1].Cmd != InvAck & CurCmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_14177: Chan2[NODE_2].Cmd = Empty & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_14178: CurCmd != ReqE & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_14179: Cache[NODE_1].State != S & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_14180: Chan3[NODE_2].Cmd != InvAck & CurCmd != Empty -> Cache[NODE_1].State != S
rule_14181: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> CurCmd != ReqE
rule_14182: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> CurCmd != ReqS
rule_14183: Chan3[NODE_1].Cmd != InvAck & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_14184: Chan2[NODE_2].Cmd != Inv & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_14185: CurCmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_14186: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Cache[NODE_1].State = I
rule_14187: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_14188: Chan1[NODE_2].Cmd = ReqS & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_14189: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_14190: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14191: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_14192: Chan1[NODE_1].Cmd != ReqS & CurCmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_14193: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_14194: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_14195: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_14196: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Cache[NODE_1].State = I
rule_14197: Chan1[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_14198: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_14199: Chan1[NODE_1].Cmd != Empty & CurCmd != Empty -> Chan1[NODE_2].Cmd = Empty
rule_14200: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> Chan2[NODE_1].Cmd != Empty
rule_14201: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_14202: ExGntd = false & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_14203: CurCmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_14204: Chan1[NODE_1].Cmd != Empty & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_14205: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_14206: ExGntd = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_14207: CurCmd = ReqE & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_14208: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_14209: Chan1[NODE_1].Cmd != ReqS & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_14210: Chan2[NODE_1].Cmd != GntS & CurCmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_14211: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_14212: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_14213: Chan1[NODE_1].Cmd = ReqE & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_14214: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_14215: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_14216: CurCmd != ReqS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_14217: Chan2[NODE_2].Cmd != GntE & CurCmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_14218: Chan1[NODE_1].Cmd = ReqS & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_14219: Chan1[NODE_1].Cmd != ReqE & CurCmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_14220: CurCmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_14221: ExGntd = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_14222: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_14223: ExGntd = false & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_14224: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_14225: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_14226: Chan1[NODE_2].Cmd != Empty & CurCmd != Empty -> Chan1[NODE_1].Cmd != ReqE
rule_14227: Chan1[NODE_1].Cmd != ReqS & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_14228: Chan1[NODE_1].Cmd != Empty & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_14229: Chan2[NODE_1].Cmd != GntE & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_14230: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_14231: ExGntd = false & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_14232: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_14233: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_14234: Cache[NODE_1].State != E & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_14235: Chan3[NODE_1].Cmd != InvAck & CurCmd != Empty -> Cache[NODE_1].State != E
rule_14236: Chan2[NODE_2].Cmd != GntS & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_14237: ExGntd = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_14238: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_14239: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_14240: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Cache[NODE_1].State = I
rule_14241: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_14242: ExGntd = false & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_14243: Chan1[NODE_1].Cmd = Empty & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_14244: ExGntd = false & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_14245: ExGntd = false & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_14246: Chan2[NODE_1].Cmd != GntS & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_14247: Chan3[NODE_1].Cmd != InvAck & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_14248: Chan2[NODE_1].Cmd != Inv & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_14249: CurCmd != ReqS & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_14250: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Cache[NODE_1].State = I
rule_14251: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_14252: Chan1[NODE_1].Cmd != Empty & CurCmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_14253: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14254: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14255: CurCmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_14256: CurCmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_14257: Chan1[NODE_2].Cmd != Empty & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_14258: CurCmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_14259: CurCmd != ReqS & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_14260: CurCmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_14261: CurCmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_14262: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_14263: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_14264: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_14265: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_14266: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_14267: ExGntd = false & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_14268: Chan1[NODE_2].Cmd != Empty & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_14269: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_14270: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_14271: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14272: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_14273: Chan3[NODE_2].Cmd != InvAck & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_14274: CurCmd != ReqE & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_14275: ExGntd = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_14276: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_14277: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_14278: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_14279: ExGntd = false & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_14280: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_14281: ExGntd = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_14282: CurCmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_14283: ExGntd = false & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_14284: ExGntd = false & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_14285: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14286: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14287: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> Chan2[NODE_1].Cmd != Empty
rule_14288: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_14289: Chan3[NODE_2].Cmd != InvAck & CurCmd != Empty -> Cache[NODE_2].State != E
rule_14290: Cache[NODE_2].State != E & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_14291: ExGntd = false & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_14292: ExGntd = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_14293: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_14294: ExGntd = false & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_14295: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_14296: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_14297: Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_14298: Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_14299: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_14300: CurCmd = ReqE & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_14301: Chan1[NODE_1].Cmd != ReqS & CurCmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_14302: Chan2[NODE_2].Cmd = Empty & CurCmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_14303: CurCmd != ReqS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_14304: CurCmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_14305: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_14306: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_14307: Chan1[NODE_1].Cmd != Empty & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_14308: Chan1[NODE_1].Cmd != Empty & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_14309: ExGntd = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_14310: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_14311: ExGntd = false & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_14312: CurCmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_14313: Chan1[NODE_2].Cmd != Empty & CurCmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_14314: ExGntd = false & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_14315: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> Chan2[NODE_1].Cmd != Empty
rule_14316: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_14317: CurCmd != ReqE & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_14318: CurCmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd != Empty
rule_14319: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> CurCmd = Empty
rule_14320: Chan3[NODE_2].Cmd != InvAck & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_14321: Chan2[NODE_2].Cmd != GntE & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_14322: Chan1[NODE_1].Cmd != Empty & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_14323: Chan2[NODE_1].Cmd != GntS & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_14324: CurCmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_14325: Chan1[NODE_2].Cmd != ReqS & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_14326: CurCmd != ReqS & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_14327: ExGntd = false & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_14328: Chan1[NODE_1].Cmd != ReqE & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_14329: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_14330: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_14331: CurCmd = ReqE & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_14332: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14333: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_14334: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_14335: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_14336: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Cache[NODE_1].State = I
rule_14337: CurCmd != ReqS & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_14338: CurCmd != ReqS & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_14339: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_14340: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14341: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_14342: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_14343: Chan3[NODE_1].Cmd != InvAck & CurCmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_14344: Chan2[NODE_2].Cmd = Empty & CurCmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_14345: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_14346: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_14347: CurCmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_14348: CurCmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_14349: CurCmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_14350: Chan2[NODE_2].Cmd != GntS & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_14351: Chan3[NODE_2].Cmd != InvAck & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_14352: CurCmd != ReqE & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_14353: ExGntd = false & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_14354: Chan1[NODE_1].Cmd != Empty & CurCmd != Empty -> Chan1[NODE_2].Cmd != ReqE
rule_14355: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_14356: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_14357: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14358: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14359: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_14360: Cache[NODE_2].State != E & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_14361: InvSet[NODE_1] = false & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_14362: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_14363: InvSet[NODE_2] = false & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_14364: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_14365: Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_14366: Chan1[NODE_1].Cmd = Empty & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_14367: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_14368: Cache[NODE_2].State != E & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_14369: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> ExGntd = false
rule_14370: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_14371: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_14372: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_14373: Cache[NODE_2].State != E & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_14374: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_14375: InvSet[NODE_1] = false & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_14376: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_14377: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_14378: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = false
rule_14379: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_14380: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_14381: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_14382: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> InvSet[NODE_1] = false
rule_14383: Chan1[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_14384: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_14385: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = false
rule_14386: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_14387: Cache[NODE_2].State != E & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_14388: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_14389: Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_14390: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_14391: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = false
rule_14392: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_14393: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = false
rule_14394: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_14395: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_14396: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_14397: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_14398: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_14399: InvSet[NODE_1] = false & Cache[NODE_2].State = I -> InvSet[NODE_2] = false
rule_14400: InvSet[NODE_2] = false & Cache[NODE_2].State = I -> InvSet[NODE_1] = false
rule_14401: InvSet[NODE_1] = false & Cache[NODE_2].State = I -> InvSet[NODE_1] = false
rule_14402: InvSet[NODE_1] = false & Cache[NODE_2].State = I -> InvSet[NODE_1] = false
rule_14403: InvSet[NODE_2] = false & Cache[NODE_2].State = I -> ShrSet[NODE_2] = false
rule_14404: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_14405: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14406: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_14407: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_14408: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_14409: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_14410: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_14411: Cache[NODE_2].State != E & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_14412: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_14413: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> InvSet[NODE_2] = false
rule_14414: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_14415: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_14416: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_14417: ExGntd = false & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_14418: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_14419: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_14420: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_14421: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_14422: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_14423: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_14424: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> ShrSet[NODE_2] = false
rule_14425: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_14426: Chan3[NODE_1].Cmd != InvAck & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_14427: Chan2[NODE_1].Cmd != GntE & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_14428: Chan3[NODE_1].Cmd != InvAck & CurCmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_14429: Chan2[NODE_2].Cmd = Empty & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_14430: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_14431: Cache[NODE_2].State != E & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_14432: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14433: InvSet[NODE_2] = false & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_14434: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_14435: InvSet[NODE_1] = false & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_14436: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_14437: InvSet[NODE_2] = false & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_14438: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_14439: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_14440: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> CurCmd = Empty
rule_14441: Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_14442: Chan3[NODE_2].Cmd != InvAck & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_14443: Chan2[NODE_1].Cmd != GntS & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_14444: Cache[NODE_1].State != S & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_14445: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_14446: Chan3[NODE_2].Cmd != InvAck & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_14447: Chan3[NODE_1].Cmd = Empty & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_14448: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_14449: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_14450: Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_14451: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_14452: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = false
rule_14453: Chan1[NODE_2].Cmd = Empty & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_14454: InvSet[NODE_1] = false & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_14455: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_14456: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_14457: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_14458: Cache[NODE_1].State != S & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_14459: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_14460: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_14461: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> CurCmd != ReqS
rule_14462: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_14463: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_14464: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_14465: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_14466: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_14467: Chan3[NODE_2].Cmd != InvAck & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_14468: Chan2[NODE_1].Cmd != GntE & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_14469: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_14470: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> InvSet[NODE_1] = false
rule_14471: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_14472: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_14473: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_14474: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_14475: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_14476: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_14477: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_14478: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_14479: Chan1[NODE_2].Cmd = Empty & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_14480: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_14481: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_14482: Chan1[NODE_1].Cmd = Empty & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_14483: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_14484: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_14485: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_14486: Cache[NODE_1].State != S & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_14487: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_14488: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_14489: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> ShrSet[NODE_2] = false
rule_14490: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_14491: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_14492: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_14493: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_14494: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_14495: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_14496: Cache[NODE_2].State != E & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_14497: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_14498: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_14499: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_14500: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_14501: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_14502: Cache[NODE_1].State != S & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_14503: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_14504: Chan1[NODE_1].Cmd != ReqE & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_14505: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_14506: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_14507: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_14508: ExGntd = false & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_14509: InvSet[NODE_2] = false & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_14510: InvSet[NODE_2] = false & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_14511: InvSet[NODE_1] = false & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_14512: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_14513: InvSet[NODE_2] = false & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_14514: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_14515: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_14516: Chan3[NODE_2].Cmd != InvAck & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_14517: Chan2[NODE_2].Cmd != GntS & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_14518: Chan1[NODE_2].Cmd != ReqS & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_14519: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_14520: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_14521: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_14522: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_14523: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_14524: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_14525: Chan1[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_14526: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_14527: ExGntd = false & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_14528: Chan3[NODE_1].Cmd != InvAck & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_14529: Chan2[NODE_2].Cmd != GntS & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_14530: Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_14531: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_14532: CurCmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_14533: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_14534: Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_14535: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_14536: Cache[NODE_1].State != S & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_14537: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_14538: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_14539: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_14540: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> InvSet[NODE_2] = false
rule_14541: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_14542: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> Cache[NODE_2].State = I
rule_14543: Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> Cache[NODE_1].State = I
rule_14544: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_14545: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_14546: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_14547: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_14548: CurCmd != ReqS & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_14549: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_14550: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_14551: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_14552: InvSet[NODE_2] = false & Cache[NODE_2].State = I -> InvSet[NODE_1] = false
rule_14553: InvSet[NODE_1] = false & Cache[NODE_2].State = I -> InvSet[NODE_2] = false
rule_14554: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_14555: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_14556: Chan2[NODE_1].Cmd = Empty & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_14557: Chan3[NODE_2].Cmd != InvAck & CurCmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_14558: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_14559: Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_14560: Chan1[NODE_1].Cmd != ReqS & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_14561: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_14562: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_14563: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> ExGntd = false
rule_14564: ExGntd = false & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_14565: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_14566: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_14567: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_14568: Cache[NODE_1].State != S & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_14569: Chan3[NODE_2].Cmd != InvAck & CurCmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_14570: Chan2[NODE_2].Cmd = Empty & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_14571: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> CurCmd != ReqE
rule_14572: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_14573: Chan3[NODE_1].Cmd != InvAck & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_14574: Chan3[NODE_1].Cmd = Empty & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_14575: InvSet[NODE_1] = false & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_14576: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_14577: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_14578: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_14579: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_14580: Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_14581: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_14582: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_14583: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_14584: CurCmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_14585: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_14586: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_14587: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_14588: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_14589: Chan1[NODE_2].Cmd != ReqS & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_14590: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_14591: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_14592: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_14593: Cache[NODE_2].State != E & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_14594: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_14595: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_14596: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> ShrSet[NODE_1] = false
rule_14597: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> ShrSet[NODE_1] = false
rule_14598: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_14599: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_14600: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_14601: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_14602: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_14603: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_14604: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_14605: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_14606: CurCmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_14607: Chan2[NODE_1].Cmd = Empty & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_14608: Chan3[NODE_1].Cmd != InvAck & CurCmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_14609: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_14610: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_14611: InvSet[NODE_1] = false & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_14612: InvSet[NODE_1] = false & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_14613: CurCmd != ReqS & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_14614: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_14615: InvSet[NODE_2] = false & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_14616: InvSet[NODE_1] = false & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_14617: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_14618: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_14619: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_14620: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_14621: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_14622: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_14623: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_14624: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_14625: InvSet[NODE_1] = false & Cache[NODE_2].State = I -> ShrSet[NODE_2] = false
rule_14626: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_14627: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_14628: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_14629: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_14630: InvSet[NODE_1] = false & Cache[NODE_2].State = I -> InvSet[NODE_2] = false
rule_14631: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_14632: InvSet[NODE_2] = false & Cache[NODE_2].State = I -> InvSet[NODE_1] = false
rule_14633: CurCmd = ReqE & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_14634: CurCmd = ReqE & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_14635: InvSet[NODE_1] = false & Cache[NODE_2].State = I -> InvSet[NODE_2] = false
rule_14636: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_14637: InvSet[NODE_2] = false & Cache[NODE_2].State = I -> InvSet[NODE_1] = false
rule_14638: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_14639: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = false
rule_14640: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_14641: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_14642: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> CurCmd != ReqS
rule_14643: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_14644: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_14645: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_14646: Chan3[NODE_1].Cmd != InvAck & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_14647: Chan2[NODE_1].Cmd != GntS & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_14648: InvSet[NODE_2] = false & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_14649: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14650: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_14651: Cache[NODE_1].State != S & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_14652: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_14653: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_14654: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> InvSet[NODE_1] = false
rule_14655: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_14656: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_14657: CurCmd != ReqS & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_14658: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> Cache[NODE_2].State = I
rule_14659: Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> Cache[NODE_1].State = I
rule_14660: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_14661: Cache[NODE_2].State != E & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_14662: InvSet[NODE_2] = false & Cache[NODE_2].State = I -> ShrSet[NODE_2] = false
rule_14663: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_14664: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14665: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_14666: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_14667: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_14668: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_14669: Chan1[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_14670: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_14671: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_14672: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_14673: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = false
rule_14674: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_1] = true
rule_14675: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_1] = true
rule_14676: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> ShrSet[NODE_1] = false
rule_14677: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> ShrSet[NODE_1] = false
rule_14678: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_14679: Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_14680: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_14681: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_14682: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_14683: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_14684: InvSet[NODE_2] = false & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_14685: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_14686: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14687: CurCmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_14688: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_14689: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_14690: InvSet[NODE_2] = false & Cache[NODE_2].State = I -> ShrSet[NODE_2] = false
rule_14691: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14692: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_14693: CurCmd != ReqS & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_14694: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_14695: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_14696: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_14697: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_14698: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> CurCmd = Empty
rule_14699: Chan2[NODE_1].Cmd != Empty & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_14700: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_14701: Cache[NODE_2].State != E & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_14702: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_14703: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_14704: Chan3[NODE_1].Cmd != InvAck & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_14705: Chan3[NODE_2].Cmd = Empty & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_14706: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_14707: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_14708: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> ShrSet[NODE_2] = false
rule_14709: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_14710: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_14711: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = false
rule_14712: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_14713: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_14714: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_14715: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_14716: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_14717: Cache[NODE_1].State != S & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_14718: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_14719: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_14720: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_14721: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = false
rule_14722: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_14723: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> InvSet[NODE_1] = false
rule_14724: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_14725: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = false
rule_14726: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_14727: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> InvSet[NODE_2] = false
rule_14728: Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_14729: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_14730: CurCmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_14731: Chan1[NODE_1].Cmd != ReqE & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_14732: Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_14733: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_14734: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_14735: Cache[NODE_2].State != E & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_14736: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_14737: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_14738: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_14739: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_14740: Cache[NODE_1].State != S & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_14741: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_14742: InvSet[NODE_1] = false & Cache[NODE_2].State = I -> ShrSet[NODE_2] = false
rule_14743: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_14744: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_14745: InvSet[NODE_1] = false & Cache[NODE_2].State = I -> ShrSet[NODE_2] = false
rule_14746: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_14747: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_14748: Chan3[NODE_1].Cmd != InvAck & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_14749: Chan2[NODE_2].Cmd != GntE & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_14750: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_1] = true
rule_14751: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_1] = true
rule_14752: Chan3[NODE_2].Cmd != InvAck & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_14753: Chan3[NODE_2].Cmd = Empty & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_14754: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_14755: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_14756: InvSet[NODE_1] = false & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_14757: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_14758: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_14759: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> InvSet[NODE_2] = false
rule_14760: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_14761: Cache[NODE_1].State != S & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_14762: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_14763: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_14764: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = false
rule_14765: Chan1[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_14766: Chan1[NODE_1].Cmd != ReqS & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_14767: InvSet[NODE_2] = false & Cache[NODE_2].State = I -> InvSet[NODE_2] = false
rule_14768: InvSet[NODE_2] = false & Cache[NODE_2].State = I -> InvSet[NODE_2] = false
rule_14769: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_14770: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_14771: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_14772: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = false
rule_14773: InvSet[NODE_2] = false & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_14774: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_14775: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14776: InvSet[NODE_1] = false & Cache[NODE_2].State = I -> ShrSet[NODE_2] = false
rule_14777: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_14778: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_14779: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_14780: Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_14781: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_14782: ExGntd = false & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_14783: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> ShrSet[NODE_2] = false
rule_14784: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_14785: Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_14786: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_14787: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14788: InvSet[NODE_2] = false & Cache[NODE_2].State = I -> ShrSet[NODE_2] = false
rule_14789: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_14790: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_14791: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_14792: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_14793: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_14794: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_14795: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_14796: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_14797: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_14798: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_14799: Cache[NODE_2].State != E & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_14800: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_14801: Cache[NODE_1].State != S & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_14802: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> CurCmd != ReqE
rule_14803: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_14804: CurCmd = ReqS & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_14805: CurCmd = ReqS & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_14806: Chan3[NODE_2].Cmd != InvAck & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_14807: Chan2[NODE_2].Cmd != GntE & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_14808: CurCmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_14809: Cache[NODE_1].State != S & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_14810: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_14811: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_14812: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_14813: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_14814: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_14815: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqE
rule_14816: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_14817: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_14818: Cache[NODE_2].State != E & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_14819: Cache[NODE_2].State != E & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_14820: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_14821: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_14822: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_14823: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_14824: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_14825: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_14826: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_14827: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_14828: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14829: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_14830: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_14831: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_14832: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_14833: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_14834: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_14835: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_14836: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_14837: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_14838: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_14839: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_14840: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_14841: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_14842: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_14843: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqE
rule_14844: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_14845: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_14846: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_14847: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_14848: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan1[NODE_1].Cmd = Empty
rule_14849: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqE
rule_14850: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_14851: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_14852: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_14853: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_14854: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_14855: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_14856: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_14857: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14858: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_14859: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_14860: Cache[NODE_2].State != E & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_14861: Cache[NODE_2].State != E & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_14862: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_14863: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_14864: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_14865: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_14866: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14867: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqS
rule_14868: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_14869: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_14870: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = false
rule_14871: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_14872: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_14873: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_14874: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_14875: Cache[NODE_1].State != S & ShrSet[NODE_1] = true -> Cache[NODE_1].State = I
rule_14876: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_14877: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
rule_14878: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_14879: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_14880: Cache[NODE_1].State != S & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_14881: Cache[NODE_1].State != S & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_14882: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_14883: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_14884: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_14885: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_14886: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_14887: Cache[NODE_2].State != E & ShrSet[NODE_1] = true -> Cache[NODE_1].State = I
rule_14888: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_14889: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_14890: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_14891: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd = Empty
rule_14892: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_14893: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_14894: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_14895: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14896: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_14897: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_14898: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_14899: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_14900: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_14901: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_14902: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_14903: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_14904: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_14905: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_14906: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_14907: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_14908: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_14909: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_14910: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_14911: Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_14912: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_14913: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_14914: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_14915: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_14916: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_14917: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_14918: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14919: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_14920: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_14921: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan1[NODE_1].Cmd = Empty
rule_14922: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_14923: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_14924: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan1[NODE_2].Cmd = Empty
rule_14925: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_14926: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_14927: InvSet[NODE_1] = false & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_14928: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_14929: InvSet[NODE_2] = false & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_14930: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_14931: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_14932: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_14933: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_14934: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_14935: InvSet[NODE_1] = false & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_14936: InvSet[NODE_2] = false & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_14937: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_14938: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = false
rule_14939: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_14940: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd = Empty
rule_14941: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_14942: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_14943: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_14944: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_14945: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14946: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_14947: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_14948: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_14949: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_14950: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_14951: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_14952: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_14953: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_14954: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_14955: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_14956: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_14957: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_14958: Cache[NODE_1].State != E & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14959: Cache[NODE_1].State != E & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14960: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd = Empty
rule_14961: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_14962: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_14963: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_14964: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_14965: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_14966: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_14967: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_14968: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_14969: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_14970: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_14971: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_14972: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_14973: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_14974: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_14975: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_14976: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_14977: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_14978: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_14979: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14980: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_14981: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14982: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_14983: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_14984: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_14985: Cache[NODE_1].State != S & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14986: Cache[NODE_1].State != S & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14987: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_14988: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_14989: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_14990: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14991: Cache[NODE_2].State = I & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_14992: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_14993: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_14994: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14995: Cache[NODE_1].State != E & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_14996: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_14997: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> Cache[NODE_2].State != S
rule_14998: Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> Cache[NODE_1].State = I
rule_14999: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqS
rule_15000: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_15001: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqS
rule_15002: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_15003: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_15004: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_15005: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_15006: ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> InvSet[NODE_1] = false
rule_15007: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_15008: ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> ShrSet[NODE_2] = false
rule_15009: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_15010: Cache[NODE_2].State != E & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15011: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15012: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15013: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_15014: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_15015: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_15016: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd = Empty
rule_15017: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_15018: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_15019: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_15020: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_15021: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_15022: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_15023: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15024: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_15025: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_15026: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_15027: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_15028: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_15029: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_15030: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15031: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> Cache[NODE_2].State != S
rule_15032: Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> Cache[NODE_1].State = I
rule_15033: Cache[NODE_1].State != S & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_15034: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_15035: Cache[NODE_1].State != S & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15036: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_15037: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_15038: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_15039: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = false
rule_15040: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_15041: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_15042: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_15043: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = false
rule_15044: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = true -> Cache[NODE_1].State = I
rule_15045: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
rule_15046: Cache[NODE_2].State != S & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_15047: Cache[NODE_2].State != S & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_15048: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_15049: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_15050: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqE
rule_15051: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_15052: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_15053: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_15054: Cache[NODE_1].State != E & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_15055: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15056: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_15057: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = false
rule_15058: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = false
rule_15059: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqS
rule_15060: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_15061: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_15062: Cache[NODE_2].State != E & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_15063: Cache[NODE_2].State != E & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_15064: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_15065: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_15066: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_15067: ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> ShrSet[NODE_2] = false
rule_15068: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_15069: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15070: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_15071: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_15072: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_15073: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_15074: Cache[NODE_1].State != E & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_15075: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_15076: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_15077: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_15078: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = false
rule_15079: Cache[NODE_2].State != E & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_15080: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_15081: Cache[NODE_2].State != E & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15082: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_15083: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = false
rule_15084: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = true -> Cache[NODE_1].State = I
rule_15085: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
rule_15086: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_15087: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_15088: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15089: Cache[NODE_1].State != E & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_15090: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_15091: Cache[NODE_2].State != E & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15092: Cache[NODE_2].State != E & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15093: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_15094: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_15095: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_15096: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_15097: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_15098: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_15099: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_15100: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15101: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_15102: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = false
rule_15103: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> Cache[NODE_1].State = I
rule_15104: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_15105: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_15106: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_15107: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqE
rule_15108: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_15109: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_15110: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_15111: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_15112: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_15113: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_15114: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_15115: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_15116: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_15117: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_15118: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_15119: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd = Empty
rule_15120: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
rule_15121: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_15122: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = false
rule_15123: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_15124: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_15125: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_15126: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_15127: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_15128: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqE
rule_15129: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_15130: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_15131: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15132: Cache[NODE_1].State != S & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_15133: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_15134: Cache[NODE_1].State != S & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_15135: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_15136: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqE
rule_15137: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_15138: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_15139: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = false
rule_15140: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_15141: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd = Empty
rule_15142: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_15143: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_15144: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_15145: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_15146: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_15147: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_15148: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_15149: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan1[NODE_2].Cmd = Empty
rule_15150: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_15151: Cache[NODE_2].State != E & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_15152: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_15153: Cache[NODE_1].State != S & ShrSet[NODE_1] = true -> Cache[NODE_1].State = I
rule_15154: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_15155: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_15156: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_15157: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_15158: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_15159: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd = Empty
rule_15160: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_15161: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_15162: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_15163: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_15164: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_15165: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd = Empty
rule_15166: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_15167: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_15168: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_15169: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_15170: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_15171: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_15172: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_15173: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_15174: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_15175: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = false
rule_15176: InvSet[NODE_1] = false & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
rule_15177: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_15178: Cache[NODE_2].State != S & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_15179: Chan1[NODE_2].Cmd != Empty & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_15180: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_15181: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_15182: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_15183: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_15184: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_15185: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_15186: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd = Empty
rule_15187: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_15188: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_15189: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_15190: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15191: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_15192: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_15193: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_15194: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_15195: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_15196: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_15197: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_15198: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_15199: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_15200: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_15201: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd = Empty
rule_15202: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_15203: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_15204: Cache[NODE_2].State != E & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_15205: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_15206: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_15207: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_15208: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = true -> Cache[NODE_1].State = I
rule_15209: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_15210: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_15211: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_15212: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_15213: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_15214: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_15215: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_15216: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_15217: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15218: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_15219: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_15220: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = false
rule_15221: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = false
rule_15222: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqE
rule_15223: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_15224: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_15225: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_15226: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15227: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_15228: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan1[NODE_1].Cmd != ReqS
rule_15229: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_15230: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_15231: Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_15232: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqS
rule_15233: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_15234: Cache[NODE_1].State != E & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_15235: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_15236: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_15237: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_15238: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_15239: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_15240: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqS
rule_15241: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_15242: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_15243: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_15244: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_15245: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_15246: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_15247: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_15248: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqS
rule_15249: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_15250: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_15251: Cache[NODE_2].State != E & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_15252: Cache[NODE_2].State != E & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_15253: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_15254: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_15255: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_15256: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_15257: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_15258: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_15259: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State = I
rule_15260: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_15261: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_15262: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_15263: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_15264: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_15265: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15266: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_15267: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_15268: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_15269: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_15270: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = false
rule_15271: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = false
rule_15272: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_15273: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_15274: ExGntd = false & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_15275: ExGntd = false & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_15276: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_15277: Cache[NODE_2].State != E & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15278: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = false
rule_15279: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_15280: InvSet[NODE_2] = false & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
rule_15281: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_15282: Cache[NODE_2].State != S & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15283: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd = Empty
rule_15284: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_15285: Cache[NODE_1].State != S & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15286: Cache[NODE_1].State != S & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15287: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_15288: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_15289: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_15290: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_15291: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_15292: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_15293: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_15294: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan1[NODE_2].Cmd != ReqE
rule_15295: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_15296: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_15297: Cache[NODE_2].State != E & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_15298: Cache[NODE_2].State != E & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_15299: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_15300: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_15301: InvSet[NODE_1] = false & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_15302: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_15303: InvSet[NODE_2] = false & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_15304: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_15305: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = false
rule_15306: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqE
rule_15307: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_15308: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_15309: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15310: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_15311: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_15312: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_15313: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_15314: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_15315: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqS
rule_15316: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_15317: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_15318: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_15319: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_15320: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State = I
rule_15321: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_15322: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_15323: Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_15324: Cache[NODE_2].State != E & ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_15325: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15326: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15327: Cache[NODE_2].State != S & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15328: InvSet[NODE_2] = false & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
rule_15329: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_15330: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_15331: Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_15332: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = false
rule_15333: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = false
rule_15334: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_15335: Cache[NODE_2].State != E & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_15336: Cache[NODE_2].State != E & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_15337: Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_15338: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_15339: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_15340: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_15341: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_15342: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_15343: Cache[NODE_1].State != E & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_15344: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_15345: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_15346: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_15347: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_15348: Chan1[NODE_1].Cmd != Empty & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_15349: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_15350: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_15351: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_15352: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_15353: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_15354: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan1[NODE_1].Cmd != ReqE
rule_15355: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_15356: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_15357: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_15358: Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_15359: Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_15360: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_15361: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_15362: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_15363: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15364: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_15365: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_15366: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_15367: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_15368: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_15369: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_15370: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_15371: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_15372: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_15373: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqE
rule_15374: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_15375: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_15376: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15377: InvSet[NODE_1] = false & Cache[NODE_2].State = I -> Cache[NODE_1].State = I
rule_15378: InvSet[NODE_1] = false & Cache[NODE_1].State = I -> Cache[NODE_2].State = I
rule_15379: Cache[NODE_2].State = I & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_15380: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_15381: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_15382: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_15383: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqS
rule_15384: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_15385: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_15386: InvSet[NODE_2] = false & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_15387: InvSet[NODE_1] = false & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_15388: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_15389: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15390: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_15391: Cache[NODE_1].State != S & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_15392: Cache[NODE_1].State != S & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15393: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_15394: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = false
rule_15395: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_15396: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_15397: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_15398: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqS
rule_15399: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_15400: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Cache[NODE_2].State = I
rule_15401: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> Cache[NODE_1].State = I
rule_15402: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_15403: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_15404: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_15405: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_15406: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_15407: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15408: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_15409: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_15410: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_15411: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_15412: ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> ShrSet[NODE_1] = false
rule_15413: Cache[NODE_2].State != E & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_15414: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_15415: ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_15416: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan1[NODE_1].Cmd != ReqE
rule_15417: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_15418: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqE
rule_15419: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_15420: Cache[NODE_1].State != S & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_15421: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_15422: Cache[NODE_1].State != S & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_15423: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_15424: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_15425: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_15426: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_15427: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_15428: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_15429: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = false
rule_15430: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_15431: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan1[NODE_2].Cmd != ReqS
rule_15432: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_15433: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_15434: Cache[NODE_2].State != E & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15435: Cache[NODE_2].State != E & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15436: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_15437: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_15438: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqE
rule_15439: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_15440: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> Cache[NODE_1].State = I
rule_15441: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_15442: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_15443: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15444: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_15445: Cache[NODE_2].State != E & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15446: Cache[NODE_2].State != E & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_15447: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_15448: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_15449: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqS
rule_15450: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_15451: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_15452: Cache[NODE_1].State != S & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_15453: Cache[NODE_1].State != S & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_15454: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_15455: Cache[NODE_2].State != E & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_15456: Cache[NODE_2].State != E & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15457: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_15458: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
rule_15459: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_15460: Cache[NODE_2].State != E & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_15461: Cache[NODE_2].State != E & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15462: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan1[NODE_2].Cmd != ReqE
rule_15463: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_15464: Cache[NODE_2].State != E & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_15465: Cache[NODE_2].State != E & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_15466: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_15467: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_15468: Chan1[NODE_1].Cmd != Empty & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_15469: Cache[NODE_1].State != S & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_15470: Cache[NODE_1].State != S & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_15471: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_15472: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_15473: Cache[NODE_1].State != S & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15474: Cache[NODE_1].State != S & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_15475: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_15476: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
rule_15477: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_15478: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_15479: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_15480: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_15481: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_15482: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan1[NODE_1].Cmd != ReqE
rule_15483: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_15484: Cache[NODE_1].State != E & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_15485: Cache[NODE_1].State != E & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_15486: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_15487: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_15488: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_15489: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_15490: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_15491: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan1[NODE_2].Cmd != ReqS
rule_15492: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_15493: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_15494: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_15495: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_15496: Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_15497: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_15498: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = false
rule_15499: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = false
rule_15500: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_15501: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_15502: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_15503: InvSet[NODE_2] = false & Cache[NODE_1].State = I -> Cache[NODE_2].State = I
rule_15504: InvSet[NODE_2] = false & Cache[NODE_2].State = I -> Cache[NODE_1].State = I
rule_15505: Cache[NODE_2].State = I & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_15506: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_15507: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_15508: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_15509: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_15510: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_15511: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd = Empty
rule_15512: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_15513: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_15514: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_15515: Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_15516: Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_15517: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_15518: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_15519: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan1[NODE_1].Cmd != ReqS
rule_15520: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_15521: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_15522: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_15523: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_15524: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_15525: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_15526: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15527: Cache[NODE_1].State != E & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_15528: Cache[NODE_1].State != E & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_15529: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_15530: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqS
rule_15531: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_15532: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan1[NODE_1].Cmd != ReqS
rule_15533: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_15534: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_15535: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_15536: InvSet[NODE_2] = false & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_15537: InvSet[NODE_2] = false & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_15538: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_15539: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_15540: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_15541: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_15542: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_15543: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_15544: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_15545: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_15546: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_15547: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_15548: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_15549: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_15550: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_15551: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_15552: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_15553: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_15554: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State = I
rule_15555: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_15556: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_15557: InvSet[NODE_1] = false & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
rule_15558: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_15559: Cache[NODE_2].State != S & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_15560: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_15561: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_15562: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15563: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_15564: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_15565: Cache[NODE_2].State = I & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_15566: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_15567: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_15568: Cache[NODE_1].State != E & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_15569: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_15570: Cache[NODE_1].State != E & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_15571: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_15572: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15573: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_15574: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_15575: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_15576: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_15577: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_15578: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan1[NODE_2].Cmd != ReqS
rule_15579: Cache[NODE_2].State = I & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_15580: InvSet[NODE_2] = false & Cache[NODE_1].State = I -> Cache[NODE_2].State = I
rule_15581: InvSet[NODE_2] = false & Cache[NODE_2].State = I -> Cache[NODE_1].State = I
rule_15582: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_15583: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_15584: Chan3[NODE_1].Cmd != InvAck & CurCmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_15585: CurCmd != ReqS & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_15586: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqS
rule_15587: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_15588: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan1[NODE_1].Cmd != ReqS
rule_15589: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_15590: ExGntd = false & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_15591: ExGntd = false & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_15592: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_15593: Cache[NODE_2].State != E & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_15594: Cache[NODE_1].State != S & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_15595: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_15596: Cache[NODE_1].State != S & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_15597: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_15598: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_15599: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_15600: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_15601: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_15602: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_15603: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Cache[NODE_2].State = I
rule_15604: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> Cache[NODE_1].State = I
rule_15605: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqE
rule_15606: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_15607: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_15608: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_15609: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_15610: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_15611: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_15612: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_15613: InvSet[NODE_2] = false & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
rule_15614: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_15615: Cache[NODE_2].State != S & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15616: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15617: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15618: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_15619: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_15620: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_15621: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_15622: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_15623: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan1[NODE_2].Cmd != ReqE
rule_15624: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_15625: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_15626: CurCmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_15627: CurCmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_15628: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_15629: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_15630: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan1[NODE_2].Cmd = Empty
rule_15631: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_15632: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_15633: Cache[NODE_1].State != E & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_15634: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_15635: Cache[NODE_1].State != E & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_15636: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_15637: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_15638: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_15639: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_15640: Cache[NODE_1].State != S & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_15641: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_15642: Cache[NODE_1].State != S & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_15643: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_15644: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_15645: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_15646: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_15647: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_15648: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_15649: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_15650: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_15651: Cache[NODE_2].State != E & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_15652: Cache[NODE_2].State != E & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_15653: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_15654: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State = I
rule_15655: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_15656: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_15657: Chan1[NODE_2].Cmd != Empty & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_15658: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_15659: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan1[NODE_2].Cmd != ReqS
rule_15660: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan1[NODE_2].Cmd != ReqE
rule_15661: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_15662: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> ShrSet[NODE_1] = false
rule_15663: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> ShrSet[NODE_1] = false
rule_15664: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_15665: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_15666: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_15667: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqS
rule_15668: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_15669: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_15670: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_15671: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_15672: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_15673: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_15674: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_15675: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan1[NODE_1].Cmd = Empty
rule_15676: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_15677: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_15678: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15679: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_15680: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_15681: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_15682: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_15683: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqE
rule_15684: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_15685: Cache[NODE_1].State != S & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_15686: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_15687: Cache[NODE_1].State != S & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_15688: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_15689: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_15690: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_15691: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_15692: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_15693: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan1[NODE_1].Cmd != ReqE
rule_15694: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_15695: Cache[NODE_1].State != E & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15696: Cache[NODE_1].State != E & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15697: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan1[NODE_1].Cmd = Empty
rule_15698: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_15699: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_15700: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_15701: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd = Empty
rule_15702: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_15703: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_15704: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_15705: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_15706: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_15707: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_15708: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15709: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_15710: Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_15711: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_15712: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_15713: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_15714: ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> InvSet[NODE_1] = false
rule_15715: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_15716: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = false
rule_15717: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_15718: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = true -> Cache[NODE_1].State = I
rule_15719: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_15720: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_15721: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_15722: Cache[NODE_2].State != E & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_15723: Cache[NODE_2].State != E & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_15724: Cache[NODE_1].State != S & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_15725: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_15726: Cache[NODE_1].State != S & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15727: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_15728: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_15729: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_15730: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_15731: InvSet[NODE_1] = false & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
rule_15732: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_15733: Cache[NODE_2].State != S & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_15734: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_15735: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_15736: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_15737: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_15738: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_15739: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_15740: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_15741: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_15742: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_15743: InvSet[NODE_1] = false & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_15744: InvSet[NODE_1] = false & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_15745: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_15746: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_15747: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15748: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_15749: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_15750: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_15751: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_15752: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15753: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_15754: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_15755: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_15756: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan1[NODE_2].Cmd = Empty
rule_15757: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_15758: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_15759: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_15760: Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_15761: Cache[NODE_2].State != E & ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_15762: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_15763: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_15764: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_15765: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_15766: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_15767: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_15768: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd = Empty
rule_15769: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_15770: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_15771: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_15772: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_15773: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_15774: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_15775: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqS
rule_15776: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_15777: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15778: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_15779: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_15780: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_15781: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_15782: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_15783: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_15784: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_15785: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_15786: Cache[NODE_2].State != S & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15787: InvSet[NODE_2] = false & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
rule_15788: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_15789: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_15790: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_15791: Cache[NODE_1].State != E & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_15792: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_15793: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_15794: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqE
rule_15795: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_15796: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_15797: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_15798: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_15799: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_15800: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd = Empty
rule_15801: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_15802: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_15803: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_15804: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_15805: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_15806: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = false
rule_15807: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_15808: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_15809: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_15810: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_15811: Cache[NODE_1].State != E & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_15812: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15813: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_15814: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = false
rule_15815: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = false
rule_15816: InvSet[NODE_1] = false & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
rule_15817: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_15818: Cache[NODE_2].State != S & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_15819: InvSet[NODE_1] = false & Cache[NODE_1].State = I -> Cache[NODE_2].State = I
rule_15820: InvSet[NODE_1] = false & Cache[NODE_2].State = I -> Cache[NODE_1].State = I
rule_15821: Cache[NODE_2].State = I & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_15822: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_15823: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_15824: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_15825: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_15826: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_15827: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_15828: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_15829: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_15830: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_15831: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_15832: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_15833: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_15834: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_15835: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_15836: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_15837: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15838: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_15839: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_15840: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_15841: Cache[NODE_1].State != S & ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_15842: Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_15843: Cache[NODE_1].State != S & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_15844: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_15845: Cache[NODE_1].State != S & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_15846: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_15847: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd = Empty
rule_15848: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_15849: Cache[NODE_2].State != E & ShrSet[NODE_1] = true -> Cache[NODE_1].State = I
rule_15850: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_15851: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_15852: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_15853: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_15854: Chan3[NODE_1].Cmd != InvAck & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_15855: Chan3[NODE_2].Cmd != InvAck & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_15856: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_15857: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_15858: ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_15859: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqE
rule_15860: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_15861: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_15862: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_15863: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_15864: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_15865: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_15866: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_15867: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_15868: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_15869: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_15870: Cache[NODE_2].State != E & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_15871: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_15872: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_15873: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_15874: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_15875: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_15876: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_15877: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_15878: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_15879: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = false
rule_15880: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = false
rule_15881: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_15882: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15883: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_15884: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_15885: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_15886: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_15887: Cache[NODE_1].State != S & ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_15888: Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_15889: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15890: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15891: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_15892: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqS
rule_15893: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_15894: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_15895: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State = I
rule_15896: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_15897: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_15898: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_15899: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_15900: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_15901: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_15902: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_15903: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_15904: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_15905: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_15906: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_15907: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_15908: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_15909: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_15910: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_15911: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_15912: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_15913: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_15914: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_15915: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_15916: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_15917: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State = I
rule_15918: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_15919: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_15920: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_15921: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_15922: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_15923: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_15924: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_15925: Cache[NODE_2].State != E & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_15926: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_15927: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_15928: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_15929: Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqS
rule_15930: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State = I
rule_15931: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_15932: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_15933: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_15934: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_15935: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_15936: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_15937: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_15938: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Cache[NODE_2].State != S
rule_15939: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
rule_15940: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State = I
rule_15941: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = false
rule_15942: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_15943: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_15944: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_15945: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_15946: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State = I
rule_15947: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_15948: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
rule_15949: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_15950: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15951: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_15952: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_15953: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_15954: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State = I
rule_15955: InvSet[NODE_1] = false & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
rule_15956: InvSet[NODE_1] = false & Cache[NODE_1].State = I -> Cache[NODE_2].State != S
rule_15957: Cache[NODE_2].State != S & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_15958: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_15959: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_15960: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_15961: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State = I
rule_15962: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_15963: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_15964: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_1] = false
rule_15965: InvSet[NODE_2] = false & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_15966: Cache[NODE_2].State != E & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_15967: Cache[NODE_2].State != E & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_15968: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> Chan1[NODE_2].Cmd != ReqS
rule_15969: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State = I
rule_15970: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_15971: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_15972: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_15973: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_15974: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_15975: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State = I
rule_15976: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_15977: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_15978: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State = I
rule_15979: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_15980: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_15981: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_15982: Cache[NODE_1].State != E & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_15983: InvSet[NODE_1] = false & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_15984: Cache[NODE_1].State != E & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_15985: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15986: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15987: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_15988: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_15989: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_15990: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_15991: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_15992: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_15993: Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_15994: Cache[NODE_1].State != E & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_15995: Cache[NODE_1].State != E & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_15996: InvSet[NODE_1] = false & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_15997: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_15998: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_15999: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_16000: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_16001: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_16002: Cache[NODE_1].State != S & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_16003: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_16004: Cache[NODE_1].State != S & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_16005: InvSet[NODE_1] = false & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != Inv
rule_16006: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_16007: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = I -> InvSet[NODE_1] = false
rule_16008: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_16009: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_16010: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_16011: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_16012: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_16013: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_16014: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_16015: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
rule_16016: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_16017: Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqE
rule_16018: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State = I
rule_16019: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_16020: Cache[NODE_1].State != S & ShrSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_16021: Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_16022: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_16023: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_16024: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_16025: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State = I
rule_16026: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_16027: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_16028: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_16029: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_16030: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_16031: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_16032: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_16033: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_16034: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_16035: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_16036: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_16037: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_16038: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_16039: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_16040: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_1] = false
rule_16041: Cache[NODE_1].State != E & Cache[NODE_2].State = I -> InvSet[NODE_2] = false
rule_16042: Cache[NODE_1].State != E & InvSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_16043: InvSet[NODE_2] = false & Cache[NODE_2].State = I -> Cache[NODE_1].State != E
rule_16044: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_16045: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_16046: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_16047: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_16048: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_16049: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_16050: Cache[NODE_1].State != S & Cache[NODE_2].State = I -> ShrSet[NODE_2] = false
rule_16051: Cache[NODE_1].State != S & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_16052: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_16053: Cache[NODE_1].State != S & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_16054: Cache[NODE_1].State != S & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_16055: InvSet[NODE_1] = false & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_16056: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_16057: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_16058: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_16059: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_16060: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_16061: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_16062: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_16063: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_16064: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_16065: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_16066: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_16067: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_16068: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Empty
rule_16069: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_16070: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_16071: Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_16072: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_16073: Cache[NODE_2].State = I & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
rule_16074: Cache[NODE_2].State != S & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_16075: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_16076: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_16077: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_16078: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_16079: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_16080: InvSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
rule_16081: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_16082: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_16083: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_16084: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_16085: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_16086: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_16087: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_16088: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_16089: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_16090: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State = I
rule_16091: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_16092: Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_16093: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_16094: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_16095: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_16096: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_16097: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_16098: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_16099: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_16100: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_16101: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_16102: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_16103: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_16104: Cache[NODE_1].State != S & InvSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_16105: InvSet[NODE_2] = false & Cache[NODE_2].State = I -> Cache[NODE_1].State != S
rule_16106: Cache[NODE_1].State != S & Cache[NODE_2].State = I -> InvSet[NODE_2] = false
rule_16107: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_16108: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> Chan1[NODE_1].Cmd != ReqS
rule_16109: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> Cache[NODE_1].State = I
rule_16110: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_16111: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State = I
rule_16112: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_16113: Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_16114: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_16115: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_16116: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_16117: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_16118: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_16119: Cache[NODE_2].State != E & Cache[NODE_2].State = I -> ShrSet[NODE_2] = false
rule_16120: Cache[NODE_2].State != E & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_16121: Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd = Empty
rule_16122: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_16123: InvSet[NODE_2] = false & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_16124: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_16125: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_16126: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_16127: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_16128: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_16129: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_16130: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_16131: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_16132: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_16133: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_16134: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_16135: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_16136: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_16137: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_16138: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_16139: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_16140: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_16141: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_16142: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_16143: InvSet[NODE_2] = false & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_16144: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_16145: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_16146: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_16147: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_16148: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_16149: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State = I
rule_16150: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_16151: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State = I
rule_16152: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_16153: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_16154: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State = I
rule_16155: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_16156: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_16157: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_16158: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_16159: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_16160: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State = I
rule_16161: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_16162: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_16163: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_16164: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> Chan1[NODE_1].Cmd != ReqE
rule_16165: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State = I
rule_16166: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_16167: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_16168: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_16169: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_16170: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_16171: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_16172: Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_16173: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_16174: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_16175: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_16176: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_16177: Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd = Empty
rule_16178: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_16179: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_16180: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != S
rule_16181: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_16182: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_16183: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_16184: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_16185: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_16186: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_2] = false
rule_16187: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State = I
rule_16188: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_16189: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_16190: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_16191: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_16192: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_16193: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> Cache[NODE_1].State = I
rule_16194: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_16195: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_16196: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_16197: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_16198: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_16199: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_16200: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_16201: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_16202: Cache[NODE_2].State != E & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_16203: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_16204: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_16205: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_16206: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_16207: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State = I
rule_16208: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_16209: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_16210: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_16211: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_16212: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_16213: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> Chan1[NODE_1].Cmd = Empty
rule_16214: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Cache[NODE_1].State = I
rule_16215: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_16216: Cache[NODE_2].State != E & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_16217: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_16218: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_16219: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_16220: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_16221: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_16222: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_16223: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_16224: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = Empty
rule_16225: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Cache[NODE_1].State = I
rule_16226: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_16227: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_16228: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_16229: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_16230: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_16231: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_16232: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> Cache[NODE_1].State != S
rule_16233: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_16234: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_16235: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_16236: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_16237: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_16238: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_16239: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_16240: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_16241: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_16242: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_16243: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_16244: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_16245: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_16246: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State = I
rule_16247: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_16248: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_16249: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_16250: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> Chan1[NODE_2].Cmd = Empty
rule_16251: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_16252: Cache[NODE_2].State != E & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_16253: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_16254: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State = I
rule_16255: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_16256: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_16257: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_16258: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_16259: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_16260: Cache[NODE_1].State != S & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_16261: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_16262: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_16263: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_16264: Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd = Empty
rule_16265: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State = I
rule_16266: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_16267: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_16268: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_16269: InvSet[NODE_1] = false & Cache[NODE_1].State = I -> Cache[NODE_2].State != S
rule_16270: InvSet[NODE_1] = false & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
rule_16271: Cache[NODE_2].State != S & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_16272: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_16273: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_16274: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_16275: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_16276: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_16277: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State = I
rule_16278: InvSet[NODE_2] = false & Cache[NODE_1].State = I -> Cache[NODE_2].State != S
rule_16279: InvSet[NODE_2] = false & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
rule_16280: Cache[NODE_2].State != S & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_16281: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_16282: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_16283: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_16284: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_16285: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State = I
rule_16286: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_16287: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State = I
rule_16288: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_16289: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = false
rule_16290: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_16291: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_16292: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_16293: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_16294: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_16295: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_16296: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_16297: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_16298: Cache[NODE_1].State != S & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_16299: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_16300: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = Empty
rule_16301: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Cache[NODE_1].State = I
rule_16302: Cache[NODE_1].State != S & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_16303: InvSet[NODE_1] = false & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_16304: Cache[NODE_1].State != S & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_16305: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_16306: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_16307: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_16308: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_16309: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_16310: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_16311: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_16312: Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_16313: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_16314: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_16315: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State = I
rule_16316: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_16317: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_16318: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_16319: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_16320: InvSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
rule_16321: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_16322: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_16323: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_16324: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_16325: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_16326: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_16327: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_16328: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> Chan1[NODE_2].Cmd = Empty
rule_16329: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_16330: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = false
rule_16331: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_16332: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_16333: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_16334: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_16335: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_16336: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_16337: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_16338: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_16339: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_1] = false
rule_16340: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_2] = false
rule_16341: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State = I
rule_16342: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_16343: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_16344: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_16345: InvSet[NODE_1] = false & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_16346: InvSet[NODE_1] = false & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_16347: Cache[NODE_2].State = I & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_16348: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_16349: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_16350: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_16351: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_16352: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_16353: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_16354: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_16355: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_16356: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_16357: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_16358: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_16359: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_16360: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_16361: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_16362: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_16363: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_16364: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_16365: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Empty
rule_16366: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_16367: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_16368: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_16369: Cache[NODE_1].State != E & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_16370: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_16371: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_16372: InvSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_16373: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_16374: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_16375: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_16376: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> Cache[NODE_1].State != E
rule_16377: InvSet[NODE_2] = false & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != Inv
rule_16378: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = I -> InvSet[NODE_2] = false
rule_16379: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_16380: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_16381: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_16382: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_16383: Cache[NODE_2].State != E & Cache[NODE_2].State = I -> ShrSet[NODE_2] = false
rule_16384: Cache[NODE_2].State != E & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_16385: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_16386: Cache[NODE_2].State != E & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_16387: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_16388: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_16389: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_16390: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = false
rule_16391: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_16392: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_16393: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_2] = false
rule_16394: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State = I
rule_16395: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = false
rule_16396: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_16397: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_16398: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_16399: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_16400: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> Chan1[NODE_1].Cmd != ReqS
rule_16401: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> Cache[NODE_1].State = I
rule_16402: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_16403: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_16404: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_16405: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_16406: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_16407: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_16408: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_16409: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_16410: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_16411: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_16412: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_16413: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State = I
rule_16414: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_16415: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_16416: Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_16417: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_16418: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_16419: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_16420: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_16421: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_16422: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_16423: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_16424: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_16425: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Empty
rule_16426: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_16427: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_16428: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_16429: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_16430: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_16431: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State = I
rule_16432: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_16433: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_16434: Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqE
rule_16435: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_16436: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_16437: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State = I
rule_16438: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State = I
rule_16439: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_16440: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_16441: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_16442: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_16443: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_16444: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_16445: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_16446: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_16447: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_16448: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_16449: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_16450: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_16451: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_16452: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State = I
rule_16453: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = false
rule_16454: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_16455: Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_16456: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_16457: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_16458: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_16459: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_16460: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_16461: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_16462: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_16463: Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_16464: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_16465: InvSet[NODE_1] = false & Cache[NODE_2].State = I -> Cache[NODE_1].State != S
rule_16466: Cache[NODE_1].State != S & InvSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_16467: Cache[NODE_1].State != S & Cache[NODE_2].State = I -> InvSet[NODE_1] = false
rule_16468: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_16469: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = false
rule_16470: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State = I
rule_16471: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_16472: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = I -> ShrSet[NODE_2] = false
rule_16473: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_16474: Cache[NODE_2].State != S & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_16475: InvSet[NODE_2] = false & Cache[NODE_1].State = I -> Cache[NODE_2].State != S
rule_16476: InvSet[NODE_2] = false & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
rule_16477: Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_16478: Cache[NODE_2].State != E & ShrSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_16479: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_16480: Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_16481: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_16482: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_1] = false
rule_16483: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = false
rule_16484: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = false
rule_16485: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_16486: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_16487: InvSet[NODE_2] = false & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_16488: Cache[NODE_2].State != E & Cache[NODE_2].State = I -> InvSet[NODE_2] = false
rule_16489: Cache[NODE_2].State != E & InvSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_16490: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State = I
rule_16491: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_16492: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_16493: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_16494: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != S
rule_16495: Cache[NODE_1].State != S & InvSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_16496: InvSet[NODE_1] = false & Cache[NODE_2].State = I -> Cache[NODE_1].State != S
rule_16497: Cache[NODE_1].State != S & Cache[NODE_2].State = I -> InvSet[NODE_1] = false
rule_16498: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_16499: Cache[NODE_2].State != E & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_16500: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_16501: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State = I
rule_16502: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd = Empty
rule_16503: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Cache[NODE_1].State = I
rule_16504: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_16505: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_16506: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_16507: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_16508: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_16509: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_16510: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_16511: InvSet[NODE_1] = false & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_16512: Cache[NODE_2].State != E & InvSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_16513: Cache[NODE_2].State != E & Cache[NODE_2].State = I -> InvSet[NODE_1] = false
rule_16514: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_16515: Cache[NODE_2].State != E & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_16516: Cache[NODE_2].State != E & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_16517: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_16518: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_16519: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_16520: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_16521: Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_16522: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_16523: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_16524: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State = I
rule_16525: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_16526: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_16527: Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_16528: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> Chan1[NODE_2].Cmd != ReqS
rule_16529: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State = I
rule_16530: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_16531: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_16532: Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqE
rule_16533: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State = I
rule_16534: Cache[NODE_1].State != E & Cache[NODE_2].State = I -> ShrSet[NODE_2] = false
rule_16535: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_16536: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_16537: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_16538: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_16539: Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_16540: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_16541: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_16542: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_16543: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_16544: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = true -> Cache[NODE_1].State = I
rule_16545: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_16546: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = false
rule_16547: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_16548: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_16549: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_16550: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State = I
rule_16551: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_16552: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_16553: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_16554: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_16555: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_16556: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = false
rule_16557: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_16558: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_16559: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_16560: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State = I
rule_16561: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_16562: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_16563: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_16564: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_16565: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_16566: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_16567: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_16568: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_16569: InvSet[NODE_2] = false & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_16570: InvSet[NODE_2] = false & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_16571: Cache[NODE_2].State = I & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_16572: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_16573: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_16574: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_16575: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_16576: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_16577: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_16578: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_16579: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_16580: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_16581: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_16582: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State = I
rule_16583: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_16584: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_16585: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_16586: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_16587: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_16588: Cache[NODE_2].State != E & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_16589: Cache[NODE_2].State != E & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_16590: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_16591: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = false
rule_16592: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_16593: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_16594: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_16595: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = false
rule_16596: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_16597: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_16598: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_16599: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_16600: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_16601: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_16602: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State = I
rule_16603: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_16604: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_16605: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_16606: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_16607: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_16608: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_16609: InvSet[NODE_1] = false & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_16610: Cache[NODE_2].State != E & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_16611: Cache[NODE_2].State != E & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_16612: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State = I
rule_16613: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_16614: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_16615: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_16616: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_16617: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_16618: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_16619: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_16620: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_16621: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_16622: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> Cache[NODE_1].State = I
rule_16623: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_16624: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_16625: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_16626: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_16627: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != S
rule_16628: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_16629: Chan3[NODE_1].Cmd != InvAck & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_16630: Chan3[NODE_2].Cmd != InvAck & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_16631: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_16632: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_16633: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_16634: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_16635: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_16636: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_16637: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_16638: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_16639: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_16640: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_16641: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_16642: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State = I
rule_16643: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_16644: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_16645: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_16646: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State = I
rule_16647: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_16648: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_16649: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_16650: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_16651: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_16652: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_16653: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_16654: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_16655: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_16656: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_16657: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_16658: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_16659: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_16660: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_16661: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_16662: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_16663: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_16664: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_16665: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_16666: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_16667: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_16668: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_1] = false
rule_16669: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_1] = false
rule_16670: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_16671: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_16672: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_16673: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_16674: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_16675: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = false
rule_16676: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_16677: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State = I
rule_16678: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_16679: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State = I
rule_16680: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_16681: Cache[NODE_1].State != S & ShrSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_16682: Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_16683: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_16684: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State = I
rule_16685: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_16686: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_16687: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_16688: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> Cache[NODE_1].State != S
rule_16689: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_16690: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State = I
rule_16691: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = I -> ShrSet[NODE_2] = false
rule_16692: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_16693: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_16694: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_16695: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = false
rule_16696: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_16697: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_16698: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = false
rule_16699: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State = I
rule_16700: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != Inv
rule_16701: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_16702: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_16703: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = false
rule_16704: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Cache[NODE_2].State != S
rule_16705: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
rule_16706: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_16707: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = I -> ShrSet[NODE_2] = false
rule_16708: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_16709: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State = I
rule_16710: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = false
rule_16711: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_16712: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_16713: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_16714: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_16715: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_16716: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_16717: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State = I
rule_16718: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_16719: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_1] = false
rule_16720: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_16721: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_16722: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_16723: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_16724: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_16725: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_16726: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_16727: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_16728: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_16729: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State = I
rule_16730: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_16731: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_16732: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_16733: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_16734: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_16735: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_16736: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_16737: ShrSet[NODE_2] = false & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_16738: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_16739: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_16740: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_16741: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_16742: Cache[NODE_2].State != E & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_16743: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_16744: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_16745: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_16746: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_16747: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_16748: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_16749: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_16750: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_16751: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_16752: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_16753: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_16754: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_1] = false
rule_16755: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_16756: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_16757: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_16758: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_16759: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_16760: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_16761: InvSet[NODE_1] = false & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != Inv
rule_16762: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_16763: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = I -> InvSet[NODE_1] = false
rule_16764: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State = I
rule_16765: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_16766: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_16767: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_16768: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Empty
rule_16769: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_16770: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_16771: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_16772: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_16773: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_16774: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_16775: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_16776: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_16777: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_16778: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_16779: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_16780: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State = I
rule_16781: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_16782: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = false
rule_16783: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = false
rule_16784: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_16785: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_16786: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_2] = false
rule_16787: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_1] = false
rule_16788: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_16789: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_16790: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_16791: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_16792: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_16793: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_16794: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntS
rule_16795: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = true -> Cache[NODE_1].State = I
rule_16796: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = false
rule_16797: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = false
rule_16798: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State = I
rule_16799: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_16800: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_16801: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_16802: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_16803: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_16804: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State = I
rule_16805: Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqS
rule_16806: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State = I
rule_16807: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_16808: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_16809: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_16810: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_16811: Cache[NODE_1].State != E & InvSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_16812: Cache[NODE_1].State != E & Cache[NODE_2].State = I -> InvSet[NODE_2] = false
rule_16813: InvSet[NODE_2] = false & Cache[NODE_2].State = I -> Cache[NODE_1].State != E
rule_16814: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_16815: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_16816: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_16817: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_16818: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_16819: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_16820: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_16821: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_16822: Cache[NODE_1].State != S & Cache[NODE_2].State = I -> InvSet[NODE_2] = false
rule_16823: Cache[NODE_1].State != S & InvSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_16824: InvSet[NODE_2] = false & Cache[NODE_2].State = I -> Cache[NODE_1].State != S
rule_16825: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_16826: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_16827: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_16828: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State = I
rule_16829: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State = I
rule_16830: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_16831: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_16832: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_16833: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_16834: Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_16835: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_16836: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_16837: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_16838: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_16839: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_2] = false
rule_16840: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_1] = false
rule_16841: Cache[NODE_1].State != S & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_16842: Cache[NODE_2].State != E & ShrSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_16843: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_16844: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_16845: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_16846: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_16847: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_16848: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_16849: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_16850: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_16851: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_16852: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_16853: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_16854: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_16855: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_16856: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_16857: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_16858: Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_16859: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntS
rule_16860: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = true -> Cache[NODE_1].State = I
rule_16861: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_16862: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_16863: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_16864: Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqS
rule_16865: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_16866: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_16867: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_16868: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_16869: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_16870: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_16871: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_16872: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_16873: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_16874: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_16875: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_16876: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_16877: Cache[NODE_1].State != E & InvSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_16878: InvSet[NODE_1] = false & Cache[NODE_2].State = I -> Cache[NODE_1].State != E
rule_16879: Cache[NODE_1].State != E & Cache[NODE_2].State = I -> InvSet[NODE_1] = false
rule_16880: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_16881: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_16882: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_16883: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_16884: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_16885: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_16886: Cache[NODE_1].State != S & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_16887: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_16888: Cache[NODE_1].State != S & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_16889: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_16890: ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> Cache[NODE_2].State = I
rule_16891: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_16892: InvSet[NODE_2] = false & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_16893: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = I -> InvSet[NODE_2] = false
rule_16894: Cache[NODE_1].State != S & Cache[NODE_2].State = I -> ShrSet[NODE_2] = false
rule_16895: Cache[NODE_1].State != S & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_16896: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_16897: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_16898: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_16899: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_16900: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = false
rule_16901: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_16902: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State = I
rule_16903: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_16904: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_16905: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_16906: InvSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_16907: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_16908: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_16909: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_16910: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_16911: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_16912: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_16913: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_16914: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_16915: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_16916: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_16917: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_16918: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_16919: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_16920: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_16921: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_16922: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = false
rule_16923: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State = I
rule_16924: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_16925: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_16926: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_16927: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_16928: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_16929: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_16930: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_16931: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_1] = false
rule_16932: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_1] = false
rule_16933: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_16934: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_16935: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_16936: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_16937: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != Inv
rule_16938: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_16939: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_16940: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_1] = false
rule_16941: Cache[NODE_2].State != S & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_16942: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_16943: Cache[NODE_2].State != S & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_16944: Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_16945: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_16946: InvSet[NODE_1] = false & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_16947: Cache[NODE_2].State != E & InvSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_16948: Cache[NODE_2].State != E & Cache[NODE_2].State = I -> InvSet[NODE_1] = false
rule_16949: InvSet[NODE_1] = false & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_16950: InvSet[NODE_1] = false & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_16951: Cache[NODE_2].State = I & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_16952: Cache[NODE_1].State != S & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_16953: InvSet[NODE_2] = false & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_16954: Cache[NODE_1].State != S & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_16955: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_16956: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_16957: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_16958: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_16959: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_16960: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_16961: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_16962: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_16963: InvSet[NODE_1] = false & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_16964: Cache[NODE_2].State != E & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_16965: Cache[NODE_2].State != E & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_16966: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_16967: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_16968: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_1] = false
rule_16969: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_16970: Cache[NODE_1].State != S & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_16971: Cache[NODE_2].State != E & ShrSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_16972: Cache[NODE_2].State = I & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
rule_16973: Cache[NODE_2].State != S & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_16974: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_16975: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_16976: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_16977: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_16978: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_16979: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_16980: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_16981: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_16982: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_16983: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_16984: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_16985: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_16986: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_16987: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_16988: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_16989: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_16990: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_16991: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_16992: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_16993: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_16994: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = true -> Cache[NODE_1].State = I
rule_16995: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_16996: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_16997: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_2] = false
rule_16998: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_16999: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_17000: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_17001: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_17002: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_17003: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_17004: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_17005: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_17006: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_17007: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_2] = false
rule_17008: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_17009: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_17010: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_17011: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_17012: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_17013: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_17014: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_2] = false
rule_17015: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State = I
rule_17016: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_17017: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_17018: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_17019: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_17020: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_17021: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_17022: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_17023: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_17024: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_17025: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_17026: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_17027: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_17028: ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> Cache[NODE_1].State = I
rule_17029: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State = I
rule_17030: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_17031: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_17032: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> Cache[NODE_1].State != E
rule_17033: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_17034: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_17035: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_17036: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_17037: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = false
rule_17038: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = false
rule_17039: InvSet[NODE_2] = false & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_17040: Cache[NODE_2].State != E & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_17041: Cache[NODE_2].State != E & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_17042: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_17043: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_17044: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_17045: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_17046: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_17047: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_17048: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_17049: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_17050: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_17051: Cache[NODE_1].State != E & Cache[NODE_2].State = I -> ShrSet[NODE_2] = false
rule_17052: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_17053: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_17054: Cache[NODE_1].State != S & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_17055: InvSet[NODE_2] = false & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_17056: Cache[NODE_1].State != S & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_17057: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_17058: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_17059: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_17060: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_17061: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_17062: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_17063: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_17064: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_17065: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_17066: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_17067: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_17068: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_17069: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_17070: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> Chan1[NODE_1].Cmd = Empty
rule_17071: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Cache[NODE_1].State = I
rule_17072: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> Chan1[NODE_2].Cmd != ReqE
rule_17073: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State = I
rule_17074: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_2] = false
rule_17075: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_2] = false
rule_17076: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_17077: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_17078: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_17079: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_17080: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_2] = false
rule_17081: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_1] = false
rule_17082: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_17083: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_17084: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_17085: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_17086: Cache[NODE_2].State != S & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_17087: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_17088: Cache[NODE_2].State != S & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_17089: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_17090: Cache[NODE_1].State != S & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_17091: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_17092: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_17093: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_17094: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_17095: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_17096: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_17097: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State = I
rule_17098: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_17099: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_17100: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_17101: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_17102: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_17103: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_17104: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_17105: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_17106: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_17107: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_17108: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State = I
rule_17109: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_17110: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = I -> InvSet[NODE_2] = false
rule_17111: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_17112: InvSet[NODE_2] = false & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_17113: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_17114: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_17115: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_17116: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_17117: InvSet[NODE_1] = false & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_17118: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_17119: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = I -> InvSet[NODE_1] = false
rule_17120: Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqS
rule_17121: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_17122: Cache[NODE_1].State != E & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_17123: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_17124: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_17125: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_1] = false
rule_17126: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_1] = false
rule_17127: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_17128: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = false
rule_17129: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_17130: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_17131: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State = I
rule_17132: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_17133: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_17134: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_17135: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_17136: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_17137: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_17138: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_17139: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_17140: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_17141: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_17142: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_17143: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> Chan1[NODE_2].Cmd != ReqE
rule_17144: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State = I
rule_17145: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_17146: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_17147: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_17148: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_17149: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_17150: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_17151: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_17152: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_17153: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_17154: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_17155: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_17156: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_17157: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_17158: Cache[NODE_1].State != E & InvSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_17159: Cache[NODE_1].State != E & Cache[NODE_2].State = I -> InvSet[NODE_1] = false
rule_17160: InvSet[NODE_1] = false & Cache[NODE_2].State = I -> Cache[NODE_1].State != E
rule_17161: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_17162: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_17163: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_17164: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_17165: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_17166: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_1] = false
rule_17167: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_1] = false
rule_17168: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_17169: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_17170: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_17171: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_17172: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_17173: InvSet[NODE_2] = false & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
rule_17174: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_17175: Cache[NODE_2].State = I & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_17176: InvSet[NODE_2] = false & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_17177: InvSet[NODE_2] = false & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_17178: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_17179: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_17180: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_17181: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd = Empty
rule_17182: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Cache[NODE_1].State = I
rule_17183: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State = I
rule_17184: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_17185: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_17186: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_17187: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_17188: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_17189: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_17190: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_17191: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_17192: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_17193: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_17194: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_17195: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = false
rule_17196: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_17197: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_17198: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_17199: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_17200: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_17201: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_17202: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_17203: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = false
rule_17204: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_17205: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> Chan1[NODE_1].Cmd != ReqE
rule_17206: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = true -> Cache[NODE_1].State = I
rule_17207: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = I -> ShrSet[NODE_2] = false
rule_17208: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_17209: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_17210: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_17211: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_17212: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_17213: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = false
rule_17214: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_17215: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_17216: InvSet[NODE_2] = false & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
rule_17217: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_17218: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State = I
rule_17219: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_17220: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_17221: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_17222: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_17223: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != S
rule_17224: Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqE
rule_17225: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State = I
rule_17226: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_17227: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_17228: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_17229: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_17230: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_17231: Cache[NODE_1].State != S & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_17232: Cache[NODE_1].State != E & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_17233: Cache[NODE_1].State != E & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_17234: InvSet[NODE_2] = false & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_17235: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_17236: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_17237: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_17238: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_17239: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_17240: Cache[NODE_1].State != S & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_17241: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_17242: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_17243: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_17244: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_17245: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_17246: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_17247: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_17248: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_17249: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_17250: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_17251: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_17252: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_17253: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_17254: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_17255: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_17256: InvSet[NODE_1] = false & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_17257: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = I -> InvSet[NODE_1] = false
rule_17258: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_17259: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_17260: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_17261: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_17262: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_17263: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_17264: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_17265: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_17266: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_17267: Cache[NODE_1].State != S & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_17268: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_17269: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_17270: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_17271: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_17272: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_17273: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_17274: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_17275: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_17276: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_17277: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_17278: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_17279: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_17280: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_17281: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_17282: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_17283: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_17284: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_17285: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_17286: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_17287: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_17288: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_17289: Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd = Empty
rule_17290: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_17291: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_17292: InvSet[NODE_2] = false & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != Inv
rule_17293: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_17294: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = I -> InvSet[NODE_2] = false
rule_17295: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_17296: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_17297: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_17298: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_17299: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_17300: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_17301: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_17302: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State = I
rule_17303: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_17304: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_17305: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_17306: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_17307: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_17308: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_17309: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_17310: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State = I
rule_17311: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_17312: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_17313: Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_17314: Cache[NODE_2].State != E & ShrSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_17315: InvSet[NODE_2] = false & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_17316: Cache[NODE_2].State != E & InvSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_17317: Cache[NODE_2].State != E & Cache[NODE_2].State = I -> InvSet[NODE_2] = false
rule_17318: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_17319: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_17320: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_17321: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_17322: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_17323: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_17324: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_17325: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_17326: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_17327: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_2] = false
rule_17328: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_17329: Cache[NODE_2].State != E & ShrSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_17330: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_17331: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_17332: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_17333: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_17334: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_17335: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_17336: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_17337: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_17338: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State = I
rule_17339: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_17340: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_17341: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_17342: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = false
rule_17343: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_17344: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_17345: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_17346: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_17347: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_17348: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = false
rule_17349: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State = I
rule_17350: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_17351: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_17352: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_17353: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_17354: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_17355: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_17356: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_17357: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_17358: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_17359: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State = I
rule_17360: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_17361: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_17362: Cache[NODE_1].State != E & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_17363: Cache[NODE_1].State != E & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_17364: InvSet[NODE_2] = false & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_17365: Cache[NODE_1].State != E & Cache[NODE_1].State != S -> ShrSet[NODE_2] = false
rule_17366: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_17367: Cache[NODE_1].State != S & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_17368: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_17369: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqS
rule_17370: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntE
rule_17371: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State = I
rule_17372: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> InvSet[NODE_2] = false
rule_17373: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_17374: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqE
rule_17375: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_17376: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = I -> InvSet[NODE_2] = false
rule_17377: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_17378: InvSet[NODE_2] = false & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd = Empty
rule_17379: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_17380: Cache[NODE_2].State != E & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqS
rule_17381: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State = I
rule_17382: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State = I
rule_17383: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_17384: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_17385: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_17386: Cache[NODE_1].State != E & Cache[NODE_2].State != E -> ShrSet[NODE_2] = false
rule_17387: Cache[NODE_2].State != E & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_17388: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_17389: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> ShrSet[NODE_2] = false
rule_17390: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_17391: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_17392: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_17393: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_17394: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_17395: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_17396: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_17397: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_17398: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_17399: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_17400: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_17401: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_17402: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_17403: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_17404: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> InvSet[NODE_2] = false
rule_17405: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_17406: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = false
rule_17407: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_17408: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_17409: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_17410: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_17411: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_17412: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_17413: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_2] = false
rule_17414: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_17415: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_17416: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
rule_17417: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_17418: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_17419: Cache[NODE_2].State != E & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_17420: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_17421: Cache[NODE_2].State != E & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_17422: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_17423: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_17424: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_17425: Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_17426: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_17427: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_17428: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_17429: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_17430: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_17431: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_17432: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_17433: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_17434: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_17435: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_17436: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_17437: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_17438: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_17439: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != S
rule_17440: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = false
rule_17441: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_17442: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_17443: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_17444: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_17445: Cache[NODE_1].State != S & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd = Empty
rule_17446: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_17447: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != S
rule_17448: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_17449: Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_17450: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> ShrSet[NODE_1] = true
rule_17451: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_17452: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_17453: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_17454: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = false
rule_17455: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_17456: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_17457: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_17458: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_17459: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_17460: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_17461: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_17462: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd != ReqE
rule_17463: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_17464: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_17465: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_17466: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_17467: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_17468: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_17469: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_17470: InvSet[NODE_1] = false & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd = Empty
rule_17471: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_17472: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> InvSet[NODE_1] = false
rule_17473: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_17474: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_17475: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_17476: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = false
rule_17477: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_17478: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_17479: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
rule_17480: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_17481: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_17482: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_17483: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State = I
rule_17484: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_17485: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_17486: Cache[NODE_2].State != E & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_17487: InvSet[NODE_2] = false & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_17488: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_17489: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_17490: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_17491: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_17492: InvSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntS
rule_17493: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_17494: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = I -> InvSet[NODE_1] = false
rule_17495: Cache[NODE_1].State != S & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqS
rule_17496: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != S
rule_17497: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_17498: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_17499: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqE
rule_17500: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_17501: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_17502: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_17503: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_17504: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_17505: InvSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_17506: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_17507: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_17508: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_17509: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_17510: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_17511: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_17512: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State = I
rule_17513: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqS
rule_17514: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_17515: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_17516: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
rule_17517: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_17518: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_17519: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_17520: InvSet[NODE_2] = false & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_17521: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_17522: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_17523: Cache[NODE_1].State != S & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_17524: Cache[NODE_1].State != S & Cache[NODE_2].State != E -> ShrSet[NODE_2] = false
rule_17525: Cache[NODE_2].State != E & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_17526: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_17527: Cache[NODE_2].State != E & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_17528: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != E -> InvSet[NODE_1] = false
rule_17529: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_17530: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_17531: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_17532: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_17533: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = false
rule_17534: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_17535: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_17536: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_17537: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_17538: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_17539: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_17540: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = false
rule_17541: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = false
rule_17542: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = false
rule_17543: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_17544: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_17545: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_17546: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_17547: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_17548: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_17549: Cache[NODE_1].State != S & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
rule_17550: Cache[NODE_1].State != S & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_17551: Cache[NODE_2].State != S & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_17552: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_17553: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = I -> InvSet[NODE_2] = false
rule_17554: Cache[NODE_1].State != S & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_17555: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_17556: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_17557: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_17558: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_17559: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_17560: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_17561: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_17562: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_17563: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_17564: Cache[NODE_1].State != E & Cache[NODE_1].State = I -> Cache[NODE_2].State = I
rule_17565: Cache[NODE_1].State != E & Cache[NODE_2].State = I -> Cache[NODE_1].State = I
rule_17566: Cache[NODE_2].State = I & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_17567: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_17568: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_17569: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_17570: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_17571: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_17572: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_17573: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = false
rule_17574: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_17575: Cache[NODE_1].State != E & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_17576: Cache[NODE_1].State != E & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_17577: InvSet[NODE_1] = false & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_17578: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_17579: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_17580: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_17581: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State = I
rule_17582: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_17583: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_17584: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_17585: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_17586: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_17587: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_17588: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_17589: Cache[NODE_1].State != S & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_17590: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_17591: Cache[NODE_1].State != S & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_17592: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State != S -> InvSet[NODE_2] = false
rule_17593: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqE
rule_17594: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_17595: InvSet[NODE_2] = false & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_17596: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_17597: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_17598: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_17599: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_17600: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_17601: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_17602: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_17603: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_17604: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_17605: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqS
rule_17606: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != E
rule_17607: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_17608: Cache[NODE_2].State != E & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_17609: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_17610: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_17611: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_17612: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntS
rule_17613: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_17614: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_17615: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_17616: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State = I
rule_17617: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_17618: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_17619: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_17620: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_17621: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> ShrSet[NODE_2] = false
rule_17622: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_17623: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_17624: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_17625: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_17626: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_17627: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = false
rule_17628: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_17629: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_17630: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqE
rule_17631: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_17632: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_17633: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = false
rule_17634: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_17635: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_17636: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = I -> ShrSet[NODE_2] = false
rule_17637: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_17638: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_17639: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd = Empty
rule_17640: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State = I
rule_17641: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd = Empty
rule_17642: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_17643: Cache[NODE_1].State != E & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_17644: Cache[NODE_1].State != E & Cache[NODE_1].State != S -> InvSet[NODE_1] = false
rule_17645: Cache[NODE_1].State != S & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_17646: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_17647: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_17648: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_17649: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_17650: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = false
rule_17651: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_17652: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_17653: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_17654: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_17655: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqE
rule_17656: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_17657: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = false
rule_17658: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_17659: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = false
rule_17660: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != S
rule_17661: InvSet[NODE_2] = false & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntE
rule_17662: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_2] = false
rule_17663: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State = I
rule_17664: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State = I
rule_17665: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != S
rule_17666: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_17667: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_17668: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_17669: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_17670: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_17671: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_17672: Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_17673: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> ShrSet[NODE_1] = true
rule_17674: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_17675: Cache[NODE_1].State != S & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_17676: Cache[NODE_2].State != E & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_17677: Cache[NODE_1].State != S & Cache[NODE_2].State != E -> InvSet[NODE_1] = false
rule_17678: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_17679: Cache[NODE_2].State != E & ShrSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_17680: Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_17681: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_17682: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqE
rule_17683: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_17684: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_17685: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_17686: Cache[NODE_2].State != E & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_17687: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_17688: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_17689: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_17690: Cache[NODE_1].State != E & Cache[NODE_2].State != E -> ShrSet[NODE_2] = false
rule_17691: Cache[NODE_2].State != E & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_17692: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State = I
rule_17693: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_17694: Cache[NODE_1].State != S & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_17695: Cache[NODE_1].State != S & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_17696: Cache[NODE_2].State != E & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_17697: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_17698: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_17699: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_17700: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_17701: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_17702: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_17703: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_17704: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_17705: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_17706: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_17707: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd = Empty
rule_17708: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State = I
rule_17709: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_17710: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
rule_17711: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_17712: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_17713: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State = I
rule_17714: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_17715: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_17716: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_17717: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_17718: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State = I
rule_17719: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State = I
rule_17720: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_17721: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_17722: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_17723: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_17724: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_17725: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_17726: InvSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd = Empty
rule_17727: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_17728: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_17729: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = false
rule_17730: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_17731: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_17732: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State = I
rule_17733: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_17734: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_17735: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != S
rule_17736: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = false
rule_17737: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = false
rule_17738: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_17739: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_17740: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_17741: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_17742: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_2] = false
rule_17743: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_17744: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_17745: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_17746: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = false
rule_17747: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_17748: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_17749: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_17750: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntE
rule_17751: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State = I
rule_17752: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_17753: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_17754: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_17755: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_17756: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntS
rule_17757: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_17758: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_17759: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_17760: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_17761: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_17762: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_17763: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_17764: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_17765: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_17766: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_17767: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_17768: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State = I
rule_17769: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State = I
rule_17770: Cache[NODE_1].State != E & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_17771: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_2] = false
rule_17772: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_17773: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_17774: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_17775: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_17776: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State != S -> InvSet[NODE_1] = false
rule_17777: Cache[NODE_1].State != S & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_17778: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_17779: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_17780: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_17781: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_17782: InvSet[NODE_2] = false & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd = Empty
rule_17783: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_17784: Cache[NODE_2].State != E & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_17785: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State != E -> InvSet[NODE_1] = false
rule_17786: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_17787: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_17788: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_17789: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_17790: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_17791: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_17792: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_17793: Cache[NODE_1].State != S & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqE
rule_17794: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_17795: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_17796: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_17797: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_17798: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_17799: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_17800: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_17801: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_17802: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_17803: Cache[NODE_1].State != E & Cache[NODE_1].State != S -> ShrSet[NODE_2] = false
rule_17804: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_17805: Cache[NODE_1].State != S & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_17806: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_17807: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
rule_17808: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_17809: Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_17810: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_17811: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_17812: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_17813: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_17814: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_17815: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_17816: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_17817: InvSet[NODE_1] = false & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd = Empty
rule_17818: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_17819: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = I -> InvSet[NODE_1] = false
rule_17820: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = I -> ShrSet[NODE_2] = false
rule_17821: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_17822: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_17823: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_17824: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_17825: Cache[NODE_1].State != E & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_17826: InvSet[NODE_1] = false & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_17827: Cache[NODE_1].State != E & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_17828: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_17829: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_17830: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_17831: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State = I
rule_17832: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_17833: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_17834: ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> Cache[NODE_1].State != S
rule_17835: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_17836: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_17837: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = Empty
rule_17838: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_17839: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_17840: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_17841: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_17842: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_17843: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_17844: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_17845: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_17846: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = false
rule_17847: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_17848: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_17849: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd = Empty
rule_17850: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = false
rule_17851: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_17852: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_17853: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = false
rule_17854: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_17855: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd = Empty
rule_17856: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_17857: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_17858: Cache[NODE_1].State != S & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqS
rule_17859: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_17860: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_17861: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_17862: Cache[NODE_2].State = I & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_17863: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = I -> Cache[NODE_2].State = I
rule_17864: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = I -> Cache[NODE_1].State = I
rule_17865: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_17866: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_17867: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_17868: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_17869: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_17870: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_2] = false
rule_17871: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_17872: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_17873: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_17874: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_17875: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_17876: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_17877: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_17878: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_17879: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_17880: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != S
rule_17881: Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqS
rule_17882: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_17883: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd = Empty
rule_17884: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_17885: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqS
rule_17886: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
rule_17887: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_17888: Cache[NODE_2].State != S & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_17889: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_17890: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State = I
rule_17891: Cache[NODE_1].State != S & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_17892: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_17893: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_17894: Cache[NODE_2].State != E & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqE
rule_17895: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_17896: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_17897: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_17898: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_17899: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_17900: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_17901: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_17902: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = false
rule_17903: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_17904: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_17905: Cache[NODE_2].State != E & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_17906: InvSet[NODE_2] = false & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd = Empty
rule_17907: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> InvSet[NODE_2] = false
rule_17908: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_17909: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_17910: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_17911: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_17912: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_17913: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = false
rule_17914: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_17915: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_17916: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntS
rule_17917: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_17918: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_17919: Cache[NODE_1].State != E & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
rule_17920: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_17921: Cache[NODE_2].State != S & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_17922: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_17923: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd = Empty
rule_17924: InvSet[NODE_2] = false & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_17925: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_17926: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State = I
rule_17927: Cache[NODE_2].State != S & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_17928: Cache[NODE_2].State != E & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
rule_17929: Cache[NODE_2].State != E & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_17930: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_17931: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = false
rule_17932: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqE
rule_17933: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_17934: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_17935: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_17936: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_17937: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_17938: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_17939: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_17940: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_17941: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State = I
rule_17942: Cache[NODE_1].State != S & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_17943: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_17944: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = false
rule_17945: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_17946: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_17947: Cache[NODE_2].State != E & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_17948: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_17949: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_17950: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_17951: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_17952: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqE
rule_17953: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_17954: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_17955: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd = Empty
rule_17956: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_17957: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_17958: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_17959: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_17960: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_17961: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_17962: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_17963: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_17964: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_17965: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_17966: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_17967: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_17968: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != S
rule_17969: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_17970: Cache[NODE_1].State != E & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_17971: Cache[NODE_2].State != E & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_17972: Cache[NODE_1].State != E & Cache[NODE_2].State != E -> InvSet[NODE_1] = false
rule_17973: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_17974: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_17975: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_17976: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_17977: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_17978: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_17979: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_17980: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_17981: InvSet[NODE_2] = false & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_17982: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_17983: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd = Empty
rule_17984: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_17985: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqS
rule_17986: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntS
rule_17987: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_17988: Cache[NODE_1].State != S & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_17989: Cache[NODE_2].State != E & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_17990: Cache[NODE_1].State != S & Cache[NODE_2].State != E -> InvSet[NODE_1] = false
rule_17991: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_17992: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_17993: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_17994: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = false
rule_17995: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_17996: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_17997: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_17998: InvSet[NODE_2] = false & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd = Empty
rule_17999: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_18000: Cache[NODE_2].State != S & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_18001: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
rule_18002: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_18003: InvSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_18004: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_18005: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_18006: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_18007: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_18008: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_18009: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_18010: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_18011: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_18012: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_18013: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_18014: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_18015: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd = Empty
rule_18016: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_18017: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_18018: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_18019: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_18020: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_18021: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd = Empty
rule_18022: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State = I
rule_18023: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_18024: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_18025: Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd = Empty
rule_18026: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_18027: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_18028: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
rule_18029: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_18030: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_18031: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_18032: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_18033: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_18034: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_18035: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = false
rule_18036: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_18037: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_18038: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = false
rule_18039: Cache[NODE_1].State != E & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_18040: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_2] = false
rule_18041: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_18042: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_18043: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_18044: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_18045: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_18046: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
rule_18047: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_18048: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_18049: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_18050: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd = Empty
rule_18051: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_18052: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_18053: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_18054: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd = Empty
rule_18055: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_18056: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_18057: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_18058: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != S
rule_18059: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_18060: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_18061: InvSet[NODE_2] = false & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd = Empty
rule_18062: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = I -> InvSet[NODE_2] = false
rule_18063: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_18064: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_18065: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State = I
rule_18066: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_18067: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_18068: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_18069: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_18070: Cache[NODE_2].State != E & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_18071: Cache[NODE_2].State != S & Cache[NODE_1].State = I -> Cache[NODE_2].State = I
rule_18072: Cache[NODE_2].State = I & Cache[NODE_1].State = I -> Cache[NODE_2].State != S
rule_18073: Cache[NODE_2].State = I & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
rule_18074: Cache[NODE_2].State != E & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_18075: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_18076: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_18077: ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != Inv
rule_18078: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_18079: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_18080: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_18081: InvSet[NODE_2] = false & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_18082: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_18083: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_18084: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd = Empty
rule_18085: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_18086: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntS
rule_18087: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_18088: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_18089: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_18090: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_18091: InvSet[NODE_2] = false & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd = Empty
rule_18092: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_18093: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_18094: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State = I
rule_18095: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_18096: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_18097: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_18098: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_18099: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_18100: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = false
rule_18101: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqS
rule_18102: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_18103: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_18104: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_18105: Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqE
rule_18106: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != S
rule_18107: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_18108: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
rule_18109: Cache[NODE_1].State != S & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_18110: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_18111: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = false
rule_18112: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_18113: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_18114: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != S
rule_18115: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_18116: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_18117: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = I -> ShrSet[NODE_2] = false
rule_18118: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_18119: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_18120: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_18121: Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_18122: InvSet[NODE_1] = false & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_18123: Cache[NODE_1].State != S & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_18124: Cache[NODE_1].State != S & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_18125: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd = Empty
rule_18126: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_18127: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_18128: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_18129: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_18130: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_18131: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd = Empty
rule_18132: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_18133: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_18134: InvSet[NODE_2] = false & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_18135: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_18136: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_18137: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
rule_18138: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_18139: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_18140: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_18141: InvSet[NODE_2] = false & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_18142: Cache[NODE_2].State != E & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_18143: Cache[NODE_2].State != E & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_18144: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_18145: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_18146: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_18147: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_18148: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_18149: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_18150: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State = I
rule_18151: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_18152: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_18153: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_18154: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_18155: Cache[NODE_2].State != E & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqS
rule_18156: InvSet[NODE_2] = false & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntE
rule_18157: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State = I
rule_18158: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_2] = false
rule_18159: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_18160: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_18161: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_18162: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_18163: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_18164: InvSet[NODE_2] = false & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = Empty
rule_18165: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_18166: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_18167: Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqE
rule_18168: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != S
rule_18169: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_18170: InvSet[NODE_1] = false & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntS
rule_18171: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = I -> InvSet[NODE_1] = false
rule_18172: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_18173: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_18174: Cache[NODE_1].State != S & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd = Empty
rule_18175: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_18176: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_18177: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_18178: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_18179: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_18180: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_18181: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_18182: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_18183: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_18184: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_18185: Cache[NODE_2].State != E & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqE
rule_18186: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_18187: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = false
rule_18188: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_18189: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State != S -> ShrSet[NODE_2] = false
rule_18190: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_18191: Cache[NODE_1].State != S & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_18192: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_18193: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_18194: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != S
rule_18195: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_18196: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_18197: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_18198: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_18199: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != S
rule_18200: Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqE
rule_18201: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != S
rule_18202: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_18203: Cache[NODE_2].State != E & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd = Empty
rule_18204: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State = I
rule_18205: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_18206: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_18207: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_18208: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_18209: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != S
rule_18210: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_18211: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_18212: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_18213: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_18214: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_18215: Cache[NODE_1].State != S & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_18216: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_18217: InvSet[NODE_2] = false & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntS
rule_18218: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = I -> InvSet[NODE_2] = false
rule_18219: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_18220: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd = Empty
rule_18221: Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqS
rule_18222: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != S
rule_18223: Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqS
rule_18224: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_18225: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_18226: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_18227: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_18228: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_18229: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_18230: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_18231: Cache[NODE_2].State != E & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_18232: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_18233: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
rule_18234: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_18235: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_18236: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_18237: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_18238: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_18239: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = I -> ShrSet[NODE_2] = false
rule_18240: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_18241: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_18242: Cache[NODE_2].State != E & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_18243: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State = I
rule_18244: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_18245: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_18246: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_18247: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_18248: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_18249: Cache[NODE_1].State != S & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_18250: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_18251: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_18252: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != S
rule_18253: InvSet[NODE_1] = false & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_18254: Cache[NODE_2].State != E & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_18255: Cache[NODE_2].State != E & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_18256: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
rule_18257: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_18258: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_18259: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_18260: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> ShrSet[NODE_2] = false
rule_18261: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_18262: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_18263: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqE
rule_18264: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_18265: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_18266: Cache[NODE_1].State != S & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_18267: Cache[NODE_1].State != E & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_18268: Cache[NODE_1].State != E & Cache[NODE_1].State != S -> InvSet[NODE_1] = false
rule_18269: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_18270: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_18271: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_18272: Cache[NODE_2].State != E & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd = Empty
rule_18273: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_18274: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_18275: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_18276: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State = I
rule_18277: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_18278: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_18279: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_18280: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_18281: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd = Empty
rule_18282: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_18283: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_18284: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_18285: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_18286: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_18287: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = false
rule_18288: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_18289: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_18290: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_18291: Cache[NODE_1].State != S & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_18292: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_2] = false
rule_18293: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_18294: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State = I
rule_18295: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_18296: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_18297: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_18298: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_18299: Cache[NODE_2].State != E & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqE
rule_18300: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = false
rule_18301: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != S
rule_18302: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = I -> ShrSet[NODE_2] = false
rule_18303: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_18304: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqS
rule_18305: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != E
rule_18306: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_18307: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_18308: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_18309: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_18310: Cache[NODE_2].State = I & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_18311: Cache[NODE_2].State != E & Cache[NODE_1].State = I -> Cache[NODE_2].State = I
rule_18312: Cache[NODE_2].State != E & Cache[NODE_2].State = I -> Cache[NODE_1].State = I
rule_18313: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_18314: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_18315: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_18316: ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
rule_18317: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_18318: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_18319: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_18320: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_18321: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_18322: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_18323: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_18324: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = false
rule_18325: Cache[NODE_1].State != S & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_18326: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_2] = false
rule_18327: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_18328: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_18329: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
rule_18330: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_18331: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd = GntE
rule_18332: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_18333: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_18334: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_18335: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_18336: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_18337: Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_18338: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_18339: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_18340: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd = Empty
rule_18341: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_18342: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_18343: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_18344: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_18345: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = I -> InvSet[NODE_1] = false
rule_18346: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_18347: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd = Empty
rule_18348: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_18349: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_18350: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_18351: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_18352: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntS
rule_18353: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_18354: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_18355: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_18356: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = I -> Cache[NODE_1].State = I
rule_18357: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = I -> Cache[NODE_2].State = I
rule_18358: Cache[NODE_2].State = I & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
rule_18359: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_18360: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_18361: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_18362: Cache[NODE_2].State != E & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd = Empty
rule_18363: Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd = Empty
rule_18364: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_18365: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_18366: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_18367: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_18368: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_18369: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_18370: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_18371: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_18372: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_18373: Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_18374: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_18375: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_18376: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_18377: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_18378: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_18379: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_18380: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_18381: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd = Empty
rule_18382: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_18383: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = false
rule_18384: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_18385: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != S
rule_18386: Cache[NODE_1].State != E & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
rule_18387: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_18388: Cache[NODE_2].State != S & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_18389: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_18390: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_18391: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State = I
rule_18392: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_18393: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_18394: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_18395: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_18396: Cache[NODE_2].State != E & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_18397: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State != E -> InvSet[NODE_1] = false
rule_18398: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_18399: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_18400: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_18401: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_18402: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_18403: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State = I
rule_18404: InvSet[NODE_1] = false & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd = Empty
rule_18405: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_18406: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> InvSet[NODE_1] = false
rule_18407: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_18408: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_18409: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd = GntS
rule_18410: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_18411: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_18412: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_18413: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_18414: Cache[NODE_1].State != S & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqE
rule_18415: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
rule_18416: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd = Empty
rule_18417: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_18418: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd = Empty
rule_18419: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_18420: InvSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_18421: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_18422: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_18423: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_18424: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_18425: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State = I
rule_18426: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_18427: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = I -> ShrSet[NODE_2] = false
rule_18428: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_18429: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_18430: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_18431: Cache[NODE_1].State != S & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd = Empty
rule_18432: Cache[NODE_1].State != S & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_18433: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_18434: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_1] = false
rule_18435: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_18436: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_18437: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_18438: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != S
rule_18439: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_18440: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_18441: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_18442: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State = I
rule_18443: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_18444: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_18445: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_18446: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_18447: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_18448: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_18449: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_18450: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_18451: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_18452: Cache[NODE_2].State != E & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_18453: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_18454: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_18455: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_18456: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_18457: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_18458: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_18459: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_18460: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_18461: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_18462: InvSet[NODE_2] = false & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = Empty
rule_18463: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_18464: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_18465: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_18466: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_18467: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_18468: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = false
rule_18469: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_18470: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_18471: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_18472: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_18473: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_18474: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = false
rule_18475: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_18476: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_18477: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_18478: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_18479: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_18480: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
rule_18481: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_18482: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_18483: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_18484: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = false
rule_18485: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_18486: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_18487: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_18488: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State = I
rule_18489: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_18490: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_18491: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd = Empty
rule_18492: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_18493: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_18494: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_18495: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_18496: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_18497: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_18498: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_18499: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_18500: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_18501: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_18502: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_18503: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_18504: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_18505: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_18506: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_18507: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = Empty
rule_18508: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_18509: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_18510: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = false
rule_18511: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_18512: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_18513: Cache[NODE_1].State != E & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_18514: Cache[NODE_1].State != E & Cache[NODE_1].State != S -> InvSet[NODE_2] = false
rule_18515: Cache[NODE_1].State != S & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_18516: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntS
rule_18517: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_18518: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = I -> InvSet[NODE_2] = false
rule_18519: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_18520: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_18521: Cache[NODE_1].State != S & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_18522: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_18523: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_18524: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd = Empty
rule_18525: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_18526: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_18527: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_18528: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd != ReqS
rule_18529: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntE
rule_18530: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State = I
rule_18531: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_18532: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_18533: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntS
rule_18534: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_18535: Cache[NODE_1].State != S & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
rule_18536: Cache[NODE_1].State != S & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_18537: Cache[NODE_2].State != S & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_18538: Cache[NODE_1].State != E & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_18539: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_1] = false
rule_18540: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_18541: Cache[NODE_2].State != E & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_18542: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_18543: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != E -> ShrSet[NODE_2] = false
rule_18544: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_18545: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_18546: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_18547: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != S
rule_18548: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_18549: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_18550: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_18551: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_18552: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_18553: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_18554: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_18555: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqE
rule_18556: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_18557: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_18558: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_18559: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_18560: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_18561: Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_18562: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_18563: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_18564: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntS
rule_18565: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_18566: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_18567: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_18568: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd = Empty
rule_18569: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_18570: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_18571: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_18572: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_18573: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_18574: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_18575: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State = I
rule_18576: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_18577: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_18578: InvSet[NODE_1] = false & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd = Empty
rule_18579: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_18580: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_18581: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_18582: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_18583: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_18584: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_18585: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != S
rule_18586: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_18587: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_18588: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_18589: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_18590: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_18591: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_18592: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_18593: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != S
rule_18594: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = false
rule_18595: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_18596: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_18597: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_18598: Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd = Empty
rule_18599: Cache[NODE_2].State != E & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_18600: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_18601: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_18602: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State = I
rule_18603: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_18604: InvSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_18605: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_18606: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_18607: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqE
rule_18608: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_18609: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_18610: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_18611: Cache[NODE_1].State != S & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqS
rule_18612: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != S
rule_18613: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_18614: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_18615: InvSet[NODE_2] = false & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd = Empty
rule_18616: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_18617: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_18618: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_18619: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_18620: Cache[NODE_2].State != E & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd = Empty
rule_18621: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_18622: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_18623: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_18624: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_18625: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_18626: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
rule_18627: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_18628: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != S
rule_18629: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_18630: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_18631: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_18632: Cache[NODE_2].State != E & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_18633: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_18634: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_18635: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_2] = false
rule_18636: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_18637: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_18638: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_18639: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_18640: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_18641: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_18642: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
rule_18643: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_18644: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_18645: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_18646: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_18647: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_18648: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_18649: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqS
rule_18650: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_18651: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_18652: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State != E -> ShrSet[NODE_2] = false
rule_18653: Cache[NODE_2].State != E & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_18654: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_18655: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = false
rule_18656: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_18657: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_18658: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_18659: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
rule_18660: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_18661: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd = GntE
rule_18662: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_18663: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State = I
rule_18664: Cache[NODE_2].State != E & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqE
rule_18665: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_18666: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_18667: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqE
rule_18668: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_18669: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
rule_18670: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_18671: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State = I
rule_18672: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_18673: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_18674: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_18675: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_18676: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_18677: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_18678: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_18679: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_2] = false
rule_18680: Cache[NODE_1].State != E & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_18681: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_18682: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_18683: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = false
rule_18684: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqS
rule_18685: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_18686: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_18687: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_18688: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_18689: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State = I
rule_18690: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_18691: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_18692: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_18693: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_18694: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_18695: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_18696: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = I -> ShrSet[NODE_2] = false
rule_18697: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_18698: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_18699: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_18700: InvSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_18701: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State = I
rule_18702: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_18703: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_18704: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State = I
rule_18705: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_18706: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_18707: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_18708: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_18709: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_18710: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_18711: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_18712: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_18713: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd = Empty
rule_18714: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_18715: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
rule_18716: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_18717: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_18718: Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_18719: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_18720: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != S
rule_18721: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_18722: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_18723: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_18724: Cache[NODE_1].State != E & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_18725: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_18726: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = false
rule_18727: InvSet[NODE_2] = false & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntS
rule_18728: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_18729: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_18730: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_18731: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State = I
rule_18732: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqS
rule_18733: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_18734: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_18735: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = false
rule_18736: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_18737: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_18738: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != S
rule_18739: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_18740: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_18741: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_18742: Cache[NODE_1].State != S & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqS
rule_18743: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_18744: Cache[NODE_1].State != S & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_18745: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_18746: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_18747: Cache[NODE_2].State != E & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_18748: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != E -> InvSet[NODE_1] = false
rule_18749: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_18750: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_18751: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_18752: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_18753: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_18754: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = false
rule_18755: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_18756: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_18757: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_18758: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> ShrSet[NODE_2] = false
rule_18759: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_18760: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_18761: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = false
rule_18762: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_18763: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_18764: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_18765: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_18766: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_18767: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_18768: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_18769: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd = Empty
rule_18770: InvSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_18771: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_18772: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_18773: Cache[NODE_1].State != S & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_18774: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_18775: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_18776: InvSet[NODE_2] = false & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntS
rule_18777: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_18778: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_18779: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State = I
rule_18780: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_18781: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_18782: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State = I
rule_18783: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_18784: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_18785: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_18786: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd != ReqS
rule_18787: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_18788: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd = Empty
rule_18789: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_18790: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_18791: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_18792: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_18793: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_18794: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_18795: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_18796: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_18797: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_18798: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_18799: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_18800: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_18801: InvSet[NODE_1] = false & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntS
rule_18802: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_18803: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = I -> InvSet[NODE_1] = false
rule_18804: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_18805: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_18806: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_18807: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_18808: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_18809: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_18810: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = I -> InvSet[NODE_2] = false
rule_18811: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_18812: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = false
rule_18813: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != S
rule_18814: InvSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = Empty
rule_18815: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_18816: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_18817: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd = Empty
rule_18818: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_18819: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_18820: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_18821: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_18822: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_18823: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_18824: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
rule_18825: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_18826: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_18827: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_18828: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State = I
rule_18829: Cache[NODE_1].State != S & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_18830: InvSet[NODE_2] = false & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_18831: Cache[NODE_1].State != S & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_18832: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_18833: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_18834: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_18835: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_18836: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_18837: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd != ReqE
rule_18838: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_18839: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_18840: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_18841: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_18842: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_18843: Cache[NODE_1].State != S & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd = Empty
rule_18844: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_18845: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_18846: Cache[NODE_1].State != S & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_18847: InvSet[NODE_1] = false & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_18848: Cache[NODE_1].State != S & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_18849: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqS
rule_18850: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_18851: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_18852: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_18853: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_18854: InvSet[NODE_1] = false & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd = Empty
rule_18855: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = I -> InvSet[NODE_1] = false
rule_18856: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_18857: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_18858: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqE
rule_18859: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_18860: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_18861: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != S
rule_18862: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_18863: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = I -> InvSet[NODE_1] = false
rule_18864: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = false
rule_18865: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_18866: Cache[NODE_1].State != E & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_18867: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_18868: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_1] = false
rule_18869: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_18870: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
rule_18871: Cache[NODE_1].State != S & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_18872: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_2] = false
rule_18873: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_18874: Cache[NODE_2].State = I & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_18875: Cache[NODE_1].State != S & Cache[NODE_1].State = I -> Cache[NODE_2].State = I
rule_18876: Cache[NODE_1].State != S & Cache[NODE_2].State = I -> Cache[NODE_1].State = I
rule_18877: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_18878: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqS
rule_18879: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_18880: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_18881: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State != S -> InvSet[NODE_2] = false
rule_18882: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_18883: Cache[NODE_1].State != S & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_18884: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State = I
rule_18885: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_18886: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_18887: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_18888: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_18889: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_18890: Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqS
rule_18891: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_18892: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_18893: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = I -> InvSet[NODE_1] = false
rule_18894: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = false
rule_18895: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_18896: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_18897: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_18898: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_18899: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = false
rule_18900: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_18901: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqS
rule_18902: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = false
rule_18903: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_18904: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_18905: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_18906: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_18907: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_18908: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_18909: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntE
rule_18910: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State = I
rule_18911: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_18912: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_18913: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_18914: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> InvSet[NODE_1] = false
rule_18915: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_18916: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_18917: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_18918: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_18919: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_18920: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_18921: ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> Cache[NODE_2].State != S
rule_18922: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_18923: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_18924: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_18925: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_18926: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_18927: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_18928: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntS
rule_18929: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_18930: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_18931: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_18932: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_18933: Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_18934: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_18935: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = false
rule_18936: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_18937: InvSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_18938: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State = I
rule_18939: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_18940: Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqE
rule_18941: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != S
rule_18942: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_18943: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != S
rule_18944: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_18945: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_18946: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_18947: Cache[NODE_2].State != E & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_18948: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_18949: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_18950: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_18951: Cache[NODE_1].State != S & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqE
rule_18952: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != S
rule_18953: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_18954: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_18955: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_18956: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_18957: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_18958: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_18959: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_18960: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State = I
rule_18961: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_18962: Cache[NODE_1].State != E & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_18963: Cache[NODE_1].State != E & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_18964: InvSet[NODE_2] = false & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_18965: InvSet[NODE_1] = false & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_18966: Cache[NODE_2].State != E & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_18967: Cache[NODE_2].State != E & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_18968: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_18969: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_18970: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_18971: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_18972: InvSet[NODE_1] = false & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntE
rule_18973: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State = I
rule_18974: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_1] = false
rule_18975: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqE
rule_18976: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
rule_18977: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State = I
rule_18978: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_18979: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
rule_18980: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_18981: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != E
rule_18982: Cache[NODE_2].State != E & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqS
rule_18983: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_18984: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_18985: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_18986: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_18987: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_18988: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_18989: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_18990: Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd = Empty
rule_18991: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_18992: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_18993: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_18994: Cache[NODE_2].State != E & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_18995: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_18996: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != E -> ShrSet[NODE_2] = false
rule_18997: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_18998: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = false
rule_18999: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_19000: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_19001: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_19002: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_19003: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State = I
rule_19004: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_19005: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_19006: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd = Empty
rule_19007: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_19008: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_19009: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_19010: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_19011: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_19012: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_19013: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State = I
rule_19014: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Empty
rule_19015: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> ShrSet[NODE_1] = true
rule_19016: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Cache[NODE_1].State = I
rule_19017: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_19018: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_19019: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_19020: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_19021: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
rule_19022: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_19023: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd = Empty
rule_19024: Cache[NODE_1].State != E & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_19025: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_2] = false
rule_19026: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_19027: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = false
rule_19028: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_19029: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_19030: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_19031: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_19032: InvSet[NODE_2] = false & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_19033: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State = I
rule_19034: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_19035: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_19036: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State != E -> ShrSet[NODE_2] = false
rule_19037: Cache[NODE_2].State != E & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_19038: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_19039: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_19040: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_19041: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_19042: InvSet[NODE_1] = false & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntE
rule_19043: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State = I
rule_19044: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_1] = false
rule_19045: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = false
rule_19046: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != S
rule_19047: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_19048: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = I -> InvSet[NODE_2] = false
rule_19049: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_19050: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_19051: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_19052: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
rule_19053: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_19054: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_19055: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_19056: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_19057: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_19058: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_19059: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_19060: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_19061: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_19062: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = false
rule_19063: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_19064: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = false
rule_19065: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_19066: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_19067: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_19068: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_19069: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State = I
rule_19070: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd = GntS
rule_19071: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_19072: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_19073: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_19074: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_19075: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_19076: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_19077: Cache[NODE_1].State != S & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_19078: Cache[NODE_2].State != E & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_19079: Cache[NODE_1].State != S & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_19080: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_19081: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_19082: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_19083: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_19084: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_19085: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_19086: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_19087: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_19088: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
rule_19089: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_19090: Cache[NODE_2].State != S & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_19091: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_19092: InvSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_19093: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_19094: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_19095: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_19096: InvSet[NODE_2] = false & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_19097: Cache[NODE_2].State != E & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_19098: Cache[NODE_2].State != E & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_19099: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = I -> ShrSet[NODE_2] = false
rule_19100: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_19101: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_19102: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_19103: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_19104: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
rule_19105: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_19106: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State = I
rule_19107: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_19108: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_19109: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_19110: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_19111: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_19112: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_19113: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_1] = false
rule_19114: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_19115: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqE
rule_19116: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_19117: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqS
rule_19118: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != S
rule_19119: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_19120: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_19121: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_19122: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_1] = false
rule_19123: Cache[NODE_2].State != S & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_19124: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
rule_19125: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_19126: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_19127: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_19128: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_19129: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_19130: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_19131: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_19132: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqE
rule_19133: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_19134: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_19135: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_19136: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_19137: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_19138: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_19139: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_19140: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_19141: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_19142: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_19143: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_19144: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_19145: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_19146: Cache[NODE_2].State != E & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_19147: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State = I
rule_19148: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_19149: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_2] = false
rule_19150: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_19151: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_19152: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_19153: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> InvSet[NODE_1] = false
rule_19154: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_19155: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State = I
rule_19156: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_19157: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_19158: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_19159: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != S
rule_19160: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != S
rule_19161: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_19162: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_19163: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_19164: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = false
rule_19165: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = false
rule_19166: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_19167: Cache[NODE_1].State != E & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_19168: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = false
rule_19169: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_19170: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_19171: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_19172: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_19173: Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_19174: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_19175: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_19176: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_19177: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_19178: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_19179: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_19180: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_19181: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State = I
rule_19182: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_19183: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State = I
rule_19184: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_19185: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_19186: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_19187: InvSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd = Empty
rule_19188: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_19189: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_19190: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqS
rule_19191: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_19192: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqS
rule_19193: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = false
rule_19194: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_19195: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State = I
rule_19196: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_19197: InvSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntS
rule_19198: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_19199: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_19200: Cache[NODE_2].State != S & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_19201: Cache[NODE_2].State != E & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
rule_19202: Cache[NODE_2].State != E & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_19203: Cache[NODE_1].State != S & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_19204: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_19205: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_2] = false
rule_19206: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_19207: ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_19208: InvSet[NODE_2] = false & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd = Empty
rule_19209: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_19210: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> InvSet[NODE_2] = false
rule_19211: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_19212: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqE
rule_19213: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Empty
rule_19214: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> ShrSet[NODE_1] = true
rule_19215: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Cache[NODE_1].State = I
rule_19216: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_19217: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqE
rule_19218: Cache[NODE_1].State != E & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_19219: Cache[NODE_1].State != E & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_19220: Cache[NODE_2].State != E & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_19221: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_19222: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_19223: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State = I
rule_19224: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State = I
rule_19225: InvSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = Empty
rule_19226: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_19227: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_19228: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
rule_19229: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_19230: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State = I
rule_19231: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_19232: Cache[NODE_1].State != E & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_19233: Cache[NODE_1].State != E & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_19234: InvSet[NODE_2] = false & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_19235: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_19236: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_19237: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_19238: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_19239: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_19240: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = false
rule_19241: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_19242: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_19243: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State = I
rule_19244: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State = I
rule_19245: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_19246: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_19247: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_19248: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_19249: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_19250: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_19251: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_19252: Cache[NODE_1].State != E & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_19253: Cache[NODE_1].State != E & Cache[NODE_2].State != E -> InvSet[NODE_1] = false
rule_19254: Cache[NODE_2].State != E & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_19255: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
rule_19256: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_19257: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State != S -> ShrSet[NODE_2] = false
rule_19258: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_19259: Cache[NODE_1].State != S & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_19260: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_19261: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_19262: Cache[NODE_2].State != E & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_19263: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_19264: Cache[NODE_1].State != E & Cache[NODE_1].State != S -> InvSet[NODE_2] = false
rule_19265: Cache[NODE_1].State != E & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_19266: Cache[NODE_1].State != S & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_19267: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_19268: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
rule_19269: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
rule_19270: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_19271: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_19272: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_19273: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_19274: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_19275: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_19276: InvSet[NODE_1] = false & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd = Empty
rule_19277: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_19278: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = false
rule_19279: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_19280: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_19281: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_19282: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_19283: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_19284: Cache[NODE_1].State != S & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_19285: Cache[NODE_1].State != S & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_19286: InvSet[NODE_2] = false & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_19287: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State = I
rule_19288: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_19289: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State = I
rule_19290: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_19291: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_19292: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_19293: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_19294: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqS
rule_19295: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_19296: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_19297: Cache[NODE_1].State != S & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqE
rule_19298: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
rule_19299: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != E
rule_19300: Cache[NODE_2].State != E & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqS
rule_19301: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_19302: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_19303: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_19304: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd = Empty
rule_19305: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_19306: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_19307: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_19308: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = I -> InvSet[NODE_2] = false
rule_19309: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_19310: InvSet[NODE_2] = false & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntS
rule_19311: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != S
rule_19312: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = false
rule_19313: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State = I
rule_19314: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_19315: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_19316: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_19317: Cache[NODE_1].State != E & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_19318: Cache[NODE_1].State != E & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_19319: Cache[NODE_2].State != E & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_19320: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_19321: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_19322: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_19323: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_19324: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State = I
rule_19325: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_19326: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_19327: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_19328: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_19329: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != S
rule_19330: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_19331: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_19332: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_2] = false
rule_19333: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_19334: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State = I
rule_19335: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_19336: Cache[NODE_2].State != E & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_19337: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_19338: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_19339: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqS
rule_19340: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = false
rule_19341: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_19342: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_19343: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_19344: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_19345: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_19346: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd = Empty
rule_19347: Cache[NODE_1].State != S & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_19348: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_19349: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_1] = false
rule_19350: Cache[NODE_1].State != S & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_19351: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_19352: Cache[NODE_1].State != S & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_19353: Cache[NODE_1].State != S & Cache[NODE_2].State != E -> ShrSet[NODE_2] = false
rule_19354: Cache[NODE_2].State != E & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_19355: Cache[NODE_2].State != S & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_19356: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
rule_19357: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_19358: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_19359: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_19360: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_19361: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_19362: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = false
rule_19363: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_19364: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_19365: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_19366: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_19367: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_19368: Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_19369: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != S
rule_19370: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_19371: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_19372: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = false
rule_19373: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_19374: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_19375: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_19376: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_19377: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> ShrSet[NODE_1] = false
rule_19378: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_19379: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_19380: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_19381: Cache[NODE_2].State != S & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_19382: Cache[NODE_2].State != E & Cache[NODE_1].State = I -> Cache[NODE_2].State != S
rule_19383: Cache[NODE_2].State != E & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
rule_19384: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_19385: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_19386: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_19387: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_19388: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_19389: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State = I
rule_19390: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != E
rule_19391: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd = Empty
rule_19392: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_19393: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqE
rule_19394: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> Chan1[NODE_1].Cmd = Empty
rule_19395: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_19396: Cache[NODE_1].State != E & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_19397: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_19398: Cache[NODE_2].State != E & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_19399: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_19400: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_19401: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_2] = false
rule_19402: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != S
rule_19403: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_19404: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
rule_19405: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_19406: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_19407: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_19408: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_19409: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_19410: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_19411: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_19412: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqS
rule_19413: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_19414: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_19415: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_19416: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_19417: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_19418: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_19419: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_19420: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_19421: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_19422: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_19423: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_19424: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_19425: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_19426: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_19427: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
rule_19428: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_19429: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_19430: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_19431: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
rule_19432: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_19433: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_19434: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd = Empty
rule_19435: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_19436: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_19437: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_19438: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_19439: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_19440: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_19441: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_19442: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_19443: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_19444: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_1] = false
rule_19445: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_19446: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_19447: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_19448: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_19449: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_19450: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State = I
rule_19451: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_19452: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_19453: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_19454: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_19455: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_19456: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_19457: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_19458: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_19459: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_19460: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_19461: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_19462: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = false
rule_19463: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqS
rule_19464: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_19465: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_19466: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_19467: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_19468: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_2] = false
rule_19469: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqS
rule_19470: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_19471: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_19472: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_19473: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqS
rule_19474: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_19475: Cache[NODE_1].State != E & Cache[NODE_1].State != S -> Cache[NODE_2].State = I
rule_19476: Cache[NODE_1].State != E & Cache[NODE_2].State = I -> Cache[NODE_1].State != S
rule_19477: Cache[NODE_1].State != S & Cache[NODE_2].State = I -> Cache[NODE_1].State != E
rule_19478: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_19479: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_19480: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_19481: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_19482: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_19483: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_19484: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_19485: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_19486: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_19487: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_19488: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_19489: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_19490: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != S
rule_19491: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State = I
rule_19492: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_19493: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State = I
rule_19494: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State = I
rule_19495: Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_19496: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_19497: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_19498: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != S
rule_19499: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_19500: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_19501: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_19502: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_19503: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqE
rule_19504: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_19505: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_19506: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_19507: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd = Empty
rule_19508: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_19509: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State != E -> InvSet[NODE_1] = false
rule_19510: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_19511: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_19512: Cache[NODE_2].State != E & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_19513: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_19514: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != E -> Cache[NODE_1].State = I
rule_19515: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_19516: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_19517: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqE
rule_19518: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_19519: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_19520: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_2] = false
rule_19521: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_19522: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_19523: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = false
rule_19524: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_19525: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_19526: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_19527: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_19528: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_19529: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_19530: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_19531: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State != E -> Cache[NODE_2].State = I
rule_19532: Cache[NODE_2].State != E & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_19533: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_19534: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_19535: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_19536: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_19537: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_19538: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_19539: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_19540: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_19541: Cache[NODE_1].State != E & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_19542: Cache[NODE_1].State != E & Cache[NODE_2].State != E -> Cache[NODE_1].State = I
rule_19543: Cache[NODE_2].State != E & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_19544: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_19545: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_19546: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_19547: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_19548: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_19549: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_19550: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_19551: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_19552: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_19553: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_19554: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State = I
rule_19555: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_19556: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != S
rule_19557: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_19558: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_19559: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_19560: InvSet[NODE_2] = false & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_19561: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntS
rule_19562: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = false
rule_19563: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_19564: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_19565: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_19566: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_19567: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_19568: Cache[NODE_1].State != E & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
rule_19569: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State = I
rule_19570: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_19571: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_19572: InvSet[NODE_2] = false & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_19573: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_19574: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_19575: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_19576: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_19577: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_19578: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_19579: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
rule_19580: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_19581: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_2] = false
rule_19582: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_19583: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_19584: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_19585: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_19586: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqS
rule_19587: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_19588: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_19589: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_19590: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_1] = false
rule_19591: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_19592: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_19593: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_19594: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_19595: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_19596: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_19597: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_19598: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqE
rule_19599: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = false
rule_19600: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_19601: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_19602: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = false
rule_19603: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqS
rule_19604: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_19605: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_19606: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_19607: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_19608: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_2] = false
rule_19609: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_19610: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_19611: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_19612: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_19613: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_19614: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_19615: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_19616: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_1] = false
rule_19617: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_19618: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_19619: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_19620: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_19621: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_19622: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd != ReqE
rule_19623: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_19624: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_19625: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_19626: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_19627: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_19628: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = false
rule_19629: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_19630: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_19631: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != S
rule_19632: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqS
rule_19633: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
rule_19634: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_19635: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_19636: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_19637: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> InvSet[NODE_1] = false
rule_19638: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_19639: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_19640: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_19641: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = false
rule_19642: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_19643: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_19644: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_19645: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqS
rule_19646: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_19647: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_19648: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_19649: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_19650: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_19651: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_19652: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != S
rule_19653: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_19654: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_19655: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_19656: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqS
rule_19657: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_19658: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State = I
rule_19659: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State = I
rule_19660: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
rule_19661: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_19662: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_19663: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan1[NODE_1].Cmd != ReqE
rule_19664: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_19665: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_19666: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_19667: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_19668: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_19669: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_19670: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_19671: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd = Empty
rule_19672: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_19673: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State = I
rule_19674: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_19675: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_19676: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State = I
rule_19677: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_19678: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State = I
rule_19679: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_19680: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_19681: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_19682: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_19683: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
rule_19684: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_19685: Cache[NODE_1].State != S & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_19686: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = false
rule_19687: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_19688: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_19689: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_19690: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_19691: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_19692: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_19693: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_19694: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_19695: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_19696: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = false
rule_19697: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_19698: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_19699: Cache[NODE_1].State != E & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_19700: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_19701: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_2] = false
rule_19702: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_19703: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_19704: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_19705: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_19706: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_19707: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_19708: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_19709: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_19710: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_19711: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_19712: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_19713: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_19714: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_19715: Cache[NODE_1].State != S & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_19716: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_19717: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_19718: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_19719: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_19720: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_19721: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_19722: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
rule_19723: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_19724: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_19725: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_19726: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqE
rule_19727: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_19728: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_19729: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_19730: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_19731: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != S
rule_19732: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_19733: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_19734: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_19735: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_19736: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_19737: InvSet[NODE_2] = false & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd = Empty
rule_19738: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_19739: ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntS
rule_19740: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != S
rule_19741: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_19742: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_19743: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqS
rule_19744: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_19745: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_19746: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = false
rule_19747: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_19748: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_19749: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != E
rule_19750: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_19751: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
rule_19752: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = false
rule_19753: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_19754: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_19755: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_19756: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_19757: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_19758: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd = Empty
rule_19759: Cache[NODE_1].State != S & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_19760: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != S
rule_19761: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_2] = false
rule_19762: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_19763: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_19764: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_19765: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_19766: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_19767: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_19768: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_19769: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_19770: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State != E -> ShrSet[NODE_2] = false
rule_19771: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_19772: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_19773: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_19774: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State = I
rule_19775: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State = I
rule_19776: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_19777: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_19778: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_19779: Cache[NODE_1].State != S & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_19780: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State != S -> InvSet[NODE_1] = false
rule_19781: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_19782: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_19783: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> Chan1[NODE_1].Cmd = Empty
rule_19784: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd = Empty
rule_19785: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_19786: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_19787: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_19788: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_19789: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_19790: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = false
rule_19791: Cache[NODE_1].State != S & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_19792: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_19793: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_2] = false
rule_19794: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_19795: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_19796: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_19797: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_19798: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = I -> Cache[NODE_2].State = I
rule_19799: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = I -> Cache[NODE_1].State = I
rule_19800: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_19801: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_19802: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State = I
rule_19803: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_19804: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_19805: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_19806: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_19807: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_19808: Cache[NODE_1].State != S & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_19809: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State != S -> InvSet[NODE_2] = false
rule_19810: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_19811: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_19812: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_19813: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_19814: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_19815: Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_19816: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_19817: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_19818: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_19819: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_19820: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_19821: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_19822: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_19823: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_19824: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_19825: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_19826: Cache[NODE_1].State != S & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_19827: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_19828: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_19829: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_2] = false
rule_19830: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_19831: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_19832: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_19833: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_19834: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_19835: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_19836: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != S
rule_19837: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_19838: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_19839: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_19840: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_19841: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_19842: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_19843: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_19844: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = false
rule_19845: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_19846: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != S
rule_19847: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_19848: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_19849: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_19850: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_19851: Cache[NODE_2].State != E & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_19852: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State != E -> InvSet[NODE_1] = false
rule_19853: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_19854: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_19855: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_19856: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_19857: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_19858: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State = I
rule_19859: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_19860: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_19861: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_19862: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_19863: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_19864: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_19865: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_19866: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = false
rule_19867: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_19868: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_19869: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_19870: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_2].State = I
rule_19871: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> Cache[NODE_1].State = I
rule_19872: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_19873: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_19874: Cache[NODE_1].State != E & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_19875: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_19876: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_19877: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = false
rule_19878: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd = Empty
rule_19879: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_19880: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_19881: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_19882: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_19883: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_19884: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_2] = false
rule_19885: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_19886: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_19887: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_19888: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_19889: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_19890: Cache[NODE_1].State != S & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_19891: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_19892: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_19893: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_19894: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqS
rule_19895: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_19896: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_19897: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_19898: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_19899: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_19900: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_19901: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_19902: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_19903: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> Chan1[NODE_1].Cmd = Empty
rule_19904: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_19905: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_19906: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_19907: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_19908: ShrSet[NODE_2] = false & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_19909: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_19910: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_19911: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_19912: Cache[NODE_2].State != E & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_19913: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State != E -> InvSet[NODE_1] = false
rule_19914: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_19915: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_19916: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_19917: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqS
rule_19918: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_19919: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd = Empty
rule_19920: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_19921: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_19922: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_19923: Cache[NODE_1].State != E & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_19924: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_19925: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = false
rule_19926: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_19927: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_1] = false
rule_19928: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_19929: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_19930: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> Chan1[NODE_1].Cmd != ReqE
rule_19931: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_19932: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_19933: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_19934: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = false
rule_19935: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_19936: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State != E -> InvSet[NODE_1] = false
rule_19937: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_19938: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_19939: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_19940: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> Chan1[NODE_2].Cmd = Empty
rule_19941: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_19942: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = false
rule_19943: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_19944: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_19945: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_19946: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_19947: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_19948: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_19949: Cache[NODE_2].State != E & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_19950: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_19951: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_19952: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State != S -> ShrSet[NODE_2] = false
rule_19953: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_19954: Cache[NODE_1].State != S & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_19955: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_19956: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_19957: Cache[NODE_2].State != S & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_19958: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
rule_19959: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_19960: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> Chan1[NODE_1].Cmd = Empty
rule_19961: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqS
rule_19962: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_19963: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_19964: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_19965: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != S
rule_19966: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_19967: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_19968: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd = Empty
rule_19969: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_1].Cmd = Empty
rule_19970: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd = Empty
rule_19971: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_19972: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_19973: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
rule_19974: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State = I
rule_19975: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd = Empty
rule_19976: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = false
rule_19977: Cache[NODE_1].State != S & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_19978: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_19979: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_1] = false
rule_19980: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_19981: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_19982: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_19983: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_19984: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> Chan1[NODE_1].Cmd != ReqE
rule_19985: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqE
rule_19986: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_19987: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_19988: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_19989: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_19990: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_19991: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_19992: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_19993: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_19994: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State = I
rule_19995: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_19996: Cache[NODE_2].State != E & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_19997: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_19998: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_19999: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan1[NODE_2].Cmd != ReqE
rule_20000: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_20001: Cache[NODE_1].State != S & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_20002: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_20003: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_20004: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_20005: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_1] = false
rule_20006: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqS
rule_20007: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_20008: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_20009: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State != E -> ShrSet[NODE_2] = false
rule_20010: Cache[NODE_2].State != E & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_20011: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_20012: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State != E -> InvSet[NODE_1] = false
rule_20013: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_20014: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_20015: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_20016: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_20017: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_20018: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
rule_20019: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_20020: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_20021: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != S
rule_20022: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_20023: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_20024: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = false
rule_20025: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_20026: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_20027: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = false
rule_20028: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_20029: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_20030: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_20031: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_20032: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_20033: InvSet[NODE_2] = false & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_20034: Cache[NODE_1].State != S & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_20035: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_2] = false
rule_20036: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != S
rule_20037: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_20038: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_20039: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_20040: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = false
rule_20041: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_20042: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = I -> Cache[NODE_2].State = I
rule_20043: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State = I
rule_20044: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != S
rule_20045: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_20046: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_20047: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_20048: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_20049: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_20050: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_20051: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqS
rule_20052: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = false
rule_20053: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_20054: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_20055: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_20056: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd = Empty
rule_20057: ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_20058: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_20059: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_20060: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_20061: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_20062: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_20063: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqE
rule_20064: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_20065: ShrSet[NODE_2] = false & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_20066: Cache[NODE_2].State != E & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_20067: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_20068: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_20069: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_20070: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_20071: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_20072: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_20073: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_20074: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_20075: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_20076: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_20077: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_20078: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_20079: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqE
rule_20080: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_20081: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_20082: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_20083: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_20084: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_20085: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_20086: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_20087: Cache[NODE_2].State != E & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_20088: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State = I
rule_20089: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_20090: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_20091: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_2] = false
rule_20092: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_2] = false
rule_20093: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_20094: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_20095: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
rule_20096: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State = I
rule_20097: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = false
rule_20098: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_20099: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_20100: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_20101: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqE
rule_20102: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_20103: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_20104: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_20105: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_20106: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_20107: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = false
rule_20108: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_20109: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_20110: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = false
rule_20111: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_20112: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_20113: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_20114: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = false
rule_20115: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_20116: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_20117: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> InvSet[NODE_1] = false
rule_20118: Cache[NODE_2].State != S & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_20119: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_20120: ShrSet[NODE_2] = false & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_20121: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_20122: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_20123: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = false
rule_20124: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = false
rule_20125: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_20126: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_20127: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqE
rule_20128: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_20129: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_20130: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_20131: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
rule_20132: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_20133: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_20134: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_20135: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_20136: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_20137: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_20138: InvSet[NODE_2] = false & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd = Empty
rule_20139: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_20140: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_20141: ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = Empty
rule_20142: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_2] = false
rule_20143: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_20144: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_20145: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_20146: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = false
rule_20147: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd = Empty
rule_20148: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqS
rule_20149: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_20150: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_2] = false
rule_20151: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_20152: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_20153: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_20154: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_20155: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqE
rule_20156: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_20157: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_20158: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_20159: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_20160: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_20161: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_2] = false
rule_20162: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_20163: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_20164: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_20165: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_2] = false
rule_20166: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_20167: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
rule_20168: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_20169: Cache[NODE_2].State != S & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_20170: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_20171: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_20172: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_20173: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != S
rule_20174: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_20175: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_20176: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd = Empty
rule_20177: Cache[NODE_2].State != E & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != Inv
rule_20178: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_20179: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != E -> Cache[NODE_2].State = I
rule_20180: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_20181: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_2] = false
rule_20182: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_20183: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_20184: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_20185: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_20186: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_2] = false -> Chan1[NODE_2].Cmd != ReqS
rule_20187: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_20188: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_20189: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_20190: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_20191: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_20192: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_20193: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = false
rule_20194: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_20195: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_20196: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_20197: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_20198: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_20199: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_20200: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = I -> Cache[NODE_2].State = I
rule_20201: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = I -> Cache[NODE_1].State = I
rule_20202: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_20203: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_20204: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_20205: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != S
rule_20206: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = false
rule_20207: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_20208: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_20209: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_20210: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State = I
rule_20211: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_20212: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_20213: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_20214: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_20215: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqS
rule_20216: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_20217: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_20218: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_20219: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_20220: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_1] = false
rule_20221: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_20222: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_20223: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_20224: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_20225: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_20226: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_20227: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_20228: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_20229: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_1] = false
rule_20230: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State = I
rule_20231: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != S
rule_20232: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_20233: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_20234: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_20235: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = false
rule_20236: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_20237: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_20238: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_20239: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_20240: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_1] = false
rule_20241: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_20242: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_20243: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = false
rule_20244: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_20245: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_20246: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
rule_20247: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_20248: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_20249: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_20250: ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd = Empty
rule_20251: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_20252: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_20253: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_20254: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_20255: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_20256: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_20257: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_20258: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != S
rule_20259: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_20260: Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_20261: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_20262: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_20263: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_20264: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_20265: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != S
rule_20266: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State = I
rule_20267: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_20268: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_20269: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqE
rule_20270: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_20271: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_20272: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != S
rule_20273: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_2] = false
rule_20274: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_20275: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_20276: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_20277: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_20278: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_20279: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_20280: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != S
rule_20281: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_20282: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_20283: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_20284: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_20285: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_20286: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_20287: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_20288: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_20289: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_20290: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_20291: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State != E -> ShrSet[NODE_2] = false
rule_20292: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_20293: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = false
rule_20294: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd != ReqE
rule_20295: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = false
rule_20296: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_20297: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_20298: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_20299: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_20300: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_20301: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_20302: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_20303: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_20304: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_20305: Cache[NODE_1].State != S & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_20306: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_20307: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = false
rule_20308: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_20309: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = false
rule_20310: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_20311: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_20312: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_20313: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != S
rule_20314: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqS
rule_20315: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_20316: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_20317: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_20318: Cache[NODE_1].State != S & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_20319: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_20320: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_20321: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_20322: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_1] = false
rule_20323: Cache[NODE_1].State != S & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_20324: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_20325: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State = I
rule_20326: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_20327: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_20328: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_20329: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_20330: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_20331: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_20332: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
rule_20333: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_20334: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_20335: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_20336: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_20337: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_20338: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_20339: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_20340: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_20341: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_20342: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_20343: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd = Empty
rule_20344: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_20345: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_20346: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_20347: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_20348: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_1] = false
rule_20349: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_20350: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_20351: Cache[NODE_1].State != E & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_20352: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_20353: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_20354: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_20355: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_2] = false
rule_20356: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_20357: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_20358: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd = Empty
rule_20359: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = false
rule_20360: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_20361: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_20362: Cache[NODE_2].State != E & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_20363: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_20364: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_20365: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_20366: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_20367: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_20368: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != S
rule_20369: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_20370: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_20371: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_20372: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != S
rule_20373: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = false
rule_20374: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_20375: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_20376: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_20377: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_20378: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_20379: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_20380: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_20381: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_20382: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_20383: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_20384: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State != E -> ShrSet[NODE_2] = false
rule_20385: Cache[NODE_2].State != E & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_20386: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_20387: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_20388: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_20389: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_20390: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_20391: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_20392: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_20393: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_20394: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd = Empty
rule_20395: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State = I
rule_20396: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != S
rule_20397: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_20398: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_20399: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_20400: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_20401: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_20402: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_20403: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_20404: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_20405: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_20406: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_20407: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_20408: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_20409: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_20410: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_20411: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_20412: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_20413: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_20414: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_1] = false
rule_20415: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_20416: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != S
rule_20417: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_20418: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_20419: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_20420: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_20421: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_20422: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_20423: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd = Empty
rule_20424: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = false
rule_20425: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_20426: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_20427: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_20428: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_20429: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_20430: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_20431: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_20432: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_20433: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_20434: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_20435: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_20436: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_20437: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_20438: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_20439: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_20440: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_20441: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_2] = false
rule_20442: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State = I
rule_20443: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_20444: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_20445: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_20446: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_20447: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_20448: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_20449: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_20450: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_20451: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = false
rule_20452: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_20453: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_20454: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_20455: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_20456: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_20457: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd = Empty
rule_20458: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != E
rule_20459: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != S
rule_20460: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State = I
rule_20461: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != S
rule_20462: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_20463: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_20464: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_20465: Cache[NODE_1].State != S & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_20466: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != S
rule_20467: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_1] = false
rule_20468: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_20469: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_20470: Cache[NODE_1].State != E & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_20471: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State = I
rule_20472: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_20473: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqS
rule_20474: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_20475: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_20476: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_20477: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_20478: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_20479: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_20480: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_20481: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = false
rule_20482: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_20483: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State = I
rule_20484: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_20485: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_20486: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_20487: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_20488: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_20489: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_20490: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = false
rule_20491: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_20492: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_20493: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_20494: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_20495: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_20496: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_20497: Cache[NODE_2].State = I & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntS
rule_20498: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = I -> Cache[NODE_2].State = I
rule_20499: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = I -> Cache[NODE_1].State = I
rule_20500: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_20501: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_20502: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = false
rule_20503: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_20504: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_20505: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_20506: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_20507: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd = Empty
rule_20508: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_20509: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_1] = false
rule_20510: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> Chan1[NODE_1].Cmd = Empty
rule_20511: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqS
rule_20512: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_20513: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_20514: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != E
rule_20515: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_20516: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqE
rule_20517: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_20518: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
rule_20519: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_20520: Cache[NODE_1].State != E & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_20521: Cache[NODE_1].State != E & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_20522: Cache[NODE_1].State != S & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_20523: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_20524: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_20525: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_20526: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_20527: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_20528: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_20529: Cache[NODE_2].State != E & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_20530: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
rule_20531: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_20532: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_20533: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_20534: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_20535: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_20536: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_20537: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_20538: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_20539: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_20540: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_20541: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd = Empty
rule_20542: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_2] = false -> Chan1[NODE_1].Cmd != ReqS
rule_20543: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_20544: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = false
rule_20545: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_20546: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = false
rule_20547: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_20548: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != S
rule_20549: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_20550: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_20551: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_20552: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_20553: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_20554: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_20555: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_20556: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_20557: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_20558: Cache[NODE_2].State != E & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_20559: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_20560: Cache[NODE_1].State != S & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_20561: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = false
rule_20562: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_20563: Cache[NODE_2].State != E & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_20564: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_20565: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_20566: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_20567: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_20568: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_20569: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_20570: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_20571: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_20572: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_20573: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> ShrSet[NODE_2] = false
rule_20574: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_20575: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_20576: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_20577: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_20578: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_20579: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_20580: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> Chan1[NODE_2].Cmd = Empty
rule_20581: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_20582: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_20583: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_20584: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_20585: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_20586: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_1] = false
rule_20587: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_20588: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_20589: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != E
rule_20590: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_20591: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqE
rule_20592: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_20593: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_20594: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_20595: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_20596: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_20597: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_20598: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_20599: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_20600: Cache[NODE_1].State != S & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_20601: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_20602: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_20603: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_20604: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_20605: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_20606: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_20607: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_20608: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != S
rule_20609: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_20610: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_20611: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_1].Cmd = Empty
rule_20612: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd = Empty
rule_20613: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_20614: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != E
rule_20615: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_20616: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_20617: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = false
rule_20618: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_20619: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_20620: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_20621: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_20622: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_2] = false
rule_20623: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_20624: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_20625: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_20626: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_20627: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_20628: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_20629: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_20630: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_20631: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_20632: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_20633: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_20634: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_20635: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_20636: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = false
rule_20637: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd = Empty
rule_20638: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = false
rule_20639: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_20640: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_20641: ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_20642: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
rule_20643: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_20644: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_20645: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_20646: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_20647: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_20648: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_20649: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_20650: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_20651: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_20652: Cache[NODE_2].State != E & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_20653: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_20654: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_20655: Cache[NODE_1].State != E & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_20656: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_20657: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_20658: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_20659: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_20660: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_20661: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_20662: Cache[NODE_1].State != E & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_20663: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_20664: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_20665: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_20666: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd != ReqS
rule_20667: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = false
rule_20668: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_20669: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_20670: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_20671: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_20672: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_20673: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_20674: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_20675: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_20676: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_20677: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State = I
rule_20678: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqE
rule_20679: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_20680: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_20681: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_20682: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_20683: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_20684: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_20685: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_20686: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_20687: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = false
rule_20688: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_20689: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = false
rule_20690: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd != ReqS
rule_20691: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = false
rule_20692: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = false
rule_20693: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_20694: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_20695: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_20696: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_20697: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_20698: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_20699: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_20700: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_20701: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_20702: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_20703: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_20704: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State = I
rule_20705: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != S
rule_20706: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_20707: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_20708: Cache[NODE_1].State != E & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_20709: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_1] = false
rule_20710: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_20711: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_20712: InvSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_20713: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_20714: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_20715: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_20716: Cache[NODE_2].State != E & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_20717: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_20718: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_20719: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_20720: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_20721: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_1] = false
rule_20722: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_20723: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_20724: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqE
rule_20725: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = false
rule_20726: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_20727: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd = Empty
rule_20728: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State = I
rule_20729: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_20730: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_20731: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd = Empty
rule_20732: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_20733: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != S
rule_20734: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_20735: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_20736: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_20737: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_20738: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_20739: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_20740: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_20741: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_20742: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_20743: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_20744: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> Chan1[NODE_2].Cmd != ReqS
rule_20745: Cache[NODE_1].State != S & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_20746: Cache[NODE_1].State != S & Cache[NODE_2].State != E -> Cache[NODE_1].State = I
rule_20747: Cache[NODE_2].State != E & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_20748: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_20749: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_20750: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_20751: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_20752: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = false
rule_20753: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_20754: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_20755: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_20756: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_20757: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = false
rule_20758: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_20759: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_20760: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_20761: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_20762: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_20763: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_20764: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_20765: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State = I
rule_20766: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != S
rule_20767: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_20768: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_20769: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_20770: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_20771: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_20772: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> Chan1[NODE_2].Cmd = Empty
rule_20773: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State = I
rule_20774: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_20775: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_20776: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd = Empty
rule_20777: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_20778: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntS
rule_20779: Cache[NODE_1].State != E & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_20780: Cache[NODE_1].State != E & Cache[NODE_2].State != E -> Cache[NODE_2].State = I
rule_20781: Cache[NODE_2].State != E & Cache[NODE_2].State = I -> Cache[NODE_1].State != E
rule_20782: Cache[NODE_2].State != E & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_20783: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_20784: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_20785: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_20786: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_20787: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_20788: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_20789: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_20790: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_20791: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_20792: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_20793: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_20794: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_20795: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_20796: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_1] = false
rule_20797: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_20798: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_20799: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_20800: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_20801: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_20802: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_20803: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = false
rule_20804: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_20805: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_20806: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_20807: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_20808: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_20809: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_20810: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_20811: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_20812: Cache[NODE_1].State != E & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_20813: Cache[NODE_1].State != E & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_20814: Cache[NODE_2].State = I & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_20815: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_20816: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_20817: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_20818: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_20819: InvSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_20820: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_20821: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_20822: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_2] = false
rule_20823: Cache[NODE_1].State != E & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_20824: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_20825: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_20826: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_1] = false
rule_20827: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_20828: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_20829: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_20830: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_20831: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_20832: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqS
rule_20833: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_20834: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_20835: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_20836: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_20837: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd = Empty
rule_20838: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = false
rule_20839: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqS
rule_20840: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_20841: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_20842: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_20843: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_20844: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_20845: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_20846: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_20847: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_20848: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_20849: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State != S -> ShrSet[NODE_2] = false
rule_20850: Cache[NODE_1].State != S & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_20851: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_20852: Cache[NODE_2].State = I & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_20853: Cache[NODE_2].State != E & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_20854: Cache[NODE_2].State != E & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_20855: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_20856: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_20857: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_20858: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_20859: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = false
rule_20860: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = true -> Cache[NODE_1].State = I
rule_20861: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_20862: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_20863: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = false
rule_20864: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_20865: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_20866: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_20867: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_20868: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State = I
rule_20869: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_20870: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_20871: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_20872: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_20873: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_20874: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_20875: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_20876: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_20877: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd = Empty
rule_20878: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_20879: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_20880: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_20881: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_20882: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_20883: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_20884: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_20885: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_20886: Cache[NODE_2].State != E & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_20887: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_20888: Cache[NODE_1].State != S & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_20889: Cache[NODE_1].State != S & Cache[NODE_2].State != E -> Cache[NODE_2].State = I
rule_20890: Cache[NODE_2].State != E & Cache[NODE_2].State = I -> Cache[NODE_1].State != S
rule_20891: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = false
rule_20892: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_20893: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_20894: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_20895: Cache[NODE_1].State != E & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != Inv
rule_20896: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State = I
rule_20897: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = I -> Cache[NODE_1].State != E
rule_20898: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_20899: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_20900: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_20901: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> ShrSet[NODE_1] = false
rule_20902: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_20903: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_20904: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_20905: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_20906: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_20907: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_20908: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_20909: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_20910: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_20911: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_20912: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_20913: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_20914: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_20915: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_20916: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_20917: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> Chan1[NODE_1].Cmd = Empty
rule_20918: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_20919: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_20920: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_1] = false
rule_20921: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_20922: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_20923: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_20924: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_20925: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_20926: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_20927: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_20928: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_20929: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> InvSet[NODE_2] = false
rule_20930: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_20931: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqE
rule_20932: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqS
rule_20933: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = false
rule_20934: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
rule_20935: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State = I
rule_20936: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_20937: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_20938: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_2] = false -> Chan1[NODE_1].Cmd != ReqS
rule_20939: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_20940: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_20941: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_20942: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_20943: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_20944: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != S
rule_20945: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_20946: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_20947: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_20948: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_20949: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State != E -> Cache[NODE_1].State = I
rule_20950: Cache[NODE_2].State != E & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
rule_20951: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_2] = false
rule_20952: Cache[NODE_1].State != E & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_20953: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_20954: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_20955: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_20956: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_20957: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_20958: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_20959: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_20960: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_20961: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_20962: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_20963: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_20964: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != S
rule_20965: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_20966: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_20967: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_20968: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_20969: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
rule_20970: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_20971: Cache[NODE_2].State != S & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_20972: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_20973: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_20974: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_20975: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_20976: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_20977: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_20978: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_20979: Cache[NODE_1].State != E & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_20980: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_20981: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_1] = false
rule_20982: InvSet[NODE_2] = false & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_20983: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_20984: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != S
rule_20985: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_20986: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_20987: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_20988: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_20989: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_20990: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = false
rule_20991: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_20992: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd != ReqE
rule_20993: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = false
rule_20994: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
rule_20995: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_20996: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqE
rule_20997: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_20998: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_20999: Cache[NODE_1].State != S & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_21000: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_21001: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_21002: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd = Empty
rule_21003: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = false
rule_21004: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd != ReqE
rule_21005: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_21006: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_21007: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_21008: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_21009: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_21010: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_21011: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_21012: InvSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_21013: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_21014: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_21015: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_21016: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_21017: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_21018: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = false
rule_21019: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_21020: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_21021: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntS
rule_21022: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_21023: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_21024: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_21025: Cache[NODE_2].State != E & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_21026: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_21027: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_21028: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_21029: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_21030: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_21031: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_21032: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_21033: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_21034: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_21035: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_21036: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_21037: Cache[NODE_2].State != E & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_21038: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_21039: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = false
rule_21040: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_21041: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_21042: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_21043: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_21044: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != S
rule_21045: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_21046: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = I -> Cache[NODE_1].State = I
rule_21047: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_2].State = I
rule_21048: Cache[NODE_2].State = I & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd = Empty
rule_21049: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_21050: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_21051: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_21052: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_21053: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_21054: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_21055: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_21056: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = false
rule_21057: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_21058: Cache[NODE_1].State != E & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_21059: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_2] = false
rule_21060: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
rule_21061: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_21062: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_21063: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> Chan1[NODE_1].Cmd != ReqE
rule_21064: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_21065: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_21066: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqE
rule_21067: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqS
rule_21068: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_21069: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_21070: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_21071: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqS
rule_21072: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = false
rule_21073: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_21074: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_21075: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_21076: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State != E -> InvSet[NODE_1] = false
rule_21077: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_21078: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_21079: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> InvSet[NODE_2] = false
rule_21080: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_21081: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_21082: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqE
rule_21083: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_21084: Cache[NODE_1].State != S & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_21085: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_21086: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_21087: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = false
rule_21088: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd = Empty
rule_21089: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_21090: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = false
rule_21091: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_21092: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_21093: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_21094: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_21095: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_21096: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqS
rule_21097: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_21098: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_21099: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_21100: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = false
rule_21101: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = false
rule_21102: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_21103: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = false
rule_21104: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
rule_21105: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State = I
rule_21106: Cache[NODE_1].State != S & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_21107: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_21108: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_2] = false
rule_21109: Cache[NODE_1].State != S & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_21110: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != S
rule_21111: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_1] = false
rule_21112: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_21113: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd = Empty
rule_21114: InvSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_21115: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_21116: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_21117: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_21118: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_21119: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = false
rule_21120: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_21121: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_21122: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_21123: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_21124: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_21125: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd = Empty
rule_21126: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqS
rule_21127: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_21128: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_21129: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State = I
rule_21130: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_21131: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqS
rule_21132: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = true -> Cache[NODE_1].State = I
rule_21133: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_21134: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_21135: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_21136: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_21137: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_21138: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_2] = false
rule_21139: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_21140: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_21141: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd = Empty
rule_21142: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_21143: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_21144: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_21145: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_1] = false
rule_21146: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_21147: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_21148: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_21149: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd = Empty
rule_21150: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_21151: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_21152: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_21153: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_21154: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != E
rule_21155: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_21156: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd = Empty
rule_21157: Cache[NODE_1].State != S & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_21158: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_21159: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_21160: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd = Empty
rule_21161: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_21162: Cache[NODE_2].State != S & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_21163: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
rule_21164: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_21165: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_21166: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_21167: Cache[NODE_2].State != E & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_21168: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State != E -> InvSet[NODE_1] = false
rule_21169: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_21170: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = false
rule_21171: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_21172: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_21173: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_21174: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_21175: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_21176: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_21177: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_21178: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = false
rule_21179: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_21180: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_21181: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_21182: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_21183: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_21184: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_21185: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_21186: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_21187: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State != S -> InvSet[NODE_2] = false
rule_21188: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_21189: Cache[NODE_1].State != S & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_21190: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_21191: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = false
rule_21192: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntS
rule_21193: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = false
rule_21194: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_21195: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_21196: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_21197: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_21198: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_21199: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_21200: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_21201: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State = I
rule_21202: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_21203: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqS
rule_21204: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_21205: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_21206: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_21207: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_21208: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State != E -> ShrSet[NODE_2] = false
rule_21209: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_21210: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_21211: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_21212: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_21213: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_21214: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_21215: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State != S -> Cache[NODE_2].State = I
rule_21216: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = I -> Cache[NODE_1].State != S
rule_21217: Cache[NODE_1].State != S & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_21218: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_21219: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_21220: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_21221: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_21222: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
rule_21223: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State = I
rule_21224: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != S
rule_21225: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_21226: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_21227: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State != E -> ShrSet[NODE_2] = false
rule_21228: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != S
rule_21229: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_21230: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_21231: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_21232: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_21233: Cache[NODE_1].State != E & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_21234: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_21235: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_21236: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State = I
rule_21237: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State = I
rule_21238: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_21239: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqE
rule_21240: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_21241: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_21242: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_21243: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_21244: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_21245: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_21246: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_21247: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_21248: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_21249: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_21250: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
rule_21251: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_21252: Cache[NODE_2].State != S & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_21253: Cache[NODE_2].State != S & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_21254: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = I -> Cache[NODE_2].State != S
rule_21255: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
rule_21256: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_21257: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_21258: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_21259: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_21260: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = false
rule_21261: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_21262: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_21263: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_2] = false
rule_21264: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_21265: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_21266: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_21267: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_21268: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_21269: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_21270: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_21271: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_21272: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_21273: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_1] = false
rule_21274: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_21275: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqS
rule_21276: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_21277: Cache[NODE_1].State != E & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_21278: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_1] = false
rule_21279: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
rule_21280: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_21281: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_21282: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_21283: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_21284: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_21285: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_21286: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_21287: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_21288: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> Chan1[NODE_2].Cmd != ReqE
rule_21289: ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntS
rule_21290: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_21291: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_21292: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_21293: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_21294: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_21295: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_21296: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_21297: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_21298: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_21299: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_21300: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_21301: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = false
rule_21302: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_21303: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State = I
rule_21304: Cache[NODE_2].State = I & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_21305: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_21306: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_21307: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_21308: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_21309: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_21310: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_21311: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = false
rule_21312: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> Chan1[NODE_1].Cmd != ReqS
rule_21313: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqS
rule_21314: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_21315: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd = Empty
rule_21316: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_21317: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_21318: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = false
rule_21319: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd = Empty
rule_21320: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_21321: Cache[NODE_2].State != E & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_21322: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_21323: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_21324: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_21325: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_21326: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_21327: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_21328: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_21329: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_21330: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqS
rule_21331: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd = Empty
rule_21332: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqE
rule_21333: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_21334: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_21335: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_21336: Cache[NODE_1].State != E & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_21337: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_21338: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_21339: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_21340: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State = I
rule_21341: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_21342: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_21343: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqS
rule_21344: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd = Empty
rule_21345: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State = I
rule_21346: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_21347: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_21348: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_21349: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_21350: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_21351: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_21352: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_21353: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = false
rule_21354: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_21355: Cache[NODE_2].State != E & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_21356: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_21357: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
rule_21358: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_21359: Cache[NODE_1].State != S & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_21360: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_21361: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_21362: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_21363: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = false
rule_21364: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_21365: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_21366: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqE
rule_21367: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_21368: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_21369: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_21370: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_2] = false
rule_21371: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_21372: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_21373: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_21374: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != S
rule_21375: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_21376: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_21377: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_21378: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_21379: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_21380: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_21381: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_21382: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_21383: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_21384: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_21385: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_21386: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_21387: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_21388: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_21389: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_21390: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_21391: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_21392: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_21393: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_21394: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_21395: Cache[NODE_2].State != E & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_21396: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_21397: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State = I
rule_21398: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = false
rule_21399: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_21400: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_21401: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_21402: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_21403: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqE
rule_21404: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_21405: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_21406: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_21407: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_21408: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd = Empty
rule_21409: Cache[NODE_2].State != E & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_21410: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
rule_21411: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_2] = false
rule_21412: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_21413: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_21414: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_21415: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_21416: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_21417: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_21418: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_21419: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_21420: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_21421: ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd = Empty
rule_21422: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = false
rule_21423: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = false
rule_21424: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State = I
rule_21425: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_21426: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqS
rule_21427: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = false
rule_21428: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_21429: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_21430: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd = Empty
rule_21431: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_21432: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_21433: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_21434: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_21435: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_21436: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd = Empty
rule_21437: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_21438: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_21439: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_21440: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_21441: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_21442: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_21443: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_21444: Cache[NODE_2].State = I & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_21445: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = I -> Cache[NODE_2].State = I
rule_21446: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State = I
rule_21447: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_21448: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd = Empty
rule_21449: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqS
rule_21450: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = false
rule_21451: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_21452: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_21453: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_21454: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_21455: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_21456: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_21457: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_21458: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_21459: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_21460: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_21461: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_21462: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_21463: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_21464: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd != ReqE
rule_21465: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = false
rule_21466: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = false
rule_21467: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd = Empty
rule_21468: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_21469: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_21470: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_21471: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
rule_21472: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqE
rule_21473: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_21474: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_21475: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_21476: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_1] = false
rule_21477: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqE
rule_21478: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_21479: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State = I
rule_21480: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_21481: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> Chan1[NODE_1].Cmd != ReqS
rule_21482: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_21483: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_21484: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_21485: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_21486: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_21487: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_21488: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqE
rule_21489: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_21490: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_21491: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_21492: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State = I
rule_21493: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_21494: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_21495: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = false
rule_21496: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_21497: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_21498: InvSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd = Empty
rule_21499: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_21500: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_21501: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqE
rule_21502: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_21503: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_21504: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_21505: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_21506: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan1[NODE_1].Cmd != ReqE
rule_21507: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_21508: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_21509: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqE
rule_21510: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_21511: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_21512: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_21513: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_21514: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_21515: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_21516: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_21517: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd = Empty
rule_21518: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_21519: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_21520: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_21521: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State = I
rule_21522: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_21523: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_21524: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = false
rule_21525: Cache[NODE_1].State != E & Cache[NODE_1].State = I -> Cache[NODE_2].State != S
rule_21526: Cache[NODE_1].State != E & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
rule_21527: Cache[NODE_2].State != S & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_21528: Cache[NODE_1].State != S & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_21529: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_21530: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_21531: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_21532: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_21533: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
rule_21534: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State = I
rule_21535: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State = I
rule_21536: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != S
rule_21537: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_21538: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_21539: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_21540: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State = I
rule_21541: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_21542: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_21543: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_21544: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> ShrSet[NODE_2] = false
rule_21545: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_21546: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_21547: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_21548: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_21549: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_21550: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_21551: Cache[NODE_1].State != E & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_21552: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_21553: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_21554: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_21555: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_21556: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_21557: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_21558: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_21559: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_21560: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_21561: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_21562: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_21563: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_21564: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_21565: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_21566: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_21567: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != S
rule_21568: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_21569: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_21570: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_21571: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_21572: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_21573: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_21574: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State != E -> ShrSet[NODE_2] = false
rule_21575: Cache[NODE_1].State != S & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_21576: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_21577: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_21578: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_21579: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_21580: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_21581: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_21582: InvSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_21583: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_21584: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_21585: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_21586: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_21587: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_21588: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = false
rule_21589: Cache[NODE_2].State != E & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_21590: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_21591: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
rule_21592: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_21593: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_21594: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_2] = false
rule_21595: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_21596: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_21597: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_21598: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_21599: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State = I
rule_21600: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_21601: Cache[NODE_2].State != S & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_21602: Cache[NODE_1].State != S & Cache[NODE_1].State = I -> Cache[NODE_2].State != S
rule_21603: Cache[NODE_1].State != S & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
rule_21604: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_21605: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_21606: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_21607: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_21608: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_21609: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_21610: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_21611: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_21612: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_21613: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqS
rule_21614: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_21615: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqS
rule_21616: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != S
rule_21617: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_21618: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd != ReqS
rule_21619: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = false
rule_21620: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_21621: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_21622: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_21623: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> Chan1[NODE_1].Cmd = Empty
rule_21624: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_21625: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_21626: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_21627: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_21628: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_21629: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqS
rule_21630: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_21631: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> Chan1[NODE_1].Cmd != ReqE
rule_21632: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> Chan1[NODE_2].Cmd != ReqE
rule_21633: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_21634: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = false
rule_21635: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqE
rule_21636: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_21637: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_21638: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_21639: InvSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_21640: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != S
rule_21641: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_21642: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_21643: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_21644: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State = I
rule_21645: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
rule_21646: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_21647: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_21648: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_21649: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State = I
rule_21650: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State = I
rule_21651: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_21652: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_21653: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_21654: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_21655: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_21656: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_21657: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_21658: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_21659: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_21660: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_21661: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_21662: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_21663: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_21664: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_21665: Cache[NODE_2].State != E & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_21666: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_21667: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_21668: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_21669: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd = Empty
rule_21670: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_21671: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_21672: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_21673: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_21674: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_21675: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = false
rule_21676: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_21677: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_21678: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_21679: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_21680: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_21681: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_21682: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_21683: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_21684: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_21685: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_21686: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_21687: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_21688: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd = Empty
rule_21689: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_21690: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_21691: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_21692: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqE
rule_21693: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_21694: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_21695: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_21696: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_21697: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_21698: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_21699: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntS
rule_21700: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = false
rule_21701: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_21702: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_21703: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_21704: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_21705: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_21706: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_21707: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_21708: InvSet[NODE_2] = false & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_21709: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_21710: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_21711: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_21712: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_21713: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_21714: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_21715: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_21716: ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd = Empty
rule_21717: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_21718: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_21719: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_21720: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_21721: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_21722: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_21723: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_21724: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_21725: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_21726: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_21727: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_21728: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_21729: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_21730: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_21731: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_21732: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_21733: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_21734: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_21735: Cache[NODE_2].State != S & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_21736: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_21737: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_21738: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_21739: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_21740: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqE
rule_21741: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> Chan1[NODE_1].Cmd = Empty
rule_21742: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State = I
rule_21743: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_21744: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd = Empty
rule_21745: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_21746: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_21747: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_21748: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_21749: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_21750: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_21751: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_21752: InvSet[NODE_2] = false & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_21753: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_21754: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_21755: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_21756: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_21757: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State = I
rule_21758: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != S
rule_21759: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_21760: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_21761: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_21762: Cache[NODE_2].State != E & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_21763: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State != E -> InvSet[NODE_1] = false
rule_21764: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_21765: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_21766: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_21767: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqE
rule_21768: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> Chan1[NODE_1].Cmd = Empty
rule_21769: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd = Empty
rule_21770: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = false
rule_21771: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_21772: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_21773: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_21774: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqE
rule_21775: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_21776: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_21777: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_21778: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_1] = false
rule_21779: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan1[NODE_1].Cmd != ReqE
rule_21780: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_21781: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_21782: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_21783: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_21784: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_21785: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_21786: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_21787: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_21788: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_21789: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_21790: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_21791: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_21792: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_21793: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_21794: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_21795: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqE
rule_21796: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_21797: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_21798: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_2] = false
rule_21799: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_21800: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_21801: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqE
rule_21802: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> Chan1[NODE_1].Cmd = Empty
rule_21803: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_21804: ShrSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_21805: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = false
rule_21806: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd = Empty
rule_21807: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_21808: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_21809: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_21810: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_21811: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_21812: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != S
rule_21813: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_2] = false
rule_21814: Cache[NODE_1].State != S & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_21815: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_21816: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_21817: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_21818: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != E
rule_21819: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State = I
rule_21820: Cache[NODE_1].State != E & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_21821: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = I -> Cache[NODE_1].State != E
rule_21822: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_21823: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_2] = false
rule_21824: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_21825: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_21826: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State = I
rule_21827: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_21828: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_21829: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_21830: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_21831: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> Chan1[NODE_2].Cmd = Empty
rule_21832: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_21833: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_21834: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_21835: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != E
rule_21836: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_21837: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_21838: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_21839: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_21840: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_21841: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_21842: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_21843: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = false
rule_21844: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_21845: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State = I
rule_21846: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_21847: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_21848: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_21849: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != S
rule_21850: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_21851: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqE
rule_21852: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_21853: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqS
rule_21854: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = false
rule_21855: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_21856: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_21857: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_21858: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State = I
rule_21859: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_21860: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_21861: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_21862: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_21863: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_21864: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_21865: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_21866: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_2] = false -> Chan1[NODE_2].Cmd != ReqS
rule_21867: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_21868: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_21869: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_21870: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_21871: Cache[NODE_2].State != E & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_21872: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
rule_21873: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != E
rule_21874: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_21875: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_21876: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_21877: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_21878: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State != E -> ShrSet[NODE_2] = false
rule_21879: Cache[NODE_2].State != E & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_21880: Cache[NODE_2].State != E & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_21881: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
rule_21882: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_2] = false
rule_21883: Cache[NODE_2].State = I & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = Empty
rule_21884: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_2].State = I
rule_21885: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> Cache[NODE_1].State = I
rule_21886: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd != ReqS
rule_21887: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_21888: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_21889: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_21890: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_21891: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State = I
rule_21892: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_21893: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_21894: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_21895: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = false
rule_21896: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_21897: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_21898: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = false
rule_21899: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_21900: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_21901: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_21902: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_21903: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_21904: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_21905: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_21906: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_21907: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_21908: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != Inv
rule_21909: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State = I
rule_21910: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_21911: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_21912: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != S
rule_21913: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_21914: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_21915: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_21916: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_21917: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
rule_21918: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State = I
rule_21919: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_21920: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_21921: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_21922: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_21923: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_21924: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqE
rule_21925: Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_21926: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_21927: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_21928: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_21929: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_1] = false
rule_21930: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_21931: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_21932: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_21933: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_21934: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_21935: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_21936: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_21937: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_21938: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_21939: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_21940: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_21941: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_2] = false
rule_21942: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != S
rule_21943: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_21944: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd != ReqS
rule_21945: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_21946: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_21947: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_21948: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_2] = false
rule_21949: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_21950: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_21951: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_21952: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = false
rule_21953: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_21954: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_21955: Cache[NODE_1].State != S & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
rule_21956: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_21957: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqS
rule_21958: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_21959: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_21960: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_21961: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = false
rule_21962: ShrSet[NODE_1] = false & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_21963: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_21964: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_21965: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_21966: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_21967: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_1] = false
rule_21968: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_21969: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqS
rule_21970: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_21971: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_21972: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != S
rule_21973: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_21974: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State = I
rule_21975: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_21976: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_21977: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_21978: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_21979: Cache[NODE_2].State != E & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_21980: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_21981: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != S
rule_21982: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_21983: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_21984: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_21985: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_21986: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_21987: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_21988: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_21989: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_21990: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_21991: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != S
rule_21992: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_21993: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_21994: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_21995: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_21996: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_21997: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_21998: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_21999: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_22000: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_22001: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_22002: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_22003: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_1] = false
rule_22004: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_22005: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_22006: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_22007: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_22008: InvSet[NODE_2] = false & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_22009: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_22010: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_22011: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_22012: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_22013: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> Chan1[NODE_2].Cmd != ReqS
rule_22014: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_22015: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_22016: Cache[NODE_1].State != S & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_22017: Cache[NODE_1].State != S & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_22018: Cache[NODE_2].State = I & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_22019: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != E
rule_22020: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_22021: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqS
rule_22022: InvSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_22023: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != S
rule_22024: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_22025: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_22026: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_22027: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_22028: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_22029: Cache[NODE_2].State != E & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_22030: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_22031: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_22032: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_22033: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_22034: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_2] = false
rule_22035: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_22036: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqS
rule_22037: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_22038: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_22039: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_22040: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
rule_22041: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_22042: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_22043: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_22044: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_2] = false
rule_22045: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_22046: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_22047: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_22048: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_22049: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_22050: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_22051: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_22052: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_22053: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_22054: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd = Empty
rule_22055: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_22056: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_22057: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_22058: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_22059: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_22060: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_1] = false
rule_22061: Cache[NODE_1].State != S & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_22062: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_22063: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_22064: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_22065: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_22066: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != S
rule_22067: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_22068: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_22069: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_22070: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_22071: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != E
rule_22072: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd = Empty
rule_22073: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = false
rule_22074: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State = I
rule_22075: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_22076: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_1] = false
rule_22077: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd != ReqS
rule_22078: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = false
rule_22079: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_22080: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_22081: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = false
rule_22082: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd = Empty
rule_22083: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_22084: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_22085: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_22086: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_22087: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_22088: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_22089: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_22090: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = false
rule_22091: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_22092: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_22093: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State != E -> InvSet[NODE_1] = false
rule_22094: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_22095: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqE
rule_22096: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State = I
rule_22097: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_22098: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_22099: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_2] = false
rule_22100: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_22101: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_22102: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = false
rule_22103: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_22104: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_22105: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_22106: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_22107: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_22108: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_22109: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_22110: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_22111: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_22112: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_22113: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State = I
rule_22114: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != E
rule_22115: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_22116: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_1] = false
rule_22117: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_22118: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_22119: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_22120: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_22121: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_22122: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
rule_22123: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = I -> Cache[NODE_2].State != S
rule_22124: Cache[NODE_2].State != S & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
rule_22125: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_22126: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_22127: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_22128: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_22129: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_22130: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_22131: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_22132: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_22133: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_22134: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_22135: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_22136: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_22137: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_22138: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_22139: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_22140: InvSet[NODE_2] = false & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_22141: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != S
rule_22142: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_22143: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_22144: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_22145: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_22146: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
rule_22147: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_22148: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_22149: Cache[NODE_1].State != S & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != Inv
rule_22150: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State = I
rule_22151: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = I -> Cache[NODE_1].State != S
rule_22152: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_22153: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_22154: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_22155: InvSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd = Empty
rule_22156: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_22157: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_22158: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_22159: Cache[NODE_2].State != E & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_22160: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_22161: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = false
rule_22162: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_22163: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_22164: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_22165: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_22166: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_22167: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_22168: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_22169: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_22170: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_2] = false
rule_22171: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_22172: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_22173: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_22174: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_22175: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqE
rule_22176: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_22177: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_22178: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_22179: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_22180: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_22181: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_22182: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_22183: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqE
rule_22184: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_22185: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_22186: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_22187: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_22188: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_22189: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_22190: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd = Empty
rule_22191: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != S
rule_22192: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_22193: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_22194: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_22195: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_22196: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_22197: Cache[NODE_2].State = I & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_22198: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_22199: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State = I
rule_22200: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> Chan1[NODE_1].Cmd != ReqS
rule_22201: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqS
rule_22202: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_22203: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_22204: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_22205: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_22206: Cache[NODE_2].State != E & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_22207: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_22208: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_22209: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != S
rule_22210: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
rule_22211: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_22212: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_22213: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_22214: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_22215: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_22216: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_22217: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_22218: InvSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_22219: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_22220: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_22221: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_22222: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_22223: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_22224: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State = I
rule_22225: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_22226: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_22227: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_22228: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_22229: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_22230: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_22231: Cache[NODE_2].State != E & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_22232: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
rule_22233: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_1] = false
rule_22234: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_22235: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_22236: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_22237: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_22238: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_22239: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_22240: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_22241: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_22242: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_22243: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_22244: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_22245: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = false
rule_22246: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_22247: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State = I
rule_22248: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_22249: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_22250: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_22251: Cache[NODE_2].State != E & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_22252: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_22253: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_22254: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_22255: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_22256: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != S
rule_22257: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_22258: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_22259: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_22260: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd = Empty
rule_22261: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = false
rule_22262: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_22263: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_1] = false
rule_22264: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_22265: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_22266: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_22267: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_22268: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_22269: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_22270: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_22271: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_22272: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_22273: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_22274: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd = Empty
rule_22275: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != S
rule_22276: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_22277: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_22278: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_22279: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_22280: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_22281: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_22282: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_22283: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_22284: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
rule_22285: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_22286: Cache[NODE_2].State != S & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_22287: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_22288: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_22289: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = false
rule_22290: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_22291: Cache[NODE_1].State != S & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_22292: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State = I
rule_22293: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State = I
rule_22294: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_22295: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_22296: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_22297: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_22298: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_22299: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_22300: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = false
rule_22301: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd = Empty
rule_22302: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_22303: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_22304: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_2] = false
rule_22305: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_22306: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_22307: Cache[NODE_1].State != E & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_22308: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
rule_22309: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_1] = false
rule_22310: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_22311: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_22312: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_22313: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_22314: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_22315: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_22316: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_22317: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_22318: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_22319: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_22320: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_22321: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_22322: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_22323: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_22324: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_22325: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_22326: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != S
rule_22327: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_22328: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_22329: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_22330: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_22331: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State = I
rule_22332: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_22333: Cache[NODE_2].State != E & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_22334: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
rule_22335: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_1] = false
rule_22336: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd = Empty
rule_22337: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_22338: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_22339: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_22340: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_22341: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_22342: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_22343: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_22344: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_22345: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_22346: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_22347: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_22348: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_22349: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_22350: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State != E -> ShrSet[NODE_2] = false
rule_22351: Cache[NODE_2].State != E & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_22352: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd != ReqE
rule_22353: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = false
rule_22354: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqE
rule_22355: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_22356: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_22357: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_22358: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_22359: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_22360: Cache[NODE_1].State != E & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_22361: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_22362: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_22363: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = false
rule_22364: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_22365: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_22366: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_22367: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_22368: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_22369: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_22370: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_22371: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_22372: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_22373: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd = Empty
rule_22374: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_22375: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_22376: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
rule_22377: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State = I
rule_22378: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_22379: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_22380: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_22381: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_22382: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_22383: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_22384: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_22385: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = false
rule_22386: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntS
rule_22387: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_22388: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_22389: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_22390: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_22391: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_22392: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqS
rule_22393: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_22394: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_22395: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_22396: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_22397: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_22398: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_22399: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_22400: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_22401: Cache[NODE_2].State != E & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_22402: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_22403: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_22404: Cache[NODE_2].State = I & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_22405: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_22406: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_22407: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_22408: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_22409: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_22410: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> Chan1[NODE_2].Cmd = Empty
rule_22411: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_22412: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_22413: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_22414: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_22415: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_22416: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_22417: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = false
rule_22418: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_22419: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State = I
rule_22420: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_22421: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = false
rule_22422: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_22423: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_22424: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_22425: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_22426: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_22427: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_22428: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_22429: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_22430: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqE
rule_22431: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqE
rule_22432: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_22433: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_22434: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State = I
rule_22435: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_22436: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_22437: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_22438: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_22439: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_22440: Cache[NODE_2].State = I & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_22441: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_22442: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_22443: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_22444: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_22445: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_22446: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_1] = false
rule_22447: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_22448: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_22449: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_22450: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_22451: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_22452: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_22453: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_22454: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_22455: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_22456: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_22457: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_22458: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_22459: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_22460: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_22461: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_22462: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_22463: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_22464: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_22465: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_22466: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> Chan1[NODE_2].Cmd = Empty
rule_22467: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_22468: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_22469: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_22470: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != E
rule_22471: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_22472: Cache[NODE_2].State != S & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_22473: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
rule_22474: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_22475: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_22476: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
rule_22477: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_22478: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State != E -> ShrSet[NODE_2] = false
rule_22479: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_1] = false
rule_22480: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_22481: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_22482: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_22483: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_22484: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_22485: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_22486: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_22487: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = false
rule_22488: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_22489: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_22490: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqE
rule_22491: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_22492: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_22493: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
rule_22494: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_22495: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_22496: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_22497: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_22498: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_1] = false
rule_22499: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_22500: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_22501: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_22502: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_22503: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_22504: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_22505: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State = I
rule_22506: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_22507: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = false
rule_22508: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_22509: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_22510: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_22511: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_2] = false
rule_22512: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_22513: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_22514: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State = I
rule_22515: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_22516: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_22517: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> Chan1[NODE_2].Cmd != ReqE
rule_22518: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_22519: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_22520: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_22521: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_22522: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_22523: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_22524: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_22525: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_22526: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_22527: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_22528: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_22529: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_22530: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_22531: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_22532: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_22533: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_22534: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_22535: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != S
rule_22536: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_22537: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_22538: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd = Empty
rule_22539: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_22540: Cache[NODE_2].State != E & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_22541: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_22542: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_22543: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
rule_22544: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_22545: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqS
rule_22546: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
rule_22547: Cache[NODE_1].State != E & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_22548: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_2] = false
rule_22549: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
rule_22550: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_22551: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != S
rule_22552: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_22553: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_22554: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_22555: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_22556: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_22557: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_22558: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_22559: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_22560: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_22561: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd = Empty
rule_22562: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_22563: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_22564: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> Chan1[NODE_2].Cmd = Empty
rule_22565: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_22566: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_22567: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_22568: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_22569: Cache[NODE_1].State != S & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_22570: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_22571: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_22572: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_22573: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_22574: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_22575: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_22576: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqE
rule_22577: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_22578: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_22579: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_22580: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_22581: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_22582: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_22583: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State = I
rule_22584: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_22585: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_22586: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_22587: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_22588: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_22589: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_22590: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_22591: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd = Empty
rule_22592: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> Chan1[NODE_1].Cmd != ReqS
rule_22593: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_22594: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_22595: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_22596: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_22597: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_22598: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_22599: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_22600: Cache[NODE_1].State != S & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_22601: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_22602: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_22603: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_22604: Cache[NODE_1].State != E & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_22605: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_22606: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_22607: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_22608: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_22609: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_22610: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_22611: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_22612: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_22613: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqE
rule_22614: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_22615: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_22616: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State = I
rule_22617: InvSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_22618: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_22619: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_22620: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_22621: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_22622: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_22623: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_22624: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_22625: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_22626: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_22627: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_22628: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> Cache[NODE_1].State != E
rule_22629: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqE
rule_22630: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_22631: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_22632: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = false
rule_22633: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_22634: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_22635: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_22636: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_22637: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_22638: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_22639: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_22640: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Empty
rule_22641: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_22642: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd = Empty
rule_22643: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_22644: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_22645: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_22646: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_22647: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_22648: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_22649: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State != E -> Cache[NODE_1].State != S
rule_22650: Cache[NODE_1].State != S & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
rule_22651: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State = I
rule_22652: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = false
rule_22653: InvSet[NODE_1] = false & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_22654: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State = I
rule_22655: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_22656: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_22657: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State = I
rule_22658: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_22659: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_22660: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_22661: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_22662: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_22663: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = false
rule_22664: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_22665: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_22666: Cache[NODE_1].State != S & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_22667: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_22668: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_22669: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntS
rule_22670: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_22671: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_22672: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_22673: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = false
rule_22674: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_22675: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_22676: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_22677: Cache[NODE_1].State != S & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_22678: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != S
rule_22679: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_22680: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_22681: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_22682: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_22683: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_22684: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_22685: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_22686: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = false
rule_22687: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_22688: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_22689: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_22690: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_22691: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_22692: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_2] = false
rule_22693: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_22694: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
rule_22695: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_22696: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_22697: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State = I
rule_22698: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_22699: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_22700: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_22701: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_22702: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_1] = false
rule_22703: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_22704: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_22705: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_22706: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_22707: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_22708: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_22709: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
rule_22710: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_22711: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_22712: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_22713: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_22714: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_22715: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_22716: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_22717: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_22718: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_22719: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_22720: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_22721: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_22722: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_22723: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_22724: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_22725: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_22726: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_22727: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_22728: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = false
rule_22729: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_22730: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = false
rule_22731: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_22732: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_22733: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_22734: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = I -> Cache[NODE_2].State != S
rule_22735: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
rule_22736: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
rule_22737: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_22738: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_22739: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_22740: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_22741: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_22742: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_22743: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State = I
rule_22744: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_22745: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqS
rule_22746: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_22747: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State = I
rule_22748: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
rule_22749: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_22750: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_22751: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_22752: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_22753: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_22754: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_22755: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_22756: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_22757: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_22758: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_22759: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_22760: Cache[NODE_1].State != E & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_22761: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_22762: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_22763: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_22764: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = false
rule_22765: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_22766: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_22767: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_22768: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_22769: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_22770: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_22771: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_22772: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_22773: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_22774: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_22775: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_22776: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_22777: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_22778: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_22779: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd = Empty
rule_22780: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_22781: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_22782: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_22783: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_22784: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_22785: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_22786: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_22787: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_22788: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_22789: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_22790: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_22791: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_22792: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_22793: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> Cache[NODE_1].State != S
rule_22794: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_22795: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_22796: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_2] = false
rule_22797: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_22798: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_22799: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_22800: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_22801: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_22802: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_22803: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State = I
rule_22804: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd = Empty
rule_22805: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_22806: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_22807: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_22808: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_22809: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_22810: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_22811: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_22812: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_22813: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_22814: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_22815: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_22816: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_22817: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State = I
rule_22818: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_22819: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State = I
rule_22820: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_22821: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_22822: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != S
rule_22823: Cache[NODE_1].State != E & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_22824: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_22825: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_22826: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd = Empty
rule_22827: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_22828: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_2] = false
rule_22829: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_22830: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_22831: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_1] = false
rule_22832: Cache[NODE_1].State != S & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_22833: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != S
rule_22834: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_22835: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_22836: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_22837: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_22838: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_22839: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_22840: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_22841: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_22842: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_22843: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd != ReqS
rule_22844: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State = I
rule_22845: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_22846: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State = I
rule_22847: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_22848: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_22849: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_22850: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_22851: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_2].State = I
rule_22852: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_22853: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_22854: Cache[NODE_2].State != S & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_22855: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = I -> Cache[NODE_2].State != S
rule_22856: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
rule_22857: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_22858: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_22859: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State = I
rule_22860: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_22861: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_22862: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_22863: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_22864: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_22865: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_22866: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State = I
rule_22867: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_22868: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_22869: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_22870: Cache[NODE_1].State != E & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntE
rule_22871: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State = I
rule_22872: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
rule_22873: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_2] = false
rule_22874: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_22875: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_22876: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_22877: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_22878: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_22879: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_22880: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State = I
rule_22881: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_22882: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_22883: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_22884: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_22885: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_22886: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_22887: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_22888: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = false
rule_22889: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_22890: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != GntS
rule_22891: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_22892: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_1] = false
rule_22893: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_22894: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_22895: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State = I
rule_22896: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_22897: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_22898: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_22899: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_22900: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_22901: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = false
rule_22902: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_22903: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_22904: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_22905: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_22906: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_22907: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_22908: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State = I
rule_22909: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != S
rule_22910: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_22911: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State = I
rule_22912: InvSet[NODE_2] = false & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_22913: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State = I
rule_22914: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
rule_22915: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_22916: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_22917: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_22918: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State = I
rule_22919: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_22920: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_22921: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_22922: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_22923: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_22924: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
rule_22925: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_22926: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_22927: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_22928: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_22929: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_22930: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_22931: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_22932: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_22933: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_22934: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd = Empty
rule_22935: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_22936: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_22937: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_22938: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_22939: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_2] = false
rule_22940: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State = I
rule_22941: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntS
rule_22942: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_22943: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_22944: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_22945: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_22946: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
rule_22947: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_22948: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_22949: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_22950: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_22951: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_22952: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_22953: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_22954: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != Empty
rule_22955: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_1] = true
rule_22956: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqS
rule_22957: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_22958: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_22959: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State = I
rule_22960: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_22961: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_22962: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_22963: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_22964: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_22965: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_22966: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != E
rule_22967: Cache[NODE_1].State != E & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != Inv
rule_22968: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_22969: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_22970: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_22971: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_22972: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_22973: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_22974: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_22975: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_22976: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Inv
rule_22977: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != Inv
rule_22978: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
rule_22979: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
rule_22980: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_22981: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_22982: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_22983: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_22984: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State = I
rule_22985: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_22986: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State = I
rule_22987: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_22988: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_22989: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_22990: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State = I
rule_22991: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_22992: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_22993: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_22994: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State = I
rule_22995: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_22996: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_22997: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_2] = false
rule_22998: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_22999: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_23000: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State = I
rule_23001: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != E
rule_23002: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_23003: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_23004: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_23005: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_23006: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_23007: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = false
rule_23008: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_23009: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = false
rule_23010: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_23011: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_23012: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_23013: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_23014: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_23015: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_23016: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_23017: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_23018: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_23019: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State = I
rule_23020: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_23021: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_2] = false
rule_23022: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_23023: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_23024: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_23025: Cache[NODE_2].State != E & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntS
rule_23026: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State != E -> Cache[NODE_1].State = I
rule_23027: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_23028: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_23029: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_23030: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_23031: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_23032: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_23033: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_23034: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_23035: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_1] = false
rule_23036: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_23037: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_23038: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_23039: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_23040: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_23041: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_23042: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_23043: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd = Empty
rule_23044: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
rule_23045: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_23046: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_23047: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_23048: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_23049: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State = I
rule_23050: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_23051: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan1[NODE_1].Cmd != ReqE
rule_23052: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_23053: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_23054: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_23055: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_23056: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_23057: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_23058: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_23059: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_23060: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_23061: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_23062: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_23063: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_23064: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != S
rule_23065: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_23066: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_23067: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_23068: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State = I
rule_23069: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_23070: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_23071: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = false
rule_23072: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_23073: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_23074: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_1] = true
rule_23075: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqS
rule_23076: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_23077: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State = I
rule_23078: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_23079: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_23080: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_23081: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = false
rule_23082: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_23083: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_23084: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_23085: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_2] = false -> Chan1[NODE_1].Cmd != Empty
rule_23086: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = false
rule_23087: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_23088: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_23089: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = false
rule_23090: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Empty
rule_23091: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_23092: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_23093: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_23094: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != S
rule_23095: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_23096: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_23097: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_23098: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_23099: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_23100: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_23101: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_1] = false
rule_23102: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State = I
rule_23103: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_23104: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_23105: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_23106: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_23107: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan1[NODE_1].Cmd != ReqS
rule_23108: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_23109: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_23110: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
rule_23111: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_23112: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_23113: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_23114: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_23115: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_23116: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_23117: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_23118: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_23119: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_2] = false
rule_23120: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_23121: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_23122: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_23123: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_23124: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_23125: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_23126: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_23127: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_23128: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_23129: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_23130: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = false
rule_23131: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_23132: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_23133: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State = I
rule_23134: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_23135: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = false
rule_23136: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_23137: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_23138: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_23139: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_23140: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_23141: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State = I
rule_23142: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_23143: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_23144: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = true
rule_23145: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_23146: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_23147: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_23148: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_23149: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_23150: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State = I
rule_23151: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_23152: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_2] = false -> Chan1[NODE_1].Cmd != ReqS
rule_23153: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_2] = false
rule_23154: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_2] = false
rule_23155: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_23156: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_23157: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_23158: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State = I
rule_23159: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State = I
rule_23160: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_23161: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_23162: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_23163: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_1] = false
rule_23164: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_23165: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_23166: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_23167: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_23168: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_23169: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_23170: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqE
rule_23171: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State = I
rule_23172: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_23173: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_23174: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_23175: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_23176: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan1[NODE_1].Cmd != ReqE
rule_23177: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_23178: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_23179: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_23180: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_23181: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_23182: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_23183: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_23184: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd = Empty
rule_23185: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_23186: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_23187: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_23188: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_23189: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State = I
rule_23190: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_23191: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_23192: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_23193: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_23194: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_23195: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_23196: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_23197: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_23198: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_23199: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_23200: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_23201: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State = I
rule_23202: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_23203: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_23204: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_23205: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_23206: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_23207: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_23208: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State = I
rule_23209: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_23210: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_23211: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State != S -> Cache[NODE_2].State != S
rule_23212: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_23213: Cache[NODE_1].State != S & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_23214: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_23215: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_23216: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_23217: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_23218: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_23219: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_23220: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_23221: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_23222: InvSet[NODE_1] = false & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_23223: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State = I
rule_23224: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_23225: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
rule_23226: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_23227: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_23228: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_23229: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_23230: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_23231: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State = I
rule_23232: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_23233: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_23234: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State = I
rule_23235: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_23236: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = true
rule_23237: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_23238: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_23239: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State = I
rule_23240: InvSet[NODE_1] = false & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_23241: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = false
rule_23242: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_23243: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_23244: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan1[NODE_1].Cmd != ReqE
rule_23245: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_23246: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_23247: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_23248: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_23249: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_23250: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_23251: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State = I
rule_23252: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_23253: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_23254: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_23255: Cache[NODE_2].State != S & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = Empty
rule_23256: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_2].State != S
rule_23257: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
rule_23258: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_23259: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_23260: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_23261: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_23262: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_23263: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_23264: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_23265: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_23266: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_23267: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_23268: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_23269: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = false
rule_23270: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_23271: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != S
rule_23272: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State = I
rule_23273: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_23274: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_23275: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_23276: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_23277: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State = I
rule_23278: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_23279: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_23280: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_23281: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State = I
rule_23282: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_23283: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_23284: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Empty
rule_23285: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_23286: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_23287: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_23288: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_23289: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_23290: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State != E -> Cache[NODE_2].State = I
rule_23291: Cache[NODE_2].State != E & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntS
rule_23292: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_23293: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_23294: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State = I
rule_23295: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_23296: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_23297: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_23298: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State = I
rule_23299: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_23300: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_23301: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_23302: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Chan1[NODE_1].Cmd != ReqE
rule_23303: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_23304: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_23305: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State = I
rule_23306: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_23307: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan1[NODE_1].Cmd != Empty
rule_23308: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State = I
rule_23309: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_23310: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_23311: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_23312: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_23313: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_23314: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_23315: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_23316: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != S
rule_23317: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State = I
rule_23318: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = Empty
rule_23319: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_23320: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
rule_23321: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_23322: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntS
rule_23323: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_23324: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_23325: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_23326: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_23327: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State = I
rule_23328: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_23329: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_23330: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_23331: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_23332: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_1] = true
rule_23333: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqS
rule_23334: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_23335: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != Empty
rule_23336: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_1] = true
rule_23337: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqS
rule_23338: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != S
rule_23339: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_23340: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_23341: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_23342: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_23343: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_23344: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_23345: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_23346: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan1[NODE_2].Cmd != ReqE
rule_23347: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_23348: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_23349: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_23350: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_23351: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_23352: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_23353: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State = I
rule_23354: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_23355: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = false
rule_23356: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_23357: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_23358: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_23359: Cache[NODE_1].State != S & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_23360: Cache[NODE_1].State != S & Cache[NODE_2].State != E -> Cache[NODE_2].State != S
rule_23361: Cache[NODE_2].State != E & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_23362: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_23363: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_23364: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_23365: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State = I
rule_23366: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_23367: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_23368: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State = I
rule_23369: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != S
rule_23370: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_23371: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State = I
rule_23372: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_23373: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State = I
rule_23374: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
rule_23375: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State = I
rule_23376: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_23377: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State = I
rule_23378: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_23379: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_2] = false -> Chan1[NODE_1].Cmd != ReqE
rule_23380: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_23381: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_23382: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_23383: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_23384: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_23385: Cache[NODE_1].State != E & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_23386: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State = I
rule_23387: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_23388: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_23389: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_23390: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_23391: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd = Empty
rule_23392: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State = I
rule_23393: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_23394: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_23395: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_23396: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_23397: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_23398: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_23399: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_23400: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_23401: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State != E -> Cache[NODE_2].State = I
rule_23402: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_23403: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_23404: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_23405: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_2] = false
rule_23406: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_23407: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State != E -> Cache[NODE_2].State != S
rule_23408: Cache[NODE_2].State != E & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_23409: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_23410: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_23411: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_23412: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_23413: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_23414: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_23415: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = false
rule_23416: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_23417: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
rule_23418: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_23419: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_23420: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_23421: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State = I
rule_23422: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_23423: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_23424: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_23425: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_23426: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_23427: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_23428: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_23429: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_23430: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != Inv
rule_23431: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State = I
rule_23432: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntS
rule_23433: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State = I
rule_23434: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
rule_23435: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_23436: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_23437: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_23438: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_23439: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_23440: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_23441: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_23442: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_23443: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_23444: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_23445: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_23446: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_1] = false
rule_23447: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = false
rule_23448: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_23449: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_23450: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_1] = false
rule_23451: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_23452: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_23453: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_23454: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_23455: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_23456: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_23457: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_23458: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_23459: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_23460: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_23461: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_23462: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_23463: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> ShrSet[NODE_2] = false
rule_23464: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_23465: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State = I
rule_23466: InvSet[NODE_2] = false & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_23467: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_23468: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_23469: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_23470: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_23471: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_23472: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_23473: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_23474: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_23475: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqE
rule_23476: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State = I
rule_23477: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_23478: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_23479: Cache[NODE_1].State != S & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd = Empty
rule_23480: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_23481: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> Cache[NODE_1].State != S
rule_23482: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_23483: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_23484: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_23485: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_23486: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
rule_23487: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
rule_23488: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_23489: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_23490: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_23491: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_23492: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State = I
rule_23493: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = I -> Cache[NODE_1].State != E
rule_23494: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_23495: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_23496: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
rule_23497: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != S
rule_23498: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != S
rule_23499: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_23500: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State = I
rule_23501: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State = I
rule_23502: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_23503: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_23504: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_23505: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_23506: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_23507: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_23508: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_23509: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_23510: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_23511: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_23512: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_23513: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_23514: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_23515: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_23516: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_23517: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_23518: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
rule_23519: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
rule_23520: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State = I
rule_23521: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_23522: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_23523: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_23524: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_23525: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_23526: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_23527: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_23528: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State = I
rule_23529: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != S
rule_23530: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_23531: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_23532: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_23533: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_23534: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_23535: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_23536: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_23537: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_23538: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_23539: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_23540: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_23541: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_23542: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_23543: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = false
rule_23544: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_23545: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_23546: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_23547: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State = I
rule_23548: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_23549: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = false
rule_23550: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_23551: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_23552: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_23553: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_1] = false
rule_23554: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd != ReqE
rule_23555: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State = I
rule_23556: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_23557: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_23558: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_23559: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_23560: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State = I
rule_23561: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State = I
rule_23562: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_23563: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_23564: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_23565: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_23566: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_23567: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_23568: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_23569: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_23570: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_23571: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_23572: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_23573: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_23574: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_23575: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_23576: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_2] = false
rule_23577: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_23578: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_23579: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State = I
rule_23580: Cache[NODE_1].State != S & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_23581: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_23582: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State = I
rule_23583: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_23584: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != S
rule_23585: Cache[NODE_1].State != E & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Inv
rule_23586: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_23587: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != S
rule_23588: Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_23589: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State = I
rule_23590: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_23591: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Empty
rule_23592: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_1] = true
rule_23593: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_23594: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_23595: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_23596: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_23597: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_2] = false
rule_23598: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_23599: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State = I
rule_23600: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_23601: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_23602: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_1] = false
rule_23603: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_23604: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State = I
rule_23605: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_23606: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_23607: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_23608: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_23609: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_23610: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_23611: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_1] = false
rule_23612: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_23613: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_23614: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_23615: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_23616: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_23617: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_23618: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_23619: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_23620: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_23621: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_23622: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_23623: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_23624: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = false
rule_23625: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_23626: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_23627: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_23628: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_23629: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_23630: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_23631: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_23632: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State = I
rule_23633: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
rule_23634: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_23635: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_23636: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqE
rule_23637: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_23638: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_23639: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_23640: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_23641: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_23642: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_23643: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_23644: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_23645: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_23646: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_23647: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_23648: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_23649: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_23650: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_23651: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_23652: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_23653: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_23654: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_23655: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_23656: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != S
rule_23657: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_23658: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != S
rule_23659: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_23660: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_23661: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_23662: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State != E -> Cache[NODE_2].State = I
rule_23663: Cache[NODE_2].State != E & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd = Empty
rule_23664: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_23665: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State = I
rule_23666: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = false
rule_23667: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_23668: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_23669: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_23670: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_23671: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_23672: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_23673: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_23674: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_23675: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != S
rule_23676: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_23677: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State = I
rule_23678: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_23679: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntE
rule_23680: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_23681: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State = I
rule_23682: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_23683: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_23684: Cache[NODE_1].State != S & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntE
rule_23685: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State = I
rule_23686: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != S
rule_23687: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_23688: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_23689: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_23690: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Empty
rule_23691: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_1] = true
rule_23692: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_23693: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State = I
rule_23694: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_23695: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_23696: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_23697: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_1] = true
rule_23698: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_23699: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_23700: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_23701: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = false
rule_23702: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_23703: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd = Empty
rule_23704: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != Inv
rule_23705: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_23706: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_2] = false
rule_23707: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_23708: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_23709: Cache[NODE_1].State != E & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd = Empty
rule_23710: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_23711: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_23712: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State = I
rule_23713: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Chan1[NODE_1].Cmd != ReqS
rule_23714: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_1] = false
rule_23715: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_23716: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_23717: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_23718: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_23719: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_1] = false
rule_23720: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_23721: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_23722: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_23723: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_23724: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_23725: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_23726: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_23727: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_23728: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_23729: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_23730: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_23731: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
rule_23732: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_23733: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State = I
rule_23734: InvSet[NODE_2] = false & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_23735: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State = I
rule_23736: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_23737: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_23738: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_23739: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_23740: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_23741: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_23742: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_23743: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = false
rule_23744: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != Inv
rule_23745: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State = I
rule_23746: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_23747: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_23748: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_23749: Cache[NODE_2].State != S & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_23750: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_23751: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_23752: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_23753: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_23754: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_23755: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_23756: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_23757: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_23758: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State = I
rule_23759: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_23760: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_23761: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_23762: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_23763: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_23764: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_23765: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != S
rule_23766: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = I -> Cache[NODE_2].State != S
rule_23767: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State = I
rule_23768: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_23769: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_23770: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_23771: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_23772: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_23773: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_23774: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_23775: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = false
rule_23776: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_23777: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State = I
rule_23778: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_23779: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_23780: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_23781: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_23782: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_23783: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_23784: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_23785: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_23786: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_23787: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_23788: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_23789: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_2] = false
rule_23790: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_23791: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_23792: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_2] = false
rule_23793: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State = I
rule_23794: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_23795: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_23796: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = false
rule_23797: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_23798: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State != E -> Cache[NODE_1].State = I
rule_23799: Cache[NODE_2].State != E & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd = Empty
rule_23800: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntS
rule_23801: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
rule_23802: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_2].State != S
rule_23803: Cache[NODE_2].State != S & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd = Empty
rule_23804: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_23805: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_23806: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_23807: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_23808: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_23809: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State = I
rule_23810: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_23811: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_23812: Cache[NODE_2].State != E & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_23813: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_23814: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_23815: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_23816: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_23817: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_23818: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_23819: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_23820: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_23821: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_23822: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_23823: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != Inv
rule_23824: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State = I
rule_23825: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_23826: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_23827: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_23828: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_23829: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_23830: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_23831: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_23832: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_23833: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_23834: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd = Empty
rule_23835: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_23836: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_23837: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_23838: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
rule_23839: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_23840: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_23841: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State = I
rule_23842: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_23843: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_23844: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_23845: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_23846: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_23847: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd = Empty
rule_23848: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_23849: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_23850: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_23851: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> InvSet[NODE_1] = false
rule_23852: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_23853: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_1] = false
rule_23854: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_23855: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_23856: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_23857: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_23858: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State = I
rule_23859: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_23860: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_23861: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_23862: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_23863: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_23864: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_23865: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_23866: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_23867: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_23868: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = false
rule_23869: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_23870: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_23871: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_23872: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_23873: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_23874: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_23875: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_23876: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_23877: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_23878: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_23879: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_23880: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State = I
rule_23881: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State = I
rule_23882: Cache[NODE_1].State != E & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntS
rule_23883: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = I -> Cache[NODE_1].State != E
rule_23884: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_23885: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_23886: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = false
rule_23887: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_23888: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_23889: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_23890: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_23891: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State = I
rule_23892: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_23893: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_23894: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_23895: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_23896: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_23897: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_23898: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan1[NODE_1].Cmd != ReqS
rule_23899: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State = I
rule_23900: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_23901: Cache[NODE_2].State = I & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_23902: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != S
rule_23903: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_23904: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_23905: InvSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_23906: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State = I
rule_23907: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_23908: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_23909: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_23910: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_23911: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_23912: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_23913: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_23914: Cache[NODE_1].State != E & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = Empty
rule_23915: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_23916: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_23917: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_23918: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_23919: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_23920: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State = I
rule_23921: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_23922: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_23923: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_23924: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_23925: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_23926: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_23927: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_23928: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_23929: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_23930: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_23931: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_23932: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_23933: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
rule_23934: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_23935: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_1] = false
rule_23936: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
rule_23937: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_23938: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_23939: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_1] = false
rule_23940: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_23941: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State = I
rule_23942: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_23943: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_23944: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_23945: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State = I
rule_23946: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State = I
rule_23947: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_23948: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State = I
rule_23949: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_23950: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_23951: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_23952: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_23953: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_1] = false
rule_23954: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != GntS
rule_23955: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_23956: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_23957: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_23958: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_23959: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_23960: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_23961: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_23962: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_23963: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_23964: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_23965: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_23966: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_23967: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_23968: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State = I
rule_23969: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_23970: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_23971: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_23972: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_23973: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_23974: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != S
rule_23975: Cache[NODE_1].State != S & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_23976: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State = I
rule_23977: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_23978: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_23979: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != S
rule_23980: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State = I
rule_23981: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_23982: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_23983: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_23984: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_23985: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_23986: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_23987: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_23988: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_23989: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan1[NODE_1].Cmd != ReqS
rule_23990: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_23991: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State != E -> Cache[NODE_2].State = I
rule_23992: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_23993: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_23994: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_1] = false
rule_23995: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_23996: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_23997: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_23998: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != Inv
rule_23999: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State = I
rule_24000: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd = Empty
rule_24001: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_24002: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_24003: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_24004: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_24005: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_24006: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_24007: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State = I
rule_24008: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_24009: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_24010: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_24011: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State = I
rule_24012: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != S
rule_24013: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_24014: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_24015: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> ShrSet[NODE_2] = false
rule_24016: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_24017: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_24018: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_24019: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_24020: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_24021: Cache[NODE_2].State != E & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_24022: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_24023: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_24024: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_24025: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_24026: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_24027: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_24028: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_24029: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_24030: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = false
rule_24031: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_24032: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_24033: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_24034: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_24035: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_24036: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_24037: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_24038: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State = I
rule_24039: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_24040: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_24041: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State = I
rule_24042: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_24043: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_24044: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_24045: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_24046: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_24047: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_24048: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_24049: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_24050: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_24051: Cache[NODE_2].State != E & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_24052: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_24053: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_24054: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_24055: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_24056: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_24057: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_24058: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_24059: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_24060: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_24061: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State = I
rule_24062: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
rule_24063: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_24064: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_24065: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_24066: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_24067: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_24068: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_24069: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_24070: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_24071: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_24072: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_24073: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_24074: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_24075: Cache[NODE_2].State != E & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntE
rule_24076: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
rule_24077: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State = I
rule_24078: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_24079: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State = I
rule_24080: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_24081: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_24082: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State = I
rule_24083: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_24084: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_24085: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State = I
rule_24086: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_24087: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != S
rule_24088: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State = I
rule_24089: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_24090: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan1[NODE_1].Cmd != Empty
rule_24091: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_24092: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_24093: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_24094: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_24095: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_24096: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_24097: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_24098: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntE
rule_24099: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State = I
rule_24100: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_24101: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_24102: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State = I
rule_24103: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_24104: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_24105: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_24106: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_24107: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_24108: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_24109: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_24110: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_24111: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_24112: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_24113: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_24114: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_24115: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_24116: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_2] = false
rule_24117: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_2] = false -> Chan1[NODE_1].Cmd != ReqS
rule_24118: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqS
rule_24119: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_24120: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_24121: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_24122: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_24123: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_24124: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_24125: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_24126: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_24127: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_24128: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_24129: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_1] = false
rule_24130: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_24131: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_24132: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_24133: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_24134: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_24135: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_24136: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_24137: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_24138: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_24139: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State = I
rule_24140: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State = I
rule_24141: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_24142: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_24143: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
rule_24144: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_24145: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_24146: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_24147: Cache[NODE_2].State != E & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd = Empty
rule_24148: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_24149: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State = I
rule_24150: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
rule_24151: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_24152: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_24153: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_24154: Cache[NODE_2].State = I & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_24155: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_24156: Cache[NODE_1].State != E & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd = Empty
rule_24157: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_24158: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> Cache[NODE_1].State != E
rule_24159: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_24160: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_1] = false
rule_24161: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_24162: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_24163: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_24164: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_24165: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_24166: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State = I
rule_24167: Cache[NODE_1].State != E & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_24168: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != S
rule_24169: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_24170: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_24171: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_24172: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_24173: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_24174: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = false
rule_24175: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_24176: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_24177: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_24178: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State = I
rule_24179: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_2].State = I
rule_24180: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Cache[NODE_1].State = I
rule_24181: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_24182: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_24183: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqE
rule_24184: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State = I
rule_24185: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_24186: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_24187: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_24188: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_24189: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_24190: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_24191: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_24192: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State = I
rule_24193: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_24194: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_24195: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_24196: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_24197: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_24198: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_24199: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_24200: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_24201: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_24202: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_24203: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_24204: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State = I
rule_24205: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_24206: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_24207: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_24208: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_24209: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_24210: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_24211: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan1[NODE_2].Cmd != ReqS
rule_24212: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_24213: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_24214: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_24215: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_2] = false
rule_24216: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_24217: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_24218: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_24219: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_24220: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_24221: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_24222: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_24223: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_24224: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_24225: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_24226: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State = I
rule_24227: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State = I
rule_24228: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = I -> Cache[NODE_1].State != S
rule_24229: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntS
rule_24230: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_24231: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_24232: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_24233: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_24234: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State = I
rule_24235: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_24236: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_24237: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_24238: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_24239: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_24240: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_24241: Cache[NODE_2].State = I & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_24242: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_24243: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_24244: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqS
rule_24245: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_24246: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_24247: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_24248: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = false
rule_24249: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_24250: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_24251: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_1] = false
rule_24252: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_24253: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_24254: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_24255: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_24256: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_24257: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_24258: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_24259: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_24260: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_24261: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_24262: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = false
rule_24263: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_24264: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_24265: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_24266: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != E
rule_24267: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State = I
rule_24268: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_24269: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_24270: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_24271: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_24272: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State = I
rule_24273: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_24274: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_24275: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_24276: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_24277: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_24278: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State = I
rule_24279: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_24280: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_24281: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_1] = false
rule_24282: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_24283: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_24284: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntS
rule_24285: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State = I
rule_24286: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = false
rule_24287: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_24288: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Empty
rule_24289: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_24290: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqE
rule_24291: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_24292: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_24293: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_24294: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan1[NODE_1].Cmd != ReqS
rule_24295: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_24296: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntS
rule_24297: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
rule_24298: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State = I
rule_24299: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_24300: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != S
rule_24301: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_24302: Cache[NODE_2].State != E & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_24303: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State = I
rule_24304: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = I -> Cache[NODE_1].State != E
rule_24305: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_24306: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_24307: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_24308: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_24309: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_2] = false -> Chan1[NODE_1].Cmd != ReqE
rule_24310: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_24311: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State = I
rule_24312: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_24313: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_24314: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_24315: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_24316: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_24317: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntS
rule_24318: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = I -> Cache[NODE_2].State != S
rule_24319: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
rule_24320: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_2].State != S
rule_24321: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
rule_24322: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_24323: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State = I
rule_24324: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd = Empty
rule_24325: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_24326: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = false
rule_24327: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_24328: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_24329: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_24330: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_24331: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State = I
rule_24332: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_24333: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_24334: Cache[NODE_1].State != S & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd = Empty
rule_24335: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_24336: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_24337: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_24338: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_24339: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_24340: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_24341: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_24342: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_24343: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_1] = false
rule_24344: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_24345: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_24346: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_24347: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_2] = false
rule_24348: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State = I
rule_24349: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_24350: InvSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_24351: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_24352: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_24353: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_24354: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != S
rule_24355: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_24356: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_24357: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_24358: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_24359: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_24360: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_24361: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_24362: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_24363: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_24364: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_24365: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_24366: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_24367: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_24368: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != S
rule_24369: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_24370: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_24371: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_24372: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_24373: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_24374: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_24375: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_24376: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_24377: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_24378: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_24379: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_24380: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_24381: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State = I
rule_24382: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_24383: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_24384: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_24385: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_24386: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State = I
rule_24387: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_24388: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_24389: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_24390: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State = I
rule_24391: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_24392: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_24393: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State = I
rule_24394: InvSet[NODE_2] = false & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_24395: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_24396: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
rule_24397: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_24398: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_24399: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_24400: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_24401: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != S
rule_24402: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_24403: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_24404: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_24405: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = false
rule_24406: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_24407: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_24408: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_24409: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_24410: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_24411: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_24412: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_24413: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_24414: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_24415: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = false
rule_24416: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_24417: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_24418: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_24419: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_24420: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_24421: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_24422: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_24423: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_24424: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_24425: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_24426: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> InvSet[NODE_1] = false
rule_24427: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State = I
rule_24428: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd = Empty
rule_24429: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_24430: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_24431: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_24432: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_24433: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_24434: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_24435: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_24436: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_24437: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_24438: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_24439: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_24440: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_24441: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_24442: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_24443: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_1] = false
rule_24444: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_24445: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State = I
rule_24446: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_24447: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_24448: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_24449: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_24450: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_24451: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_24452: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_24453: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_1] = false
rule_24454: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_24455: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_24456: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_24457: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_24458: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_24459: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_24460: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State = I
rule_24461: InvSet[NODE_1] = false & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_24462: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_24463: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_24464: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_24465: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_24466: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_24467: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_24468: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_24469: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_24470: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Empty
rule_24471: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_24472: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd = Empty
rule_24473: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State = I
rule_24474: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_24475: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State = I
rule_24476: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_24477: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_24478: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_24479: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_24480: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_24481: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_24482: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State = I
rule_24483: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_24484: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_24485: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_24486: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_24487: Cache[NODE_1].State != S & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = Empty
rule_24488: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_24489: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_24490: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != S
rule_24491: Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_24492: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqS
rule_24493: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State = I
rule_24494: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State = I
rule_24495: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_24496: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_24497: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_24498: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan1[NODE_2].Cmd != Empty
rule_24499: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_24500: Cache[NODE_1].State != E & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_24501: Cache[NODE_1].State != E & Cache[NODE_2].State != E -> Cache[NODE_1].State != S
rule_24502: Cache[NODE_1].State != S & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_24503: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_24504: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_24505: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_24506: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_24507: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_2] = false
rule_24508: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntS
rule_24509: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State = I
rule_24510: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_24511: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_24512: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_24513: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_24514: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_24515: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_24516: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_24517: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_24518: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_24519: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_24520: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_24521: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_24522: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd = Empty
rule_24523: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_24524: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_24525: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_24526: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_24527: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State = I
rule_24528: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_24529: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_24530: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_24531: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_24532: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_24533: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != S
rule_24534: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_24535: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_24536: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != S
rule_24537: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State = I
rule_24538: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_24539: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_24540: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_24541: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_24542: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_24543: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_24544: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_24545: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_24546: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_24547: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_24548: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != S
rule_24549: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = Empty
rule_24550: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_24551: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_24552: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_24553: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_2] = false
rule_24554: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_24555: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_24556: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_24557: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_24558: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_24559: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_24560: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_24561: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_24562: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_24563: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
rule_24564: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_24565: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_1] = false
rule_24566: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State = I
rule_24567: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_24568: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != E
rule_24569: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State = I
rule_24570: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_24571: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_24572: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_24573: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State = I
rule_24574: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd = Empty
rule_24575: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State = I
rule_24576: Cache[NODE_1].State != E & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_24577: Cache[NODE_1].State != E & Cache[NODE_2].State != E -> Cache[NODE_2].State != S
rule_24578: Cache[NODE_2].State != E & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_24579: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_24580: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_1] = false
rule_24581: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_24582: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_2] = false
rule_24583: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_24584: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_24585: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_24586: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_24587: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_24588: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_24589: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_24590: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_24591: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State = I
rule_24592: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntS
rule_24593: Cache[NODE_2].State != E & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_24594: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_24595: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State = I
rule_24596: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_24597: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_24598: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_24599: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_24600: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_24601: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_24602: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan1[NODE_2].Cmd != ReqS
rule_24603: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_24604: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_24605: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_24606: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_24607: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_24608: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = false
rule_24609: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_24610: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_24611: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_24612: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = false
rule_24613: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_24614: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_24615: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_24616: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_24617: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_24618: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_24619: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_24620: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_24621: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_24622: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_24623: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_24624: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_24625: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_24626: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_24627: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_24628: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_24629: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_24630: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_24631: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_24632: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_24633: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_24634: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_24635: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_24636: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_24637: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_24638: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_24639: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_24640: Cache[NODE_1].State != E & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_24641: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != S
rule_24642: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
rule_24643: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_1] = false
rule_24644: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_24645: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_24646: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_24647: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_24648: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_24649: Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_24650: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_24651: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_24652: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_24653: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = false
rule_24654: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_24655: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_24656: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_24657: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_24658: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State = I
rule_24659: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_24660: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_24661: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_24662: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_24663: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_24664: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_24665: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_24666: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_24667: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_24668: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_24669: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != Inv
rule_24670: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != E
rule_24671: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
rule_24672: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_24673: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_24674: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_24675: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
rule_24676: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State = I
rule_24677: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_24678: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_24679: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_24680: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_24681: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_24682: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_24683: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd = Empty
rule_24684: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_24685: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_24686: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_24687: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_24688: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_24689: Cache[NODE_1].State != E & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd = Empty
rule_24690: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = I -> Cache[NODE_1].State != E
rule_24691: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State = I
rule_24692: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_24693: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_24694: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_24695: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_24696: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_24697: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_24698: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_24699: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State = I
rule_24700: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
rule_24701: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State = I
rule_24702: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = I -> Cache[NODE_1].State != S
rule_24703: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State = I
rule_24704: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_24705: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_24706: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State = I
rule_24707: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_24708: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_24709: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_24710: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_24711: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_24712: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_24713: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_24714: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_24715: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_24716: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_24717: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_24718: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_24719: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_24720: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_24721: Cache[NODE_1].State != E & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd = Empty
rule_24722: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_24723: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_24724: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_24725: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_24726: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_24727: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_24728: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_24729: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_24730: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = false
rule_24731: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_24732: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_24733: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_24734: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
rule_24735: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_24736: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_24737: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_24738: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_24739: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_24740: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_24741: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State = I
rule_24742: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_24743: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_24744: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_24745: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_24746: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = false
rule_24747: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_24748: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_24749: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_24750: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_24751: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_24752: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_24753: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_24754: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_24755: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_24756: Cache[NODE_1].State != S & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_24757: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_24758: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_24759: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_24760: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_24761: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_24762: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_24763: Cache[NODE_2].State != E & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd = Empty
rule_24764: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_24765: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_24766: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_24767: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_24768: Cache[NODE_2].State != E & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = Empty
rule_24769: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_24770: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_24771: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_24772: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_24773: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = false
rule_24774: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_24775: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_24776: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = false
rule_24777: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State = I
rule_24778: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_24779: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_24780: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_24781: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_24782: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_24783: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_24784: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_24785: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_24786: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = false
rule_24787: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_24788: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_24789: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State = I
rule_24790: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_24791: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_24792: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_24793: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_24794: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Chan1[NODE_1].Cmd != ReqE
rule_24795: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_24796: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_24797: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_24798: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_24799: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_24800: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_24801: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_24802: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_24803: Cache[NODE_2].State = I & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_24804: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_24805: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_24806: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_24807: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_24808: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_24809: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_24810: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_24811: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_24812: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntE
rule_24813: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_24814: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_24815: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_24816: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_24817: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != S
rule_24818: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_24819: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_24820: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_24821: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_24822: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_24823: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_24824: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_24825: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_24826: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = false
rule_24827: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_24828: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_24829: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_24830: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_24831: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_24832: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_24833: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_24834: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_24835: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_24836: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != S
rule_24837: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != Inv
rule_24838: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_24839: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan1[NODE_1].Cmd != ReqE
rule_24840: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_24841: Cache[NODE_2].State != E & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_24842: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_24843: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != E -> Cache[NODE_2].State != S
rule_24844: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State = I
rule_24845: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_24846: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_24847: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_24848: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_24849: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_24850: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_24851: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_24852: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_24853: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_24854: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_24855: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_24856: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_24857: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_24858: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_24859: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_24860: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State = I
rule_24861: InvSet[NODE_2] = false & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_24862: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_24863: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_24864: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State = I
rule_24865: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_24866: InvSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_24867: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_24868: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_24869: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_24870: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_24871: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State != E -> Cache[NODE_1].State = I
rule_24872: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_24873: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_24874: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_24875: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_24876: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_24877: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_24878: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State = I
rule_24879: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd = Empty
rule_24880: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_24881: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State = I
rule_24882: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_24883: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_24884: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_24885: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_24886: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_24887: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_24888: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != S
rule_24889: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_24890: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_24891: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_24892: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_24893: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd = Empty
rule_24894: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State = I
rule_24895: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_24896: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_24897: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_24898: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_24899: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_24900: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_24901: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_24902: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_24903: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_24904: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_24905: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_24906: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_24907: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_24908: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_24909: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_24910: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_24911: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_24912: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_1] = false
rule_24913: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_24914: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_24915: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State = I
rule_24916: InvSet[NODE_2] = false & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_24917: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_24918: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State = I
rule_24919: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd = Empty
rule_24920: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_24921: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_24922: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_24923: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_24924: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_24925: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_24926: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_24927: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State = I
rule_24928: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_24929: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State = I
rule_24930: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_24931: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_24932: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_24933: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_24934: Cache[NODE_2].State != S & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_24935: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_24936: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_2] = false
rule_24937: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != S
rule_24938: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_24939: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_24940: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_24941: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd = Empty
rule_24942: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State = I
rule_24943: Cache[NODE_1].State != E & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntS
rule_24944: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_24945: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_24946: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State = I
rule_24947: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_24948: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_24949: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_24950: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_24951: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_24952: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_24953: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_24954: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State = I
rule_24955: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != S
rule_24956: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_24957: Cache[NODE_1].State != S & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntS
rule_24958: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State = I
rule_24959: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_24960: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_24961: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_24962: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_24963: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_24964: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_24965: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != S
rule_24966: Cache[NODE_1].State != S & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != Inv
rule_24967: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != E
rule_24968: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != E -> Cache[NODE_1].State != S
rule_24969: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_24970: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_24971: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_24972: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_24973: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_24974: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_24975: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_24976: Cache[NODE_2].State != E & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_24977: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_24978: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_24979: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = false
rule_24980: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_24981: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_24982: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_24983: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_24984: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_24985: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_24986: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_24987: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_24988: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != S
rule_24989: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_24990: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State = I
rule_24991: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_24992: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_24993: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_24994: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_24995: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_24996: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_2] = false
rule_24997: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_24998: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_24999: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State = I
rule_25000: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
rule_25001: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = I -> Cache[NODE_2].State != S
rule_25002: Cache[NODE_2].State != S & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntS
rule_25003: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_25004: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_25005: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_25006: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State = I
rule_25007: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_25008: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_25009: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_25010: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_25011: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_25012: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_25013: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_25014: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Chan1[NODE_1].Cmd != ReqS
rule_25015: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_1] = false
rule_25016: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_25017: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_25018: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_25019: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_25020: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_25021: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State = I
rule_25022: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_25023: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_25024: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_25025: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_25026: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_25027: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_25028: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_2] = false
rule_25029: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_25030: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_2] = false
rule_25031: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_2] = false -> Chan1[NODE_1].Cmd != Empty
rule_25032: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_25033: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State = I
rule_25034: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != E
rule_25035: Cache[NODE_1].State != S & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_25036: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_25037: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_25038: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_25039: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_25040: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_25041: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_25042: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_25043: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_25044: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_25045: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_25046: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd = Empty
rule_25047: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd = Empty
rule_25048: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_25049: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_25050: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_25051: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_25052: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State = I
rule_25053: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_25054: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_25055: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_25056: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_25057: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_25058: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_25059: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_25060: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_25061: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = false
rule_25062: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_25063: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_25064: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_25065: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Empty
rule_25066: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_25067: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqE
rule_25068: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != S
rule_25069: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State = I
rule_25070: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_25071: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_25072: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_25073: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State = I
rule_25074: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
rule_25075: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = false
rule_25076: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_25077: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_25078: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_25079: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_25080: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_2] = false
rule_25081: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_25082: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_25083: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_25084: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_25085: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_25086: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_25087: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_25088: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_25089: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_25090: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
rule_25091: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = false
rule_25092: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_25093: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_25094: Cache[NODE_1].State != S & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd = Empty
rule_25095: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_25096: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_25097: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_25098: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = false
rule_25099: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_25100: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_25101: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd = Empty
rule_25102: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_25103: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_25104: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_25105: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqE
rule_25106: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State = I
rule_25107: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_25108: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_25109: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_25110: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_25111: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_25112: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_25113: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_25114: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != S
rule_25115: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_25116: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_25117: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_25118: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_25119: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_25120: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_25121: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_25122: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_25123: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan1[NODE_2].Cmd != ReqE
rule_25124: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State = I
rule_25125: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_25126: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd = Empty
rule_25127: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_25128: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_25129: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd = Empty
rule_25130: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_25131: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_25132: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_25133: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_25134: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_25135: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_25136: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_25137: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_25138: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_25139: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_25140: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_25141: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_25142: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State = I
rule_25143: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != S
rule_25144: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_25145: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_25146: Cache[NODE_2].State = I & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd = Empty
rule_25147: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Empty
rule_25148: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqE
rule_25149: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_25150: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_25151: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_2] = false
rule_25152: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_25153: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_25154: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_25155: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_25156: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != S
rule_25157: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != S
rule_25158: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_25159: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_25160: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_25161: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_25162: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != Inv
rule_25163: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State = I
rule_25164: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_25165: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State = I
rule_25166: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_25167: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_25168: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_25169: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_25170: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_25171: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_25172: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_25173: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_25174: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_25175: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_25176: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_25177: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_25178: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_25179: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_25180: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_25181: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = I -> Cache[NODE_1].State != S
rule_25182: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State != S -> Cache[NODE_2].State = I
rule_25183: Cache[NODE_1].State != S & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd = Empty
rule_25184: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_25185: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_25186: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_25187: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_25188: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_25189: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_25190: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_2] = false
rule_25191: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_25192: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_25193: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_25194: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd = Empty
rule_25195: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_25196: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State != E -> Cache[NODE_1].State = I
rule_25197: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_25198: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_25199: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_25200: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_25201: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_25202: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_25203: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State = I
rule_25204: InvSet[NODE_2] = false & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_25205: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State = I
rule_25206: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_25207: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_25208: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_25209: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd != ReqE
rule_25210: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State = I
rule_25211: Cache[NODE_1].State != S & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntS
rule_25212: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State = I
rule_25213: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = I -> Cache[NODE_1].State != S
rule_25214: Cache[NODE_1].State != E & Cache[NODE_1].State != S -> Cache[NODE_2].State != S
rule_25215: Cache[NODE_1].State != E & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_25216: Cache[NODE_1].State != S & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_25217: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_25218: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_25219: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = false
rule_25220: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_2] = false
rule_25221: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_25222: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_25223: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_25224: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_25225: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_25226: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_25227: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_25228: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntE
rule_25229: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State = I
rule_25230: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
rule_25231: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd = Empty
rule_25232: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_25233: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_25234: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_25235: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_25236: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_25237: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_25238: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_1] = false
rule_25239: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_25240: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_25241: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_25242: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_25243: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_25244: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_25245: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd != ReqS
rule_25246: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State = I
rule_25247: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State = I
rule_25248: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_25249: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_25250: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_25251: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_25252: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_25253: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_25254: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_25255: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_25256: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_25257: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_1] = true
rule_25258: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_25259: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_25260: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_25261: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State = I
rule_25262: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_25263: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_25264: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_25265: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_25266: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_25267: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_25268: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_25269: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_25270: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State = I
rule_25271: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_25272: Cache[NODE_1].State != E & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
rule_25273: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_25274: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_25275: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_25276: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Empty
rule_25277: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqE
rule_25278: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_25279: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State = I
rule_25280: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqS
rule_25281: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_25282: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_25283: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_25284: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_25285: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_25286: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_25287: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_25288: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_25289: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_25290: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_25291: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_25292: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_25293: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State = I
rule_25294: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_25295: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State = I
rule_25296: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_25297: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_25298: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = false
rule_25299: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_25300: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_25301: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_25302: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_25303: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_25304: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_25305: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_25306: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_25307: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_25308: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_25309: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_25310: Cache[NODE_2].State = I & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_25311: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_25312: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_25313: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State = I
rule_25314: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_25315: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_25316: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_25317: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_25318: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_25319: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_25320: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_25321: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_25322: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_25323: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = false
rule_25324: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_25325: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_25326: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_25327: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_25328: InvSet[NODE_2] = false & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_25329: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State = I
rule_25330: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_25331: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_25332: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_25333: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_25334: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqS
rule_25335: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_25336: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_25337: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_25338: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_25339: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_25340: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_25341: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = false
rule_25342: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_25343: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_25344: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_25345: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_25346: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_25347: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State = I
rule_25348: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_25349: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_25350: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_25351: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State = I
rule_25352: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_25353: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_25354: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_25355: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_25356: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_25357: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_25358: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_25359: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_1] = false
rule_25360: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_25361: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_25362: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_25363: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_25364: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_25365: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_25366: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_25367: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_25368: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_25369: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State = I
rule_25370: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_25371: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_25372: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_25373: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != S
rule_25374: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_25375: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_25376: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != S
rule_25377: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_25378: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_25379: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_25380: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_25381: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_25382: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_25383: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_25384: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_25385: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_25386: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_25387: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_25388: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_25389: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_25390: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd = Empty
rule_25391: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_25392: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_25393: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_25394: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != S
rule_25395: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_25396: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_25397: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_25398: Cache[NODE_1].State != S & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_25399: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_25400: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_25401: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_25402: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_25403: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_25404: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_25405: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_25406: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != S
rule_25407: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_25408: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != S
rule_25409: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_25410: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_25411: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_25412: Cache[NODE_1].State != E & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_25413: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
rule_25414: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
rule_25415: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntE
rule_25416: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State = I
rule_25417: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_25418: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_25419: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_25420: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_1] = false
rule_25421: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_25422: Cache[NODE_2].State != E & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_25423: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_25424: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqE
rule_25425: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
rule_25426: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_25427: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State = I
rule_25428: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_25429: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State = I
rule_25430: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_25431: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_25432: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_25433: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_25434: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_25435: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_25436: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_25437: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_25438: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_25439: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
rule_25440: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_25441: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != S
rule_25442: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_25443: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_25444: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_25445: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State = I
rule_25446: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_25447: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State != S -> Cache[NODE_2].State != S
rule_25448: Cache[NODE_1].State != S & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd = Empty
rule_25449: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_25450: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_25451: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd = Empty
rule_25452: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State = I
rule_25453: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_25454: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_25455: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State = I
rule_25456: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqS
rule_25457: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_25458: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
rule_25459: Cache[NODE_1].State != S & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntS
rule_25460: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State != E -> Cache[NODE_1].State != S
rule_25461: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_25462: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_25463: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_25464: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_25465: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_25466: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_25467: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_25468: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_2] = false
rule_25469: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_25470: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_25471: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_25472: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_25473: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_25474: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
rule_25475: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_25476: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_25477: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd = Empty
rule_25478: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntS
rule_25479: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State = I
rule_25480: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_25481: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State = I
rule_25482: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_25483: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
rule_25484: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_25485: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_25486: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_25487: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_25488: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_25489: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_25490: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_25491: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_25492: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_25493: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_25494: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_25495: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_25496: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_25497: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_25498: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_25499: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_25500: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_25501: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_25502: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_25503: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_25504: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_25505: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_25506: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != S
rule_25507: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != S
rule_25508: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_25509: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_25510: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqS
rule_25511: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_25512: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = false
rule_25513: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_25514: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != S
rule_25515: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqS
rule_25516: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_25517: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_25518: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = I -> Cache[NODE_2].State = I
rule_25519: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State = I
rule_25520: Cache[NODE_2].State = I & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_25521: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_25522: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_25523: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_25524: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State = I
rule_25525: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_25526: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_25527: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_25528: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = false
rule_25529: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_25530: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_25531: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_25532: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd = Empty
rule_25533: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != S
rule_25534: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_25535: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_25536: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_25537: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_25538: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd = Empty
rule_25539: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_25540: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_25541: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_25542: Cache[NODE_1].State != E & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_25543: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_25544: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = false
rule_25545: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd = Empty
rule_25546: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_25547: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_25548: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_25549: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_25550: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_25551: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_25552: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_25553: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd = Empty
rule_25554: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
rule_25555: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_25556: Cache[NODE_2].State != E & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_25557: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_25558: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_25559: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_25560: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd = Empty
rule_25561: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_25562: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqS
rule_25563: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_25564: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_25565: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_25566: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_25567: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_25568: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_25569: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_25570: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_25571: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntE
rule_25572: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State = I
rule_25573: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_25574: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_25575: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_25576: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State = I
rule_25577: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_25578: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_25579: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != S
rule_25580: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_25581: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_25582: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
rule_25583: Cache[NODE_1].State != S & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd = Empty
rule_25584: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_25585: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_25586: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_25587: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_25588: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_25589: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_25590: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_25591: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_25592: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_25593: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_25594: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqS
rule_25595: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_25596: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_25597: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_25598: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = false
rule_25599: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqS
rule_25600: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_25601: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_25602: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_25603: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_25604: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
rule_25605: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_25606: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_25607: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_25608: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqE
rule_25609: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_25610: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = false
rule_25611: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_25612: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State = I
rule_25613: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd = Empty
rule_25614: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_25615: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_25616: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_25617: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_25618: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_25619: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_25620: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_25621: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_25622: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_25623: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_25624: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_25625: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_25626: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_25627: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_25628: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_25629: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_25630: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_25631: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_25632: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_25633: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_25634: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd = Empty
rule_25635: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_25636: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_25637: Cache[NODE_2].State != S & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_25638: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_25639: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_25640: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_1] = false
rule_25641: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_25642: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_25643: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != S
rule_25644: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd = Empty
rule_25645: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_25646: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_25647: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State = I
rule_25648: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_25649: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != S
rule_25650: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_25651: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != S
rule_25652: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_25653: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_25654: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_25655: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_25656: Cache[NODE_1].State != E & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_25657: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_25658: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_25659: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_25660: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_25661: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_25662: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_25663: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_25664: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_25665: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != S
rule_25666: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_25667: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_25668: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_25669: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_25670: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_25671: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != S
rule_25672: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_25673: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_25674: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_25675: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_25676: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != Inv
rule_25677: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
rule_25678: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_25679: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_25680: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_25681: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_25682: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_25683: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_25684: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_25685: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
rule_25686: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_25687: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_25688: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != S
rule_25689: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_25690: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_25691: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_25692: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_25693: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_25694: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_25695: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_25696: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_25697: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != S
rule_25698: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = Empty
rule_25699: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_25700: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_25701: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_25702: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_25703: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_25704: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_25705: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_25706: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_25707: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_25708: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_25709: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_25710: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_25711: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = false
rule_25712: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_25713: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_25714: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan1[NODE_1].Cmd = Empty
rule_25715: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_25716: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_25717: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_25718: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_25719: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != S
rule_25720: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_25721: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_25722: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_25723: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_25724: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_25725: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_25726: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State = I
rule_25727: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State = I
rule_25728: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_25729: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_25730: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_25731: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != S
rule_25732: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_25733: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != S
rule_25734: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_25735: InvSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_25736: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd = Empty
rule_25737: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_25738: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_25739: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_25740: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_25741: Cache[NODE_1].State != E & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd = Empty
rule_25742: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_25743: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd = Empty
rule_25744: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_25745: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = false
rule_25746: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_25747: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_25748: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_25749: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_25750: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_25751: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != S
rule_25752: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_25753: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_25754: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd = Empty
rule_25755: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_25756: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_25757: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_25758: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_25759: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State = I
rule_25760: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_25761: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != S
rule_25762: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_25763: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_25764: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_25765: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_25766: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_25767: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State = I
rule_25768: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_25769: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_25770: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_25771: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_25772: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_25773: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan1[NODE_1].Cmd = Empty
rule_25774: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != S
rule_25775: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_25776: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd = Empty
rule_25777: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntS
rule_25778: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State = I
rule_25779: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_25780: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_25781: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_25782: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_25783: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_25784: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_25785: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_25786: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != S
rule_25787: Cache[NODE_1].State != S & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_25788: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_25789: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_25790: Cache[NODE_1].State != E & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_25791: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_25792: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_25793: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_25794: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_25795: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_25796: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_25797: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_25798: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_25799: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_25800: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_25801: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_25802: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_25803: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_25804: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqS
rule_25805: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_25806: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_25807: Cache[NODE_2].State != E & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_25808: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_25809: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_25810: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_25811: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_25812: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_25813: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State = I
rule_25814: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = Empty
rule_25815: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State = I
rule_25816: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_25817: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = false
rule_25818: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_25819: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_25820: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_25821: Cache[NODE_1].State != S & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_25822: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_25823: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_25824: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State = I
rule_25825: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State = I
rule_25826: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_25827: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != E
rule_25828: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State = I
rule_25829: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_25830: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_25831: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_25832: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_25833: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State = I
rule_25834: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_25835: Cache[NODE_1].State != E & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd = Empty
rule_25836: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_25837: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_25838: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
rule_25839: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_25840: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Chan1[NODE_1].Cmd != ReqS
rule_25841: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_25842: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State = I
rule_25843: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State = I
rule_25844: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntS
rule_25845: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_25846: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_25847: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_25848: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_1] = false
rule_25849: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_25850: Cache[NODE_1].State != E & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_25851: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_25852: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_25853: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_1] = false
rule_25854: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_25855: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_25856: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != E
rule_25857: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_25858: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_25859: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_25860: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_25861: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_25862: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_25863: Cache[NODE_2].State != S & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_25864: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_25865: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_25866: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = false
rule_25867: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd = Empty
rule_25868: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_25869: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_25870: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan1[NODE_2].Cmd != ReqS
rule_25871: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_25872: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_25873: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_25874: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_25875: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_25876: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_25877: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_25878: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan1[NODE_2].Cmd != ReqS
rule_25879: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != S
rule_25880: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
rule_25881: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_25882: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd != ReqS
rule_25883: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != S
rule_25884: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != S
rule_25885: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_25886: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_25887: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_25888: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_25889: Cache[NODE_2].State != E & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_25890: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = false
rule_25891: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_25892: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State = I
rule_25893: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd = Empty
rule_25894: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = false
rule_25895: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_25896: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = false
rule_25897: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_25898: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_25899: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_25900: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_25901: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntS
rule_25902: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != S
rule_25903: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_25904: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_25905: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_25906: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_25907: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_25908: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_25909: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_25910: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != Inv
rule_25911: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_25912: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_25913: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
rule_25914: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_25915: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
rule_25916: Cache[NODE_2].State != S & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_25917: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_25918: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd = Empty
rule_25919: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_25920: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State = I
rule_25921: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_25922: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_25923: Cache[NODE_1].State != E & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_25924: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_25925: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_25926: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != S
rule_25927: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_25928: Cache[NODE_1].State != S & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_25929: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_25930: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_25931: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State = I
rule_25932: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd = Empty
rule_25933: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_25934: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_25935: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_25936: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_25937: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_25938: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State = I
rule_25939: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_25940: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_25941: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_25942: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_25943: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_25944: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_25945: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_25946: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_25947: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_25948: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State = I
rule_25949: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_25950: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_25951: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_25952: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_25953: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State = I
rule_25954: Cache[NODE_1].State != E & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_25955: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != S
rule_25956: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
rule_25957: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_25958: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_25959: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_25960: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_25961: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_25962: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != S
rule_25963: Cache[NODE_1].State != S & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_25964: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqE
rule_25965: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_25966: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_25967: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_25968: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_25969: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_25970: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_25971: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd != ReqS
rule_25972: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_25973: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_25974: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_25975: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_25976: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_25977: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State != E -> Cache[NODE_2].State != S
rule_25978: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_25979: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_25980: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_25981: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_25982: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan1[NODE_2].Cmd != ReqE
rule_25983: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_25984: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_25985: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_25986: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_25987: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_25988: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_25989: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_25990: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_25991: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_25992: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != E
rule_25993: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != S
rule_25994: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_25995: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_25996: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_25997: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_25998: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_25999: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd != ReqE
rule_26000: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != S
rule_26001: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_26002: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_26003: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_26004: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_26005: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd = Empty
rule_26006: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_26007: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntS
rule_26008: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntE
rule_26009: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State = I
rule_26010: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_26011: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_26012: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != S
rule_26013: Cache[NODE_1].State != E & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntS
rule_26014: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_26015: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_26016: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_26017: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_26018: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_26019: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_26020: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_26021: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != S
rule_26022: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_26023: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_26024: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_26025: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_26026: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_26027: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_26028: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_26029: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_26030: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_26031: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntS
rule_26032: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State = I
rule_26033: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_26034: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_26035: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_26036: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqS
rule_26037: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_26038: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_26039: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_26040: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_26041: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_26042: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_26043: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_26044: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_26045: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_26046: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_26047: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_26048: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_26049: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_26050: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_26051: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != S
rule_26052: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_26053: Cache[NODE_2].State != E & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_26054: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_26055: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_26056: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd = Empty
rule_26057: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_26058: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_26059: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != S
rule_26060: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_26061: InvSet[NODE_2] = false & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_26062: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != S
rule_26063: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd = Empty
rule_26064: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_26065: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_26066: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_26067: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_26068: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_26069: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_26070: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = false
rule_26071: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_26072: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State = I
rule_26073: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_26074: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_26075: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_26076: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_26077: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_26078: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_26079: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_26080: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_26081: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_26082: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_26083: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_26084: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_26085: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != E
rule_26086: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd = Empty
rule_26087: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_26088: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_26089: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_26090: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_26091: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_26092: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_26093: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_26094: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan1[NODE_2].Cmd = Empty
rule_26095: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_26096: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = false
rule_26097: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_26098: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = false
rule_26099: Cache[NODE_2].State != E & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_26100: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_26101: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_26102: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_26103: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_26104: Cache[NODE_1].State != S & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_26105: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
rule_26106: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != S
rule_26107: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State = I
rule_26108: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_26109: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqE
rule_26110: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_26111: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State = I
rule_26112: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_26113: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_26114: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_26115: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_26116: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_26117: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_26118: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_26119: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_26120: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_26121: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != S
rule_26122: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_26123: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_26124: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_26125: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = false
rule_26126: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_26127: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_26128: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_26129: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_26130: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_26131: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_26132: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_26133: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_26134: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_26135: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_26136: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqS
rule_26137: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != S
rule_26138: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
rule_26139: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_26140: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_26141: Cache[NODE_1].State != E & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_26142: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_26143: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_26144: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_26145: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
rule_26146: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_26147: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_26148: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State = I
rule_26149: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_26150: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_26151: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_26152: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_26153: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_26154: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqS
rule_26155: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_26156: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_26157: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != S
rule_26158: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_2].State != S
rule_26159: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
rule_26160: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_26161: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != S
rule_26162: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_26163: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State = I
rule_26164: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_26165: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = false
rule_26166: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_26167: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Chan1[NODE_2].Cmd = Empty
rule_26168: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_26169: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_26170: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_26171: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_26172: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_26173: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_26174: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_26175: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = false
rule_26176: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_26177: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd = Empty
rule_26178: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_26179: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_26180: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_26181: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_26182: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State = I
rule_26183: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_26184: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd = Empty
rule_26185: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_26186: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_26187: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Cache[NODE_1].State != E
rule_26188: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_26189: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_26190: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_26191: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_26192: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State = I
rule_26193: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_26194: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_26195: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_26196: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_26197: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State = I
rule_26198: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_26199: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_26200: Cache[NODE_2].State != E & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_26201: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_26202: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Cache[NODE_1].State != S
rule_26203: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_26204: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_26205: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = Empty
rule_26206: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_26207: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_26208: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_26209: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_26210: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_26211: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != S
rule_26212: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_26213: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_26214: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_26215: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_26216: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_26217: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_26218: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State = I
rule_26219: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_26220: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != S
rule_26221: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_26222: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_26223: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_26224: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_26225: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_26226: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_26227: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != S
rule_26228: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_26229: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_26230: Cache[NODE_1].State != E & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd = Empty
rule_26231: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_26232: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_26233: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_26234: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_26235: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = false
rule_26236: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_26237: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan1[NODE_2].Cmd != ReqS
rule_26238: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_26239: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State = I
rule_26240: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_26241: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_26242: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_26243: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_26244: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_26245: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_26246: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_26247: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State != E -> Cache[NODE_2].State != S
rule_26248: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_26249: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan1[NODE_2].Cmd != ReqE
rule_26250: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_26251: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_26252: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_26253: Cache[NODE_1].State != E & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_26254: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = false
rule_26255: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_26256: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_26257: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_26258: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd = Empty
rule_26259: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_26260: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_26261: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_26262: Cache[NODE_1].State != S & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_26263: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != S
rule_26264: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = false
rule_26265: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_26266: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_26267: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_26268: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != S
rule_26269: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_26270: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_26271: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_26272: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State = I
rule_26273: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_26274: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_26275: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != S
rule_26276: InvSet[NODE_2] = false & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_26277: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_26278: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_2] = false
rule_26279: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_26280: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_26281: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_26282: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State = I
rule_26283: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_26284: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_26285: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_26286: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_26287: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_26288: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_26289: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_26290: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_26291: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_26292: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_26293: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_26294: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_26295: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_26296: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqE
rule_26297: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_26298: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_26299: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
rule_26300: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_26301: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_26302: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan1[NODE_1].Cmd != ReqS
rule_26303: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_2] = false
rule_26304: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_26305: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_26306: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = false
rule_26307: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_26308: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_26309: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_26310: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_26311: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_26312: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_26313: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_26314: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = false
rule_26315: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_26316: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_26317: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_26318: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_26319: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_26320: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_26321: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != S
rule_26322: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_26323: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_26324: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != S
rule_26325: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_26326: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_26327: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_26328: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != S
rule_26329: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != S
rule_26330: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_26331: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_26332: Cache[NODE_1].State != S & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_26333: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_26334: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_26335: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = false
rule_26336: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_26337: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_26338: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = false
rule_26339: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_26340: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_26341: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd = Empty
rule_26342: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_26343: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_26344: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_26345: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_26346: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd = Empty
rule_26347: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != S
rule_26348: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_26349: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_26350: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_26351: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != S
rule_26352: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_26353: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_26354: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_26355: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_26356: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_26357: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_26358: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_26359: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_26360: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_26361: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_26362: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_26363: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_26364: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd = Empty
rule_26365: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_26366: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_26367: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_26368: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_26369: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_26370: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != S
rule_26371: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_26372: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = false
rule_26373: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State = I
rule_26374: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_26375: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_26376: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_26377: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_26378: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_26379: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_26380: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != S
rule_26381: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_26382: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State = I
rule_26383: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqE
rule_26384: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_26385: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != S
rule_26386: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != E
rule_26387: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_26388: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_26389: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_26390: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_26391: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_26392: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_26393: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State = I
rule_26394: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_26395: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_26396: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != S
rule_26397: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd = Empty
rule_26398: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_26399: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_26400: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_26401: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_26402: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_26403: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = false
rule_26404: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_26405: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_26406: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_26407: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_26408: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_26409: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_2] = false
rule_26410: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_26411: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_26412: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_26413: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != S
rule_26414: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_26415: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != S
rule_26416: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_26417: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_26418: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_26419: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_26420: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_26421: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != S
rule_26422: InvSet[NODE_2] = false & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_26423: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_26424: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != S
rule_26425: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_26426: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_26427: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_26428: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_26429: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_26430: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_26431: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_26432: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
rule_26433: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != Inv
rule_26434: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntS
rule_26435: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_26436: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_26437: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_26438: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_26439: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan1[NODE_1].Cmd != ReqE
rule_26440: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_26441: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_26442: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_26443: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_26444: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_26445: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_26446: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_26447: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State = I
rule_26448: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan1[NODE_2].Cmd = Empty
rule_26449: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_26450: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_26451: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_26452: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_26453: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_26454: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = false
rule_26455: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != S
rule_26456: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = false
rule_26457: Cache[NODE_1].State != S & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_26458: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State = I
rule_26459: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_26460: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_26461: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != S
rule_26462: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_26463: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_26464: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_26465: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_26466: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_26467: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_26468: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_26469: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_26470: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_26471: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
rule_26472: Cache[NODE_1].State != S & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_26473: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_26474: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_26475: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_26476: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != S
rule_26477: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqS
rule_26478: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != S
rule_26479: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_26480: Cache[NODE_2].State != E & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_26481: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_26482: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan1[NODE_1].Cmd != ReqE
rule_26483: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_26484: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = false
rule_26485: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_26486: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_26487: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_26488: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_26489: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_26490: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State = I
rule_26491: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_26492: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_26493: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = false
rule_26494: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan1[NODE_2].Cmd != ReqS
rule_26495: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_26496: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_26497: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_26498: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_26499: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_26500: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_26501: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_26502: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_26503: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_26504: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan1[NODE_2].Cmd != ReqS
rule_26505: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_26506: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_26507: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_26508: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_26509: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_26510: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != S
rule_26511: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_26512: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_26513: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan1[NODE_1].Cmd = Empty
rule_26514: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_26515: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_26516: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_26517: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_26518: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_26519: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_26520: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != S
rule_26521: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
rule_26522: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_26523: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan1[NODE_2].Cmd != ReqE
rule_26524: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_26525: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_26526: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_26527: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
rule_26528: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_26529: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_26530: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_26531: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_26532: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_26533: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != S
rule_26534: Cache[NODE_1].State != S & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_26535: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_26536: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_26537: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_26538: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_26539: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_26540: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_26541: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_26542: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_26543: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_26544: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_26545: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_26546: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd = Empty
rule_26547: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_26548: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_26549: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_26550: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State != E -> Cache[NODE_2].State != S
rule_26551: Cache[NODE_2].State != E & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd = Empty
rule_26552: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_26553: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_26554: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_26555: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan1[NODE_1].Cmd = Empty
rule_26556: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_26557: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_26558: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd = Empty
rule_26559: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_26560: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_26561: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_26562: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_26563: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_26564: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_26565: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntS
rule_26566: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State = I
rule_26567: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_26568: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_26569: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> Chan1[NODE_1].Cmd != ReqE
rule_26570: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State = I
rule_26571: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != S
rule_26572: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_26573: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_26574: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_26575: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_26576: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_26577: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State = I
rule_26578: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = I -> Cache[NODE_2].State = I
rule_26579: Cache[NODE_2].State = I & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_26580: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != S
rule_26581: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntS
rule_26582: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_26583: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_26584: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqS
rule_26585: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_26586: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_26587: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_26588: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_26589: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_26590: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_26591: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = false
rule_26592: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_26593: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_26594: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_26595: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_26596: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_26597: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_26598: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_26599: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_26600: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_26601: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_26602: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_26603: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = false
rule_26604: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_26605: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_26606: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan1[NODE_2].Cmd = Empty
rule_26607: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_26608: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State != E -> Cache[NODE_1].State != S
rule_26609: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_26610: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_26611: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_26612: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_26613: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_26614: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_26615: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != S
rule_26616: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd != ReqE
rule_26617: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_26618: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_26619: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_26620: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_26621: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
rule_26622: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != S
rule_26623: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_26624: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_26625: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Chan1[NODE_2].Cmd = Empty
rule_26626: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_26627: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_26628: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_26629: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd != ReqE
rule_26630: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_26631: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd != ReqE
rule_26632: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_26633: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
rule_26634: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_26635: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_26636: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_26637: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_26638: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_26639: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != S
rule_26640: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_26641: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_26642: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_26643: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_26644: Cache[NODE_2].State != E & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_26645: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = false
rule_26646: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_26647: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_26648: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_26649: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_26650: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_26651: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_26652: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_26653: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> Chan1[NODE_1].Cmd != ReqS
rule_26654: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State = I
rule_26655: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_26656: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd = Empty
rule_26657: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_26658: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_26659: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_26660: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_26661: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_26662: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != E
rule_26663: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != E
rule_26664: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_26665: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_26666: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_26667: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State = I
rule_26668: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_26669: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_26670: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_26671: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_26672: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_26673: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_26674: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_26675: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqE
rule_26676: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
rule_26677: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
rule_26678: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_26679: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_26680: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != S
rule_26681: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_26682: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != E
rule_26683: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
rule_26684: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_26685: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_26686: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_26687: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_26688: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_26689: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_26690: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd = Empty
rule_26691: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_26692: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_26693: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_26694: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_26695: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State = I
rule_26696: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_26697: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_26698: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_26699: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != S
rule_26700: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_26701: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_26702: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_26703: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_26704: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
rule_26705: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_26706: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_26707: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State = I
rule_26708: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_26709: Cache[NODE_1].State != S & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_26710: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_26711: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_26712: Cache[NODE_1].State != S & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_26713: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != S
rule_26714: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State = I
rule_26715: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_26716: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_26717: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_26718: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_26719: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_26720: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_26721: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_26722: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_26723: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
rule_26724: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan1[NODE_2].Cmd != ReqE
rule_26725: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_26726: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_26727: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_26728: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_26729: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_26730: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_26731: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd = Empty
rule_26732: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State = I
rule_26733: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_26734: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_26735: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_26736: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_26737: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_26738: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_26739: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Chan1[NODE_1].Cmd = Empty
rule_26740: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_26741: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_26742: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_26743: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_26744: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_26745: Cache[NODE_1].State != E & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd = Empty
rule_26746: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_26747: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_26748: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_26749: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_26750: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_26751: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_26752: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan1[NODE_1].Cmd != ReqE
rule_26753: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_26754: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_26755: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != S
rule_26756: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_26757: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_26758: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
rule_26759: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != S
rule_26760: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_26761: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_26762: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_26763: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_26764: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqE
rule_26765: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_26766: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != S
rule_26767: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_26768: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != E
rule_26769: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State != E -> Cache[NODE_1].State != S
rule_26770: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_26771: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != S
rule_26772: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_26773: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_26774: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_26775: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_26776: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_26777: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_26778: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_26779: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != S
rule_26780: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_26781: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqE
rule_26782: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_26783: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != S
rule_26784: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Inv
rule_26785: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd = Empty
rule_26786: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_26787: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_26788: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_26789: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_26790: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_26791: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_26792: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_26793: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd = Empty
rule_26794: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_26795: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_2] = false
rule_26796: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_26797: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_26798: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_26799: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_26800: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_26801: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_26802: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_26803: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqE
rule_26804: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != S
rule_26805: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_26806: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_26807: Cache[NODE_2].State != E & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_26808: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_26809: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_26810: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_26811: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_26812: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_26813: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_26814: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_26815: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_26816: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_26817: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_1] = false
rule_26818: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_26819: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State = I
rule_26820: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_26821: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != S
rule_26822: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_26823: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_26824: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> Cache[NODE_1].State = I
rule_26825: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_26826: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd = Empty
rule_26827: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_26828: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_26829: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_26830: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan1[NODE_1].Cmd != ReqE
rule_26831: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_26832: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_26833: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_26834: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_26835: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_26836: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Chan1[NODE_1].Cmd != ReqE
rule_26837: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State = I
rule_26838: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_26839: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_26840: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_26841: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_26842: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != S
rule_26843: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_26844: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != S
rule_26845: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
rule_26846: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_26847: Cache[NODE_2].State != S & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_26848: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_26849: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_26850: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_26851: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_26852: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_26853: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_26854: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_26855: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_26856: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_26857: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_26858: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_26859: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_26860: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_26861: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_26862: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = false
rule_26863: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_26864: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_26865: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != S
rule_26866: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_26867: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_26868: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = false
rule_26869: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqE
rule_26870: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_26871: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_26872: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_26873: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_26874: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State = I
rule_26875: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_26876: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_26877: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_26878: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != E
rule_26879: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_26880: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != S
rule_26881: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_26882: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != E
rule_26883: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_26884: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_26885: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_26886: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_26887: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != S
rule_26888: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntS
rule_26889: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_26890: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != S
rule_26891: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != S
rule_26892: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_26893: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_26894: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqE
rule_26895: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_26896: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_26897: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_26898: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_26899: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_26900: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan1[NODE_2].Cmd != ReqE
rule_26901: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_26902: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_26903: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_26904: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Chan1[NODE_2].Cmd != ReqS
rule_26905: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_26906: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
rule_26907: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_26908: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_26909: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_26910: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_26911: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_26912: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_26913: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_26914: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_26915: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_26916: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_26917: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_26918: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_26919: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_26920: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_26921: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State = I
rule_26922: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_26923: Cache[NODE_1].State != E & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd = Empty
rule_26924: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_26925: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_26926: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_26927: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_26928: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
rule_26929: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_26930: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_1] = false
rule_26931: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = false
rule_26932: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_26933: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_26934: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_26935: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State = I
rule_26936: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntS
rule_26937: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State = I
rule_26938: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State = I
rule_26939: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_26940: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_26941: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_26942: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_26943: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = false
rule_26944: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_26945: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_26946: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_26947: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_26948: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_26949: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqS
rule_26950: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan1[NODE_2].Cmd = Empty
rule_26951: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_26952: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan1[NODE_2].Cmd != ReqS
rule_26953: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_26954: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqS
rule_26955: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_26956: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_26957: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_26958: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State = I
rule_26959: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_26960: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_26961: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_26962: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_26963: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_26964: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_26965: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != S
rule_26966: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_26967: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_26968: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_26969: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_26970: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_26971: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_26972: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State = I
rule_26973: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_26974: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_26975: Cache[NODE_2].State != E & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_26976: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd = Empty
rule_26977: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State = I
rule_26978: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_26979: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan1[NODE_2].Cmd = Empty
rule_26980: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != S
rule_26981: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd = Empty
rule_26982: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_26983: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_26984: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_26985: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = Empty
rule_26986: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State = I
rule_26987: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_26988: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_26989: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_26990: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_26991: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_26992: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqS
rule_26993: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_26994: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_26995: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_26996: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_26997: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_26998: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != S
rule_26999: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_27000: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd = Empty
rule_27001: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_27002: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_27003: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State = I
rule_27004: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan1[NODE_2].Cmd != ReqE
rule_27005: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_27006: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_27007: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_27008: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_27009: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_27010: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqE
rule_27011: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_27012: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_27013: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_27014: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != S
rule_27015: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_27016: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_27017: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan1[NODE_1].Cmd != ReqE
rule_27018: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_27019: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_27020: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State = I
rule_27021: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = false
rule_27022: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_27023: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_27024: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_27025: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqE
rule_27026: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
rule_27027: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_27028: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd != ReqE
rule_27029: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_27030: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State = I
rule_27031: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_27032: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_27033: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_27034: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_27035: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_27036: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_27037: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_27038: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_27039: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = false
rule_27040: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan1[NODE_1].Cmd = Empty
rule_27041: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_27042: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqE
rule_27043: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != S
rule_27044: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_27045: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_27046: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_27047: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = false
rule_27048: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != S
rule_27049: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
rule_27050: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_27051: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_27052: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State = I
rule_27053: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_27054: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_27055: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_27056: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_27057: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State = I
rule_27058: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != S
rule_27059: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_27060: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = Empty
rule_27061: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_27062: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntS
rule_27063: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_27064: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd = Empty
rule_27065: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
rule_27066: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_27067: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_27068: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_27069: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_27070: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_27071: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_27072: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_1] = false
rule_27073: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_27074: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan1[NODE_1].Cmd != ReqS
rule_27075: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_2] = false
rule_27076: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_27077: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
rule_27078: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
rule_27079: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_27080: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_27081: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_27082: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_27083: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_27084: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_27085: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_27086: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_27087: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_27088: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_27089: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_27090: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != E
rule_27091: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != E
rule_27092: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_27093: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_27094: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_27095: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_27096: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State = I
rule_27097: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State = I
rule_27098: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd = Empty
rule_27099: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != S
rule_27100: InvSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_27101: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_27102: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
rule_27103: Cache[NODE_1].State != E & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntS
rule_27104: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_27105: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_27106: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_27107: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd = Empty
rule_27108: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != S
rule_27109: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_27110: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
rule_27111: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = Empty
rule_27112: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_27113: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_27114: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_27115: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_27116: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_27117: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_27118: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntE
rule_27119: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State = I
rule_27120: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_27121: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_1] = false
rule_27122: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_27123: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != S
rule_27124: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_27125: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = false
rule_27126: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_27127: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_27128: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_27129: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_27130: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_27131: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
rule_27132: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_27133: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_27134: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_27135: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_27136: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_27137: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_27138: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_27139: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_27140: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_27141: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_27142: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqE
rule_27143: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_27144: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
rule_27145: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_27146: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_27147: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != S
rule_27148: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_27149: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_27150: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Chan1[NODE_2].Cmd != ReqE
rule_27151: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_27152: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_27153: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_27154: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_27155: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_27156: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_27157: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_27158: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State != E -> Cache[NODE_2].State != S
rule_27159: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_27160: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
rule_27161: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = false
rule_27162: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_27163: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State = I
rule_27164: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_27165: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_27166: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_27167: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_27168: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_27169: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_27170: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = false
rule_27171: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_27172: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_27173: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_27174: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_27175: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_27176: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_27177: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_27178: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_27179: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_27180: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_27181: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_27182: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_27183: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_27184: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_27185: Cache[NODE_2].State != E & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_27186: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State = I
rule_27187: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_27188: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_27189: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != S
rule_27190: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_27191: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
rule_27192: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != E
rule_27193: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != Inv
rule_27194: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd != ReqE
rule_27195: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != S
rule_27196: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_27197: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
rule_27198: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_27199: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd != ReqS
rule_27200: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_27201: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_27202: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_27203: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_27204: Cache[NODE_1].State != S & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = Empty
rule_27205: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_27206: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan1[NODE_1].Cmd != ReqS
rule_27207: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_27208: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State = I
rule_27209: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntS
rule_27210: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_27211: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_27212: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_27213: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_27214: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_27215: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_27216: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_27217: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_27218: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_27219: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_27220: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_27221: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_27222: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = false
rule_27223: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != S
rule_27224: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_27225: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_27226: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_27227: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_27228: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != E
rule_27229: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_27230: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_27231: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_27232: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_27233: Cache[NODE_2].State != E & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_27234: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_27235: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State = I
rule_27236: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_27237: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State = I
rule_27238: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_27239: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_27240: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan1[NODE_1].Cmd != ReqS
rule_27241: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_1] = false
rule_27242: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_27243: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_27244: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
rule_27245: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_27246: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_27247: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_27248: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != S
rule_27249: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_27250: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_27251: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_27252: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_27253: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_27254: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_27255: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_27256: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State = I
rule_27257: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_27258: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
rule_27259: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_27260: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_27261: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != S
rule_27262: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_27263: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_27264: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_27265: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_27266: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_27267: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Chan1[NODE_2].Cmd != ReqE
rule_27268: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_27269: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_27270: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_27271: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_27272: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = false
rule_27273: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_27274: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_27275: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_27276: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_27277: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_27278: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_27279: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_27280: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_27281: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_27282: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != S
rule_27283: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd = Empty
rule_27284: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_27285: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_27286: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State = I
rule_27287: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
rule_27288: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_27289: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
rule_27290: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_27291: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_27292: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_27293: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_27294: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_27295: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State = I
rule_27296: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_27297: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_27298: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_27299: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_27300: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_27301: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
rule_27302: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_27303: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_27304: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd = Empty
rule_27305: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_27306: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State = I
rule_27307: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_27308: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd = Empty
rule_27309: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_27310: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_27311: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_27312: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_27313: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_27314: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != E
rule_27315: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != S
rule_27316: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_27317: ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_27318: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_27319: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_27320: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_27321: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_27322: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_27323: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State = I
rule_27324: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_27325: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_27326: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_27327: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_27328: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State = I
rule_27329: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_27330: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_27331: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_27332: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_27333: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_27334: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_27335: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_27336: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State = I
rule_27337: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_27338: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != S
rule_27339: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_27340: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_27341: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd = Empty
rule_27342: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != S
rule_27343: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_27344: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_27345: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_27346: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_27347: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_27348: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != S
rule_27349: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_27350: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = Empty
rule_27351: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_27352: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd = Empty
rule_27353: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
rule_27354: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntS
rule_27355: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
rule_27356: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_27357: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != E
rule_27358: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqS
rule_27359: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_27360: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_27361: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_27362: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_27363: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = false
rule_27364: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_27365: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_27366: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_27367: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_27368: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_27369: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_27370: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_27371: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_27372: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != S
rule_27373: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_27374: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd = Empty
rule_27375: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd = Empty
rule_27376: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_27377: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_27378: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State = I
rule_27379: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntS
rule_27380: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_27381: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_27382: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntE
rule_27383: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State = I
rule_27384: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = false
rule_27385: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != E
rule_27386: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != Inv
rule_27387: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd = Empty
rule_27388: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_27389: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_27390: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State = I
rule_27391: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_27392: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_27393: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_27394: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_27395: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State = I
rule_27396: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_27397: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_27398: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_27399: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_27400: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_27401: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_27402: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = false
rule_27403: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = Empty
rule_27404: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_27405: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Chan1[NODE_1].Cmd != ReqS
rule_27406: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_27407: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_27408: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_27409: Cache[NODE_1].State != E & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_27410: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_27411: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_27412: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != S
rule_27413: InvSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_27414: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_27415: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan1[NODE_1].Cmd != ReqS
rule_27416: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_1] = false
rule_27417: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != S
rule_27418: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_27419: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_27420: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_27421: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_27422: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_27423: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_27424: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_27425: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_27426: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_27427: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_27428: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_27429: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_27430: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_27431: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_27432: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != S
rule_27433: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_27434: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_27435: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_27436: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_27437: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State = I
rule_27438: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State = I
rule_27439: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_27440: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_27441: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan1[NODE_1].Cmd != ReqS
rule_27442: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_27443: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_27444: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_27445: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_27446: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_27447: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_27448: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_27449: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_27450: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_27451: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_27452: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = false
rule_27453: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_27454: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
rule_27455: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_27456: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_27457: Cache[NODE_1].State != E & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_27458: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_27459: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_27460: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_27461: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_27462: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_27463: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_27464: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_27465: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd = Empty
rule_27466: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_27467: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan1[NODE_2].Cmd = Empty
rule_27468: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_27469: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_27470: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_27471: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_27472: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_27473: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_27474: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_27475: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_27476: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_27477: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_27478: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_27479: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_27480: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_27481: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_27482: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_27483: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd = Empty
rule_27484: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_27485: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_27486: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_27487: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_27488: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_27489: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_27490: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_27491: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_27492: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_27493: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_27494: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_27495: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State = I
rule_27496: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_27497: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_27498: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
rule_27499: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
rule_27500: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_27501: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_27502: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_27503: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_27504: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_27505: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_27506: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_27507: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_27508: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_27509: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State = I
rule_27510: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_27511: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_27512: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != S
rule_27513: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_27514: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_27515: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
rule_27516: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_27517: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_27518: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_27519: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_27520: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_27521: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = false
rule_27522: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_27523: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_27524: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntE
rule_27525: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_27526: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State = I
rule_27527: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = false
rule_27528: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_27529: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_27530: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != S
rule_27531: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_27532: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_27533: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != E
rule_27534: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_27535: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_27536: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_27537: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_27538: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_27539: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_27540: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_27541: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_27542: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqS
rule_27543: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_27544: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_27545: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_27546: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_27547: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_27548: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_27549: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_27550: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_27551: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
rule_27552: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_27553: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State = I
rule_27554: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_27555: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_27556: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_27557: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_27558: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Chan1[NODE_1].Cmd != ReqE
rule_27559: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_27560: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_27561: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_27562: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_27563: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_27564: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_27565: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != S
rule_27566: Cache[NODE_1].State != S & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_27567: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_27568: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_27569: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_27570: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_27571: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_27572: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_27573: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_27574: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_27575: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_27576: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_27577: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd = Empty
rule_27578: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_27579: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd = Empty
rule_27580: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_27581: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_27582: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_27583: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_27584: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_27585: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_27586: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_27587: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_27588: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_27589: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_27590: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_27591: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_27592: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != S
rule_27593: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd = Empty
rule_27594: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = false
rule_27595: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_27596: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_27597: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_27598: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_27599: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_27600: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_27601: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_27602: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_27603: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = false
rule_27604: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State = I
rule_27605: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_27606: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
rule_27607: Cache[NODE_1].State != S & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_27608: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != S
rule_27609: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_27610: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = false
rule_27611: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd = Empty
rule_27612: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_27613: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_27614: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_27615: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_27616: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_27617: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_27618: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_27619: Cache[NODE_1].State != S & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_27620: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_27621: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_27622: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_27623: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_27624: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_27625: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_27626: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd = Empty
rule_27627: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_2].State != S
rule_27628: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_27629: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_27630: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_27631: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_27632: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_27633: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_27634: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_27635: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan1[NODE_1].Cmd = Empty
rule_27636: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_27637: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_27638: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_27639: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_27640: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_27641: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_27642: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_27643: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_27644: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_27645: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_27646: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_27647: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != S
rule_27648: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntS
rule_27649: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State = I
rule_27650: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd = Empty
rule_27651: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_27652: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_27653: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_27654: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_27655: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_27656: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_27657: Cache[NODE_1].State != E & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = Empty
rule_27658: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_27659: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_27660: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State = I
rule_27661: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != S
rule_27662: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_27663: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_27664: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
rule_27665: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != E
rule_27666: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != Inv
rule_27667: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = false
rule_27668: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_27669: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_27670: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_27671: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_27672: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_27673: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_27674: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != S
rule_27675: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_27676: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_27677: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_27678: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_27679: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_27680: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_27681: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_27682: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_27683: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_27684: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_27685: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqE
rule_27686: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_27687: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_27688: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
rule_27689: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_27690: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != S
rule_27691: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntS
rule_27692: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_27693: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_27694: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
rule_27695: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_27696: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_1] = false
rule_27697: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_27698: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != S
rule_27699: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != E
rule_27700: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State = I
rule_27701: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_27702: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_27703: Cache[NODE_2].State != E & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_27704: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_27705: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqS
rule_27706: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_27707: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = false
rule_27708: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_27709: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State != E -> Cache[NODE_2].State != S
rule_27710: Cache[NODE_2].State != E & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_27711: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_27712: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd = Empty
rule_27713: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_27714: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_27715: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_27716: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_27717: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_27718: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_27719: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_27720: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_27721: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_27722: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_27723: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State = I
rule_27724: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_27725: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_27726: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State = I
rule_27727: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_27728: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State = I
rule_27729: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_27730: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_27731: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_27732: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_27733: Cache[NODE_1].State != E & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_27734: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != S
rule_27735: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_27736: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_27737: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_27738: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_27739: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_27740: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_27741: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_27742: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Chan1[NODE_1].Cmd = Empty
rule_27743: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_27744: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_27745: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_27746: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_27747: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Chan1[NODE_2].Cmd != ReqS
rule_27748: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_27749: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_27750: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_27751: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_27752: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State = I
rule_27753: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd != ReqS
rule_27754: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != S
rule_27755: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_27756: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_27757: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_27758: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
rule_27759: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_27760: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_27761: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_27762: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_27763: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_27764: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_27765: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_27766: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_27767: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_27768: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_27769: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_27770: Cache[NODE_1].State != E & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_27771: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_27772: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_27773: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_27774: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_27775: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_27776: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
rule_27777: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != S
rule_27778: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_27779: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan1[NODE_1].Cmd != ReqE
rule_27780: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_27781: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_27782: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqS
rule_27783: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_27784: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_27785: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_27786: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_27787: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State = I
rule_27788: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd = Empty
rule_27789: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != S
rule_27790: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_27791: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_27792: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_27793: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_27794: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_27795: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_27796: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_27797: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_27798: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_27799: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_27800: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_27801: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_27802: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
rule_27803: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_27804: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_27805: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_27806: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_27807: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_27808: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State = I
rule_27809: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_27810: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_27811: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntS
rule_27812: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State = I
rule_27813: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_27814: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State = I
rule_27815: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_27816: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
rule_27817: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd = Empty
rule_27818: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_27819: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_27820: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = false
rule_27821: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_27822: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqE
rule_27823: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_27824: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_27825: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd = Empty
rule_27826: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_27827: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_27828: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_27829: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != S
rule_27830: InvSet[NODE_2] = false & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_27831: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_27832: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntS
rule_27833: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_27834: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_27835: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_27836: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_27837: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_27838: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_27839: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_27840: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
rule_27841: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_27842: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_27843: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_27844: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State = I
rule_27845: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_27846: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_27847: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_27848: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_27849: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_27850: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_27851: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_27852: Cache[NODE_2].State != E & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_27853: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_27854: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_27855: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_27856: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_27857: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Chan1[NODE_1].Cmd != ReqE
rule_27858: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_27859: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_27860: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_27861: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_27862: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State = I
rule_27863: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_27864: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_27865: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_27866: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != S
rule_27867: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_27868: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_27869: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_27870: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_27871: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_27872: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqS
rule_27873: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_27874: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = false
rule_27875: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_27876: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != E
rule_27877: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_27878: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_27879: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_27880: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_27881: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_27882: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_27883: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_27884: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_27885: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd = Empty
rule_27886: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_27887: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_27888: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
rule_27889: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_27890: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_27891: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_27892: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_27893: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_27894: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_27895: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd = Empty
rule_27896: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_27897: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd != ReqS
rule_27898: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_27899: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_27900: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_27901: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_27902: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqS
rule_27903: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = false
rule_27904: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_27905: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_27906: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_27907: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntS
rule_27908: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_27909: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_27910: Cache[NODE_2].State != E & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_27911: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_27912: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != S
rule_27913: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_27914: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_27915: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State = I
rule_27916: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_27917: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_27918: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_27919: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != S
rule_27920: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_27921: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_27922: Cache[NODE_1].State != S & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_27923: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != S
rule_27924: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_27925: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_27926: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_27927: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_27928: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
rule_27929: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_27930: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_27931: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_27932: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
rule_27933: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_27934: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_27935: InvSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_27936: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != S
rule_27937: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_27938: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Inv
rule_27939: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != Inv
rule_27940: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd = Empty
rule_27941: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_27942: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_27943: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_27944: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_27945: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_27946: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_27947: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_27948: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_27949: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_27950: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_27951: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_27952: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_27953: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_27954: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_27955: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_27956: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = false
rule_27957: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_27958: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_27959: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_27960: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_27961: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_27962: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_27963: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_27964: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd = Empty
rule_27965: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_27966: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
rule_27967: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_27968: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
rule_27969: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_27970: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_27971: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqE
rule_27972: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_27973: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = false
rule_27974: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_27975: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_27976: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_27977: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_27978: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_27979: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd != ReqS
rule_27980: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_27981: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_27982: Cache[NODE_1].State != E & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
rule_27983: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_27984: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_27985: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_27986: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_27987: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_27988: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_27989: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_27990: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = false
rule_27991: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_27992: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_27993: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_27994: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_27995: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqS
rule_27996: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_27997: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_27998: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqE
rule_27999: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_28000: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_28001: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_28002: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_28003: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = false
rule_28004: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_28005: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = Empty
rule_28006: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_28007: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_28008: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
rule_28009: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_28010: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_28011: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_28012: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntS
rule_28013: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_28014: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_28015: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_28016: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_28017: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State != E -> Cache[NODE_1].State != S
rule_28018: Cache[NODE_1].State != S & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd = Empty
rule_28019: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
rule_28020: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_28021: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_28022: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_28023: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_28024: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_28025: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_28026: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != S
rule_28027: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_28028: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_28029: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_28030: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_28031: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_28032: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_28033: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_28034: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_28035: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_28036: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_28037: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_28038: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State = I
rule_28039: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_28040: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_28041: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_28042: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_28043: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_28044: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_28045: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_28046: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_28047: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_28048: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_28049: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_28050: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_28051: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_28052: Cache[NODE_2].State != E & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_28053: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_28054: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_28055: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_28056: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_28057: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != S
rule_28058: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_28059: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = false
rule_28060: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_28061: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqE
rule_28062: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_28063: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_28064: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_28065: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_28066: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqE
rule_28067: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State = I
rule_28068: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqE
rule_28069: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_28070: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_28071: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_28072: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_28073: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_1] = false
rule_28074: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_28075: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_28076: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = false
rule_28077: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_28078: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_28079: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_28080: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_28081: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_28082: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_28083: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_28084: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_28085: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_28086: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
rule_28087: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_28088: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_28089: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_28090: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != S
rule_28091: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
rule_28092: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_28093: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != S
rule_28094: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_28095: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_28096: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_28097: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_28098: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_28099: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_28100: ShrSet[NODE_1] = false & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_28101: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_28102: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_28103: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_28104: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_28105: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_28106: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> Cache[NODE_2].State = I
rule_28107: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != E
rule_28108: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != S
rule_28109: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_28110: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != S
rule_28111: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_28112: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
rule_28113: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd = Empty
rule_28114: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_28115: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_28116: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_28117: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State = I
rule_28118: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State = I
rule_28119: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_28120: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_28121: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_28122: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_28123: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_28124: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Chan1[NODE_1].Cmd != ReqS
rule_28125: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State = I
rule_28126: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != S
rule_28127: Cache[NODE_1].State != E & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_28128: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_28129: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_28130: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_28131: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = false
rule_28132: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_28133: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = false
rule_28134: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_28135: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_28136: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_28137: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_28138: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_28139: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_28140: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_28141: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != S
rule_28142: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != E
rule_28143: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_28144: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_28145: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State = I
rule_28146: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_28147: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_28148: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_28149: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_28150: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_28151: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_28152: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_28153: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_28154: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_28155: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_28156: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_28157: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_28158: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_28159: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != E
rule_28160: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_28161: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_28162: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_28163: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_28164: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_28165: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_28166: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_28167: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_28168: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_28169: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_28170: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_28171: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_28172: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = Empty
rule_28173: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_28174: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_28175: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_28176: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqE
rule_28177: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_28178: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_28179: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_28180: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_28181: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != S
rule_28182: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_28183: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_28184: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_28185: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_28186: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_28187: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_28188: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_28189: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_28190: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_28191: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_28192: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_28193: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = false
rule_28194: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_28195: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_28196: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_28197: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_28198: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_28199: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_28200: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_28201: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_28202: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_28203: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_28204: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_28205: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_28206: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_28207: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_28208: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_28209: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_28210: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != S
rule_28211: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_28212: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_28213: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_28214: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_28215: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_28216: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_28217: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != S
rule_28218: Cache[NODE_2].State = I & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_28219: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_28220: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_28221: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_28222: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_28223: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_28224: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_28225: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_28226: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_28227: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_28228: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_28229: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_28230: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_28231: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_28232: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_28233: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_28234: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_28235: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_28236: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_28237: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_28238: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_28239: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
rule_28240: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_28241: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_28242: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_28243: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_28244: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_28245: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_28246: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_28247: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_28248: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != S
rule_28249: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_28250: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != E
rule_28251: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_28252: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_28253: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_28254: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqE
rule_28255: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_28256: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_28257: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_28258: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_28259: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_28260: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_28261: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_28262: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_28263: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_28264: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_28265: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_28266: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != S
rule_28267: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State = I
rule_28268: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_28269: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_28270: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_28271: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_28272: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != E
rule_28273: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != E
rule_28274: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Chan1[NODE_2].Cmd != ReqE
rule_28275: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State = I
rule_28276: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_28277: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_28278: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_28279: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd = Empty
rule_28280: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_28281: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqS
rule_28282: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_28283: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_28284: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State = I
rule_28285: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_28286: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_28287: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_28288: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_28289: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_28290: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_28291: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_28292: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_28293: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_28294: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_28295: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_28296: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_28297: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State = I
rule_28298: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_28299: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_28300: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_28301: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_28302: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != E
rule_28303: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_28304: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_28305: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_28306: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_28307: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_28308: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_28309: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_28310: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_28311: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_28312: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_28313: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_28314: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_28315: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_28316: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_28317: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_28318: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_28319: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != S
rule_28320: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_28321: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_28322: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_28323: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_28324: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_28325: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_28326: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_28327: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_28328: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_28329: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_28330: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_28331: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Chan1[NODE_2].Cmd = Empty
rule_28332: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_28333: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_28334: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_28335: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_28336: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_28337: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_28338: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_28339: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_28340: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_28341: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_28342: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_28343: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_28344: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_28345: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_28346: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != S
rule_28347: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_28348: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_28349: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_28350: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_28351: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_28352: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_28353: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_28354: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_28355: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_28356: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_28357: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_28358: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_28359: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_28360: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != S
rule_28361: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_28362: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_28363: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_28364: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqE
rule_28365: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Chan1[NODE_2].Cmd = Empty
rule_28366: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_28367: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_28368: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_28369: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_28370: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_28371: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_28372: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_28373: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_28374: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != S
rule_28375: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_28376: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_28377: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_28378: ShrSet[NODE_2] = false & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_28379: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_28380: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_28381: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_28382: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_28383: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntS
rule_28384: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_28385: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_28386: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_28387: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_28388: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_28389: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != S
rule_28390: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_28391: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_28392: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State = I
rule_28393: Cache[NODE_2].State != E & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_28394: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_28395: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_28396: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_28397: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != S
rule_28398: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_28399: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_28400: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_28401: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_28402: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_28403: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_28404: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_28405: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_28406: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_28407: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_28408: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_28409: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_28410: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_28411: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_28412: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_28413: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_28414: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_28415: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_28416: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_28417: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_28418: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State = I
rule_28419: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_28420: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_28421: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_28422: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_28423: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_28424: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
rule_28425: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_28426: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_28427: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_28428: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqS
rule_28429: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_28430: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_28431: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_28432: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_28433: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_28434: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_28435: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_28436: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_28437: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_28438: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != S
rule_28439: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_28440: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_28441: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = Empty
rule_28442: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_28443: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Chan1[NODE_2].Cmd != ReqS
rule_28444: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State = I
rule_28445: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd = Empty
rule_28446: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_28447: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != E
rule_28448: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_28449: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_28450: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_28451: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_28452: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_28453: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_28454: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_28455: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_28456: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
rule_28457: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_28458: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_28459: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_28460: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
rule_28461: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqE
rule_28462: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_28463: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_28464: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_28465: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State = I
rule_28466: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
rule_28467: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_28468: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_28469: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_28470: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_28471: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_28472: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_28473: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_28474: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqE
rule_28475: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_28476: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_28477: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_28478: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_28479: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_28480: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_28481: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_28482: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_28483: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_28484: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_28485: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_28486: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_28487: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
rule_28488: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_28489: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_28490: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_28491: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_28492: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_28493: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_28494: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_28495: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_28496: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_28497: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_28498: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd = Empty
rule_28499: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != S
rule_28500: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_28501: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_28502: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_28503: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_28504: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_28505: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_28506: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_28507: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_28508: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_28509: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_28510: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_28511: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_28512: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != E
rule_28513: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd = Empty
rule_28514: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_28515: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_28516: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_28517: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_28518: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_28519: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_28520: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_28521: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_28522: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_28523: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_28524: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_28525: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_28526: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_28527: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_2].Cmd = ReqE
rule_28528: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State = I
rule_28529: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_28530: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_28531: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_28532: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_28533: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = Empty
rule_28534: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_28535: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_28536: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_28537: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_28538: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_28539: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_28540: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_28541: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
rule_28542: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_28543: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_28544: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_28545: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_28546: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_28547: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State = I
rule_28548: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_28549: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_28550: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqE
rule_28551: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Chan1[NODE_1].Cmd = Empty
rule_28552: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_28553: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_28554: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_28555: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_28556: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_28557: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = false
rule_28558: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_28559: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_28560: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_28561: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != S
rule_28562: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_28563: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_28564: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_28565: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_28566: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_28567: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != S
rule_28568: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_28569: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_28570: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_28571: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_28572: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_28573: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_28574: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_28575: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_28576: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_28577: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = false
rule_28578: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_28579: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_28580: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_28581: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_28582: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_28583: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_28584: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_28585: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_28586: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_28587: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_28588: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_28589: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_28590: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd = Empty
rule_28591: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_28592: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_28593: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_28594: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_28595: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd = Empty
rule_28596: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_28597: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_28598: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != S
rule_28599: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != S
rule_28600: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_28601: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_28602: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != E
rule_28603: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_28604: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != S
rule_28605: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_28606: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_28607: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_28608: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_28609: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_28610: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_28611: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_28612: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_28613: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_28614: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_28615: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_28616: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_28617: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_28618: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_28619: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqS
rule_28620: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_28621: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_28622: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_28623: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_28624: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_28625: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_28626: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_28627: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_28628: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqS
rule_28629: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_28630: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_28631: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_28632: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_28633: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_28634: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_28635: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_28636: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_28637: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_28638: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_28639: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_28640: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_28641: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_28642: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_28643: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd = Empty
rule_28644: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_28645: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_28646: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_28647: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_28648: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_28649: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_28650: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_28651: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_28652: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State = I
rule_28653: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
rule_28654: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_28655: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != S
rule_28656: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_28657: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd = Empty
rule_28658: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_28659: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_28660: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_28661: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_28662: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_28663: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_28664: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_28665: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_28666: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
rule_28667: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != S
rule_28668: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State = I
rule_28669: Cache[NODE_2].State = I & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_28670: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_28671: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State = I
rule_28672: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd = Empty
rule_28673: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd = Empty
rule_28674: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_28675: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_28676: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_28677: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_28678: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_28679: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Chan1[NODE_1].Cmd != ReqE
rule_28680: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State = I
rule_28681: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_28682: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_28683: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_28684: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_28685: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_28686: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_28687: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_28688: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_28689: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_28690: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_28691: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_28692: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_28693: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_28694: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_28695: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_28696: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_28697: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_28698: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != S
rule_28699: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_28700: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_28701: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_28702: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_28703: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd != ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_28704: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_28705: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_28706: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_28707: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_28708: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_28709: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_28710: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_28711: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_28712: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != S
rule_28713: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_28714: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_28715: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_28716: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_28717: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_28718: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_28719: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_28720: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_28721: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_28722: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_28723: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_28724: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqE
rule_28725: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_28726: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_28727: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_28728: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_28729: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_28730: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_28731: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_28732: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != S
rule_28733: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State != S -> Chan1[NODE_1].Cmd != ReqE
rule_28734: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != S
rule_28735: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_28736: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_28737: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_28738: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_28739: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_28740: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_28741: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != S
rule_28742: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_28743: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_28744: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_28745: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd = Empty
rule_28746: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != S
rule_28747: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_28748: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_28749: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_28750: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_28751: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_28752: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_28753: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqE
rule_28754: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_28755: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Empty
rule_28756: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_28757: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_28758: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_28759: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_28760: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqS
rule_28761: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd = Empty
rule_28762: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_28763: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_28764: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_28765: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_28766: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_28767: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Chan1[NODE_2].Cmd = Empty
rule_28768: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_28769: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntS
rule_28770: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != S
rule_28771: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_28772: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_28773: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_28774: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_28775: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_28776: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_28777: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_28778: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_28779: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_28780: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_28781: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_28782: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_28783: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_28784: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_28785: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_28786: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_28787: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_28788: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_28789: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_28790: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != S
rule_28791: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_28792: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_28793: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_28794: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_28795: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_28796: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_28797: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_28798: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State = I
rule_28799: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_28800: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State != S -> Chan1[NODE_1].Cmd != ReqS
rule_28801: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != S
rule_28802: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_28803: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_28804: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_28805: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_28806: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != S
rule_28807: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_28808: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_28809: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_28810: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_28811: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_28812: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_28813: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_28814: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_28815: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
rule_28816: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_28817: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_28818: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_28819: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd = Empty
rule_28820: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_28821: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = Empty
rule_28822: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_28823: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_28824: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_28825: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_28826: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_28827: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_28828: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_28829: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_28830: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_28831: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_28832: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_28833: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = false
rule_28834: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_28835: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_28836: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_28837: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_28838: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_28839: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_28840: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_28841: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_28842: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_28843: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_28844: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_28845: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_28846: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_28847: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_28848: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_28849: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_28850: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_28851: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_28852: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_28853: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_28854: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_28855: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_28856: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_28857: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_28858: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_28859: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_28860: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != E
rule_28861: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntS
rule_28862: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != S
rule_28863: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_28864: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_28865: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_28866: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_28867: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_28868: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_28869: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_28870: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqS
rule_28871: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_28872: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_28873: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_28874: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_28875: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_28876: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd = Empty
rule_28877: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_28878: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_28879: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_28880: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_28881: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_28882: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = false
rule_28883: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_28884: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != S
rule_28885: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_28886: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_28887: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = false
rule_28888: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_28889: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_28890: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_28891: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_28892: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_28893: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_28894: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_28895: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_28896: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_28897: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_28898: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State = I
rule_28899: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_28900: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_28901: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_28902: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_28903: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_28904: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State = I
rule_28905: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_28906: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_28907: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_28908: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_28909: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_28910: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_28911: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_28912: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_28913: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_28914: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_28915: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
rule_28916: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_28917: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_28918: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_28919: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_28920: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != S
rule_28921: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_28922: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_28923: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_28924: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_28925: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_28926: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_28927: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_28928: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_28929: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_28930: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_28931: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_28932: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_28933: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_28934: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_28935: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_28936: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
rule_28937: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_28938: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = false
rule_28939: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_28940: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_28941: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
rule_28942: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_28943: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_28944: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd != ReqS
rule_28945: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_28946: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd != ReqS
rule_28947: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqS
rule_28948: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_28949: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_28950: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_28951: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_28952: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_28953: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_28954: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_28955: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_28956: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_28957: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_28958: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_28959: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_28960: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_28961: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_28962: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_28963: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_28964: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_28965: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_28966: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_28967: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_28968: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_28969: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_28970: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != S
rule_28971: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd != ReqE
rule_28972: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntS
rule_28973: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqE
rule_28974: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_28975: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_28976: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_28977: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State = I
rule_28978: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_28979: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_28980: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_28981: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_28982: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_28983: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != S
rule_28984: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_28985: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_28986: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_28987: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_28988: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_28989: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_28990: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_28991: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_28992: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_28993: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_28994: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqS
rule_28995: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_28996: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_28997: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = false
rule_28998: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_28999: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_29000: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_29001: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntS
rule_29002: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_29003: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_29004: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_29005: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_29006: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_29007: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State = I
rule_29008: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Chan1[NODE_2].Cmd != ReqS
rule_29009: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_29010: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State = I
rule_29011: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_29012: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_29013: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_29014: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_29015: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_29016: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_29017: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_29018: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_29019: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_29020: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_29021: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_29022: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = false
rule_29023: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_29024: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_29025: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_29026: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd = Empty
rule_29027: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqS
rule_29028: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_29029: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State = I
rule_29030: Cache[NODE_2].State != E & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_29031: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_29032: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_29033: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_29034: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != E
rule_29035: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_29036: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_29037: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_29038: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_29039: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != E
rule_29040: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_29041: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd != ReqE -> Chan1[NODE_2].Cmd = Empty
rule_29042: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_29043: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_29044: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_29045: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_29046: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
rule_29047: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_29048: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_29049: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_29050: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_29051: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_29052: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_29053: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_29054: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_29055: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_29056: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_29057: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_29058: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_29059: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != S
rule_29060: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_29061: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_29062: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != E
rule_29063: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State != E -> Chan1[NODE_1].Cmd != ReqS
rule_29064: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_29065: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqE
rule_29066: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_29067: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_29068: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_29069: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_29070: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_29071: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd != GntE -> Chan1[NODE_1].Cmd != ReqE
rule_29072: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_29073: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_29074: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_29075: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_29076: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_29077: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
rule_29078: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_29079: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_29080: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_29081: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Chan1[NODE_1].Cmd = Empty
rule_29082: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_29083: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_29084: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_29085: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_29086: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_29087: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_29088: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
rule_29089: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_29090: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_29091: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_29092: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_29093: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_29094: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_29095: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_29096: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_29097: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd = Empty
rule_29098: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_29099: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_29100: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_29101: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_29102: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_29103: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_29104: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_29105: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_29106: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_29107: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_29108: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_29109: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_29110: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_29111: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_29112: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_29113: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_29114: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_29115: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_29116: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_29117: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != S
rule_29118: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_29119: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_29120: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_29121: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_29122: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_29123: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_29124: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd = Empty
rule_29125: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_29126: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_29127: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_29128: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_29129: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_29130: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != E
rule_29131: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_29132: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_29133: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != S
rule_29134: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_29135: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_29136: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_29137: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqE
rule_29138: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_29139: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_29140: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_29141: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_29142: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqE
rule_29143: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_29144: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_29145: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_29146: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_29147: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_29148: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Chan1[NODE_1].Cmd != ReqE
rule_29149: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqE
rule_29150: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_29151: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_29152: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd != ReqE
rule_29153: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_29154: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_29155: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_29156: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_29157: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_29158: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Chan1[NODE_1].Cmd != ReqE
rule_29159: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State = I
rule_29160: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_29161: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_29162: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_29163: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_29164: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_29165: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State = I
rule_29166: Cache[NODE_2].State != E & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_29167: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqE
rule_29168: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd = Empty
rule_29169: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_29170: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
rule_29171: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_29172: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_29173: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_29174: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_29175: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_29176: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Empty
rule_29177: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_29178: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_29179: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_29180: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_29181: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_29182: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_29183: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_29184: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_29185: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_29186: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
rule_29187: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_29188: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_29189: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_29190: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_29191: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_29192: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_29193: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_29194: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_29195: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
rule_29196: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_29197: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_29198: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_29199: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_29200: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_29201: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntS
rule_29202: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != S
rule_29203: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != S
rule_29204: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd = Empty
rule_29205: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_29206: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_29207: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd = Empty
rule_29208: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State = I
rule_29209: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_29210: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_29211: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_29212: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_29213: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqS
rule_29214: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_29215: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_29216: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_29217: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_29218: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_29219: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_29220: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = false
rule_29221: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_29222: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State = I
rule_29223: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_29224: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_29225: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_29226: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_29227: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_29228: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_29229: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_29230: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_29231: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_29232: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_29233: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_29234: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_29235: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_29236: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_29237: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_29238: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_29239: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_29240: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_29241: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_29242: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_29243: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_29244: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != S
rule_29245: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_29246: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_29247: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_29248: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_29249: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_29250: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_29251: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_29252: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_29253: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_29254: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_29255: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> Cache[NODE_1].State != S
rule_29256: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
rule_29257: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_29258: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_29259: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_29260: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_29261: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_29262: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_29263: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_29264: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_29265: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_29266: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_29267: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_29268: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_29269: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_29270: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
rule_29271: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_29272: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_29273: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State = I
rule_29274: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_29275: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_29276: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_29277: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_29278: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_29279: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_29280: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_29281: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_29282: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_29283: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_29284: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_29285: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_29286: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_29287: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_29288: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_29289: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_29290: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != E
rule_29291: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_29292: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqE
rule_29293: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_29294: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_29295: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_29296: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_29297: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_29298: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != S
rule_29299: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_29300: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_29301: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_29302: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_29303: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
rule_29304: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd = Empty
rule_29305: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd = Empty
rule_29306: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_29307: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_29308: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_29309: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_29310: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_29311: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_29312: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd = Empty
rule_29313: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != S
rule_29314: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_29315: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_29316: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd != ReqS
rule_29317: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd = Empty
rule_29318: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != S
rule_29319: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != E
rule_29320: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_29321: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
rule_29322: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd != ReqE
rule_29323: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_29324: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_29325: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_29326: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_29327: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_29328: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqE
rule_29329: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Chan1[NODE_2].Cmd = Empty
rule_29330: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_29331: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_29332: Cache[NODE_1].State != E & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_29333: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State = I
rule_29334: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_29335: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_29336: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_29337: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != S
rule_29338: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_29339: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_29340: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_29341: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_29342: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_29343: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_29344: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
rule_29345: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_29346: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_29347: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_29348: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = Empty
rule_29349: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_29350: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_29351: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_29352: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_29353: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != S
rule_29354: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_29355: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_29356: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
rule_29357: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_29358: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_29359: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_29360: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_29361: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_29362: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqE
rule_29363: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_29364: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_29365: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_29366: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_29367: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_29368: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_29369: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_29370: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = I -> Cache[NODE_2].State != S
rule_29371: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
rule_29372: Cache[NODE_2].State != S & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_29373: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_29374: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_29375: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_29376: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_29377: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_29378: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_29379: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_29380: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_29381: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_29382: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_29383: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_29384: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_29385: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_29386: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State = I
rule_29387: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
rule_29388: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_29389: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
rule_29390: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd = Empty
rule_29391: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_29392: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_29393: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_29394: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_29395: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_29396: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_29397: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != S
rule_29398: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_29399: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd != ReqE
rule_29400: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_29401: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_29402: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_29403: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = false
rule_29404: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_29405: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_29406: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_29407: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd = Empty
rule_29408: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_29409: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_29410: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_29411: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_29412: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_29413: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_29414: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_29415: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_29416: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_29417: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_29418: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_29419: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_29420: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_29421: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_29422: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_29423: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != S
rule_29424: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_29425: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_29426: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_29427: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd = Empty
rule_29428: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State = I
rule_29429: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_29430: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_29431: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_29432: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != S
rule_29433: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_29434: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_29435: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_29436: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_29437: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_29438: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_29439: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_29440: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_29441: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_29442: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_29443: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
rule_29444: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Chan1[NODE_1].Cmd != ReqS
rule_29445: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State = I
rule_29446: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State = I
rule_29447: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_29448: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_29449: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_29450: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_29451: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_29452: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != S
rule_29453: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_29454: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_29455: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqE
rule_29456: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_29457: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_29458: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd = Empty
rule_29459: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_29460: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_29461: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_29462: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_29463: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_29464: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_29465: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_29466: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd = Empty
rule_29467: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_29468: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_29469: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_29470: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_29471: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_29472: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_29473: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_29474: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_29475: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_29476: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd = Empty
rule_29477: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_29478: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != S
rule_29479: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_1].Cmd = Empty
rule_29480: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqS
rule_29481: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_29482: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != E
rule_29483: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
rule_29484: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_29485: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd = Empty
rule_29486: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_29487: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != S
rule_29488: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_29489: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_29490: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntS
rule_29491: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_29492: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_29493: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_29494: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_29495: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != S
rule_29496: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_29497: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_29498: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_29499: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_29500: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = false
rule_29501: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_29502: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_29503: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_29504: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_29505: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_29506: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_29507: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != S
rule_29508: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_29509: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_29510: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_29511: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_29512: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_29513: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_29514: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_29515: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_29516: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_29517: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_29518: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_29519: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_29520: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_29521: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_29522: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_29523: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_29524: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan1[NODE_1].Cmd != ReqE
rule_29525: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_29526: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd = Empty
rule_29527: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_29528: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_29529: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_29530: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_29531: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd = Empty
rule_29532: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State = I
rule_29533: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
rule_29534: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_29535: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_29536: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_29537: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_29538: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_29539: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_29540: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_29541: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_29542: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_29543: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_29544: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_29545: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_29546: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_29547: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_29548: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd != ReqS
rule_29549: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntS
rule_29550: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_29551: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_29552: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_29553: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_29554: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_29555: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_29556: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State = I
rule_29557: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_29558: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_29559: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_29560: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_29561: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_29562: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_29563: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_29564: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_29565: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_29566: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_29567: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_29568: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_29569: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_29570: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_29571: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_29572: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
rule_29573: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State = I
rule_29574: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != S
rule_29575: Cache[NODE_1].State != S & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_29576: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
rule_29577: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_29578: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqE
rule_29579: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd = Empty
rule_29580: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd = Empty
rule_29581: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqS
rule_29582: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_29583: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_29584: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_29585: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != S
rule_29586: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_29587: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_29588: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
rule_29589: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_29590: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_29591: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_29592: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_29593: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_29594: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_29595: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_29596: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_29597: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_29598: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_29599: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd = Empty
rule_29600: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntS
rule_29601: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_29602: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_29603: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_29604: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != S
rule_29605: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_29606: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_29607: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_29608: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
rule_29609: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_29610: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_29611: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_29612: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_29613: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_29614: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_29615: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_29616: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_29617: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_29618: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_29619: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_29620: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_29621: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_29622: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_29623: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_29624: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd = Empty
rule_29625: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_29626: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_29627: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_29628: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_29629: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_29630: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_29631: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_29632: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_29633: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != S
rule_29634: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_29635: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Chan1[NODE_2].Cmd != ReqE
rule_29636: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State = I
rule_29637: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_29638: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_29639: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_29640: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_29641: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_29642: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_29643: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_29644: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_29645: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_29646: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_29647: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_29648: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd = Empty
rule_29649: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_29650: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_29651: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd = Empty
rule_29652: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_29653: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_29654: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqS
rule_29655: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_29656: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_29657: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_29658: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd != ReqE
rule_29659: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_29660: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_29661: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_29662: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_29663: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_29664: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_29665: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan1[NODE_1].Cmd != ReqE
rule_29666: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_29667: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_29668: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd != ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_29669: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State = I
rule_29670: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_29671: Cache[NODE_1].State != S & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_29672: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_29673: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd = Empty
rule_29674: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_29675: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_29676: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State = I
rule_29677: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_29678: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_29679: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_29680: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd != ReqE
rule_29681: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqS
rule_29682: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State = I
rule_29683: Cache[NODE_1].State != E & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_29684: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_29685: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_29686: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_29687: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_29688: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_29689: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_29690: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_29691: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_29692: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_29693: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_29694: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != S
rule_29695: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_29696: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_29697: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_29698: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_29699: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_29700: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_29701: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_29702: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_29703: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_29704: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != E
rule_29705: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_1].Cmd = ReqS
rule_29706: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_29707: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != S
rule_29708: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_29709: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_29710: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_29711: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_29712: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_29713: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_29714: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_29715: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_29716: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqE
rule_29717: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
rule_29718: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_29719: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State = I
rule_29720: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State != E -> Chan1[NODE_1].Cmd != ReqE
rule_29721: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_29722: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_29723: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_29724: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_29725: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_29726: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_29727: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_29728: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_29729: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_29730: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_29731: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_29732: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_29733: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_29734: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_29735: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_29736: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_29737: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_29738: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_29739: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_29740: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_29741: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = false
rule_29742: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_29743: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_29744: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_29745: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_29746: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != S
rule_29747: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqS
rule_29748: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqS
rule_29749: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntE
rule_29750: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State = I
rule_29751: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_29752: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_29753: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_29754: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_29755: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = false
rule_29756: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_29757: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_29758: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_29759: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqE
rule_29760: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_29761: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != S
rule_29762: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != E
rule_29763: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State = I
rule_29764: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_29765: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_29766: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != S
rule_29767: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_29768: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_29769: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_29770: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqE
rule_29771: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != S
rule_29772: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_29773: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_29774: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_29775: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_29776: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_29777: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_29778: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_29779: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_29780: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_29781: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_29782: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_29783: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_29784: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
rule_29785: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_29786: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_29787: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_29788: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_29789: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_29790: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_29791: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != S
rule_29792: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_29793: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != E
rule_29794: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_29795: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_29796: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_29797: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_29798: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_29799: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_29800: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
rule_29801: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_29802: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_29803: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_29804: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_29805: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_29806: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
rule_29807: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_29808: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_29809: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State = I
rule_29810: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_29811: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_29812: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_29813: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd != ReqE
rule_29814: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd = Empty
rule_29815: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_29816: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd = Empty
rule_29817: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State = I
rule_29818: Cache[NODE_1].State != E & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_29819: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_29820: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_29821: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_29822: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_29823: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_29824: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = Empty
rule_29825: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_29826: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_29827: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_29828: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
rule_29829: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntS
rule_29830: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_29831: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd = Empty
rule_29832: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_29833: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_29834: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
rule_29835: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_29836: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_29837: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != S
rule_29838: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_29839: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_29840: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_29841: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_29842: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_29843: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqS
rule_29844: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd = Empty
rule_29845: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_29846: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_29847: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_29848: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_29849: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_29850: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_29851: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
rule_29852: Cache[NODE_2].State != S & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_29853: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != S
rule_29854: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State = I
rule_29855: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_29856: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != S
rule_29857: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_29858: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_29859: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_29860: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_29861: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_29862: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_29863: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_29864: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != S
rule_29865: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_29866: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_29867: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_29868: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != S
rule_29869: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_29870: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_29871: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_29872: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_29873: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_29874: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_29875: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_29876: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_29877: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_29878: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_29879: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_29880: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_29881: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_29882: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_29883: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_29884: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_29885: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_29886: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_29887: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_29888: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_29889: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_29890: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd = Empty
rule_29891: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != S
rule_29892: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_29893: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_29894: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_29895: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State = I
rule_29896: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_29897: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
rule_29898: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_29899: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_29900: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_29901: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_29902: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqS
rule_29903: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd = Empty
rule_29904: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != S
rule_29905: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_29906: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_29907: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd = Empty
rule_29908: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_29909: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != E
rule_29910: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_29911: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_29912: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_29913: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_29914: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State = I
rule_29915: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_29916: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != S
rule_29917: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_29918: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_29919: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_29920: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_29921: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_29922: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_29923: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_29924: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_29925: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Inv -> Chan1[NODE_1].Cmd != ReqS
rule_29926: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_29927: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_29928: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_29929: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_29930: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_29931: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_29932: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_29933: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_29934: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd = Empty
rule_29935: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd = Empty
rule_29936: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_29937: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_29938: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_29939: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntS
rule_29940: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_29941: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_29942: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_29943: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_29944: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_29945: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_29946: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_29947: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_29948: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_29949: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqS
rule_29950: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = false
rule_29951: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_29952: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_29953: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_29954: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_29955: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_29956: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_29957: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_29958: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_29959: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_29960: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_29961: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_29962: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_29963: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_29964: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_29965: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd = Empty
rule_29966: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_29967: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != S
rule_29968: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd = Empty
rule_29969: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_29970: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_29971: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != S
rule_29972: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_29973: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_29974: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_29975: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_29976: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_29977: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_29978: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_29979: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_29980: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_29981: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != S
rule_29982: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_29983: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_29984: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_29985: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_29986: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_29987: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_29988: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_29989: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_29990: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_29991: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd != ReqS
rule_29992: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd = Empty
rule_29993: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_29994: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_29995: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_29996: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_29997: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
rule_29998: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State = I
rule_29999: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntS
rule_30000: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State = I
rule_30001: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_30002: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State = I
rule_30003: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_30004: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_30005: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_30006: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_30007: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_30008: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_30009: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_30010: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State = I
rule_30011: Cache[NODE_1].State != E & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_30012: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_30013: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_30014: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_30015: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_30016: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_30017: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_30018: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != S
rule_30019: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_30020: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_30021: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_30022: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_30023: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_30024: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_30025: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_30026: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_30027: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqS
rule_30028: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_30029: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_30030: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqE
rule_30031: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_30032: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_30033: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_30034: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != S
rule_30035: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_30036: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_30037: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_30038: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_30039: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_30040: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != S
rule_30041: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != S
rule_30042: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
rule_30043: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd = Empty
rule_30044: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntS
rule_30045: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_30046: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_30047: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_30048: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != S
rule_30049: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != E
rule_30050: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd = Empty
rule_30051: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd != ReqE
rule_30052: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd = Empty
rule_30053: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_30054: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_30055: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_30056: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_30057: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_30058: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_30059: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_30060: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != S
rule_30061: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_30062: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_30063: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_30064: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State = I
rule_30065: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_30066: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_30067: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_30068: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_30069: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_30070: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_30071: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqE
rule_30072: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_30073: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_30074: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd = Empty
rule_30075: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd = Empty
rule_30076: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_30077: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_30078: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntS
rule_30079: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd = Empty
rule_30080: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_30081: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_30082: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_30083: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_30084: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_30085: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_30086: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_30087: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_30088: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_30089: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_30090: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != S
rule_30091: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_30092: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_30093: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_30094: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_30095: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqE
rule_30096: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_30097: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_30098: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_30099: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_30100: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30101: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_30102: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != S
rule_30103: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_30104: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_30105: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_30106: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqE
rule_30107: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_30108: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_30109: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_30110: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_30111: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_30112: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_30113: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30114: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd = Empty
rule_30115: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_30116: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd = Empty
rule_30117: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_30118: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_30119: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_30120: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_30121: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd = Empty
rule_30122: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_30123: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_30124: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_30125: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State = I
rule_30126: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_30127: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_30128: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_30129: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_30130: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_30131: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_30132: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_30133: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqS
rule_30134: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd = Empty
rule_30135: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_30136: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_30137: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_30138: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_30139: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd = Empty
rule_30140: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_30141: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_30142: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_30143: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd = Empty
rule_30144: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_30145: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_30146: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_30147: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd = Empty
rule_30148: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
rule_30149: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_30150: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_30151: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
rule_30152: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_30153: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_30154: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30155: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_30156: Cache[NODE_2].State != E & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_30157: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State = I
rule_30158: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_30159: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_30160: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_30161: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_30162: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_30163: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_30164: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30165: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_30166: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_30167: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30168: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != S
rule_30169: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_30170: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_30171: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_30172: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_30173: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_30174: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_30175: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd != ReqS
rule_30176: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqE
rule_30177: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Chan1[NODE_1].Cmd = Empty
rule_30178: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntS
rule_30179: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_30180: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != S
rule_30181: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_30182: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_30183: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_30184: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd = Empty
rule_30185: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_30186: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_30187: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_30188: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_30189: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd = Empty
rule_30190: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_30191: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_30192: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_30193: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_30194: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_30195: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_30196: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_30197: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_30198: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != S
rule_30199: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd = Empty
rule_30200: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_30201: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State = I
rule_30202: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_30203: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_30204: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_30205: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_30206: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_30207: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_30208: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_30209: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_30210: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_30211: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_30212: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_30213: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_30214: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_30215: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_30216: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_30217: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_30218: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqS
rule_30219: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_30220: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_30221: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_30222: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_30223: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_30224: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_30225: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_30226: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_30227: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_30228: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != Inv
rule_30229: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_30230: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_30231: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_30232: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_30233: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != E
rule_30234: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30235: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_30236: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State = I
rule_30237: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_30238: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_30239: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_30240: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_30241: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_30242: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = false
rule_30243: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_30244: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_30245: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_30246: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_30247: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd = Empty
rule_30248: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_30249: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_30250: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_30251: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_30252: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_30253: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != S
rule_30254: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_30255: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_30256: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_30257: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_30258: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_30259: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_30260: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_30261: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_30262: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_30263: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_30264: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_30265: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Chan1[NODE_1].Cmd = Empty
rule_30266: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_30267: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_30268: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_30269: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_30270: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_30271: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_30272: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_30273: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_30274: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_30275: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_30276: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_30277: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_30278: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_30279: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_30280: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd != ReqE
rule_30281: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd = Empty
rule_30282: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_30283: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_30284: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_30285: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_30286: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_30287: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Chan1[NODE_1].Cmd != ReqS
rule_30288: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State = I
rule_30289: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_30290: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_30291: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_30292: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_30293: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_30294: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_30295: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqS
rule_30296: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_30297: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_30298: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_30299: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_30300: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_30301: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_30302: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State = I
rule_30303: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntS
rule_30304: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_30305: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_30306: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_30307: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_30308: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_30309: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_30310: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_30311: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd = Empty
rule_30312: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_30313: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_30314: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_30315: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_30316: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_30317: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_30318: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_30319: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_30320: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_30321: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_30322: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_30323: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != S
rule_30324: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_30325: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State = I
rule_30326: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_30327: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_30328: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_30329: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_30330: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30331: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_30332: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_30333: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_30334: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != S
rule_30335: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_30336: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_30337: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_30338: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_30339: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_30340: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_30341: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
rule_30342: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_30343: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_30344: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_30345: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_30346: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_30347: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_30348: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_30349: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_30350: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_30351: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqE
rule_30352: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqS
rule_30353: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_30354: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_30355: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_30356: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_30357: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_30358: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State = I
rule_30359: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_30360: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_30361: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_30362: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_30363: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_30364: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_30365: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_30366: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State = I
rule_30367: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_30368: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_30369: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_30370: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_30371: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_30372: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_30373: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_30374: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_30375: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_30376: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd = Empty
rule_30377: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqE
rule_30378: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_30379: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_30380: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_30381: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_30382: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_30383: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_30384: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_30385: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_30386: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd = Empty
rule_30387: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_30388: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_30389: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_30390: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_30391: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_30392: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_30393: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> Cache[NODE_2].State != S
rule_30394: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_30395: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_30396: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_30397: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_30398: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_30399: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_30400: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_30401: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd = Empty
rule_30402: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_30403: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_30404: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_30405: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_30406: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
rule_30407: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_30408: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_30409: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_30410: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != S
rule_30411: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd = Empty
rule_30412: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_30413: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_30414: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_30415: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_30416: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_30417: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_30418: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_30419: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_30420: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_30421: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != S
rule_30422: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_30423: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
rule_30424: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_30425: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_30426: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_30427: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_30428: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_30429: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_30430: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_30431: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_30432: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_30433: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqS
rule_30434: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_30435: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_30436: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_30437: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_30438: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_30439: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != S
rule_30440: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_30441: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_30442: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30443: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqS
rule_30444: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntS
rule_30445: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd != ReqS
rule_30446: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd = Empty
rule_30447: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30448: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_30449: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
rule_30450: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntS
rule_30451: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_30452: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_30453: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd != ReqE
rule_30454: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd != ReqS
rule_30455: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_30456: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_30457: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_30458: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_30459: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_30460: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_30461: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_30462: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_30463: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_30464: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_30465: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_30466: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = Empty
rule_30467: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_30468: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_30469: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30470: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_30471: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_30472: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_30473: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_30474: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_30475: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_30476: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_30477: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_30478: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30479: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_30480: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_30481: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_30482: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_30483: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_30484: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
rule_30485: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_30486: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_30487: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_30488: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_30489: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_30490: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_30491: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_30492: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_30493: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_30494: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_30495: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_30496: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != S
rule_30497: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_30498: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_30499: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_30500: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_30501: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_30502: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != S
rule_30503: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_30504: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_30505: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_30506: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntS
rule_30507: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_30508: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd = Empty
rule_30509: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_30510: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_30511: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_30512: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != S
rule_30513: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_30514: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != E
rule_30515: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_30516: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != E
rule_30517: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_30518: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_30519: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_30520: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != S
rule_30521: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State = I
rule_30522: Cache[NODE_1].State != S & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_30523: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_30524: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_30525: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd = Empty
rule_30526: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntS
rule_30527: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqE
rule_30528: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_30529: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_30530: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_30531: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != S
rule_30532: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_30533: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
rule_30534: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Inv -> Chan1[NODE_1].Cmd != ReqE
rule_30535: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_30536: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_30537: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_30538: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_30539: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_30540: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_30541: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_30542: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqS
rule_30543: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd = Empty
rule_30544: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_30545: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_30546: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_30547: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State = I
rule_30548: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_30549: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_30550: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_30551: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_30552: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_30553: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_30554: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_30555: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_30556: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_30557: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_30558: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_30559: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_30560: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_30561: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_30562: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_30563: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_30564: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_30565: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_30566: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_30567: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_30568: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
rule_30569: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_30570: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_30571: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_30572: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_30573: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqS
rule_30574: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_30575: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_30576: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_30577: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_30578: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_30579: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqE
rule_30580: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_30581: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_30582: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_30583: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_30584: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_30585: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_30586: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_30587: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != S
rule_30588: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_30589: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd != ReqS
rule_30590: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_30591: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_30592: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_30593: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_30594: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_30595: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != E
rule_30596: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_30597: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_30598: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_30599: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != S
rule_30600: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd = Empty
rule_30601: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_30602: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_30603: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_30604: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_30605: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd = Empty
rule_30606: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_30607: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_30608: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_30609: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd != ReqS
rule_30610: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_30611: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State = I
rule_30612: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_30613: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_30614: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntS
rule_30615: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_30616: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_30617: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_30618: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_30619: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_30620: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_30621: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_30622: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_30623: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30624: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_30625: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_30626: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_30627: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_30628: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd = Empty
rule_30629: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != E
rule_30630: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_30631: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_30632: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Chan1[NODE_1].Cmd != ReqE
rule_30633: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqE
rule_30634: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_30635: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_30636: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_30637: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_30638: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_30639: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_30640: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_30641: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_30642: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_30643: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_30644: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30645: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_30646: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntS
rule_30647: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_30648: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_30649: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_30650: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_30651: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_30652: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_30653: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_30654: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_30655: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_30656: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_30657: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_30658: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_30659: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_30660: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_30661: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqS
rule_30662: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_30663: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_30664: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_30665: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State = I
rule_30666: Cache[NODE_1].State != S & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_30667: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_30668: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_30669: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_30670: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_30671: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_30672: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_30673: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_30674: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_30675: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State = I
rule_30676: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_30677: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_30678: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_30679: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_30680: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_30681: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_30682: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_30683: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_30684: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_30685: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd = Empty
rule_30686: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_30687: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_30688: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_30689: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_30690: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_30691: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_30692: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_30693: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_30694: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != S
rule_30695: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_30696: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_30697: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_30698: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_30699: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_30700: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_30701: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_30702: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30703: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_30704: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State = I
rule_30705: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != S
rule_30706: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_30707: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_30708: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_30709: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_30710: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_30711: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_30712: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_30713: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_30714: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_30715: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_30716: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_30717: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_30718: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_30719: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30720: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_30721: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_30722: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_30723: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_30724: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_30725: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_30726: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_30727: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_30728: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_30729: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_30730: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_30731: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_30732: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_30733: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_30734: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_30735: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_30736: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_30737: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_30738: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_30739: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_30740: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_30741: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_30742: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_30743: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_30744: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_30745: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_30746: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_30747: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqS
rule_30748: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_30749: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_30750: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30751: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_30752: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_30753: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd = Empty
rule_30754: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqE
rule_30755: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqS
rule_30756: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != GntS
rule_30757: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_30758: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_30759: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_30760: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_30761: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_30762: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_30763: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_30764: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_30765: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_30766: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_30767: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_30768: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_30769: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_30770: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_30771: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_30772: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_30773: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_30774: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_30775: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State = I
rule_30776: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_30777: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_30778: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_30779: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_30780: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_30781: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_30782: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd != ReqS
rule_30783: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_30784: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_30785: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd != GntE -> Chan1[NODE_1].Cmd != Empty
rule_30786: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_30787: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30788: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != S
rule_30789: Cache[NODE_1].State != E & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_30790: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_30791: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_30792: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_30793: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != Empty
rule_30794: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_30795: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_30796: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != E
rule_30797: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> Chan1[NODE_1].Cmd != ReqS
rule_30798: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_30799: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_30800: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != S
rule_30801: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_30802: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_30803: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_30804: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_30805: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_30806: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = false
rule_30807: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30808: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_30809: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_30810: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_30811: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_30812: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_30813: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_30814: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_30815: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_30816: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_30817: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_30818: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_30819: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_30820: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_30821: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_30822: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_30823: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_30824: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> Chan1[NODE_1].Cmd = Empty
rule_30825: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_30826: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_30827: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_30828: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_30829: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_30830: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_30831: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_30832: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> Chan1[NODE_2].Cmd = ReqE
rule_30833: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_30834: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_30835: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_30836: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_30837: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_30838: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_30839: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_30840: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_30841: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_30842: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd = GntS
rule_30843: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_30844: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_30845: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != Empty -> Chan1[NODE_1].Cmd != ReqE
rule_30846: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
rule_30847: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_30848: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_30849: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_30850: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_30851: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_30852: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_30853: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_30854: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_30855: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_30856: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_30857: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_30858: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_30859: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_30860: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_30861: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_30862: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_30863: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_30864: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_30865: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd = Empty -> Chan1[NODE_1].Cmd != Empty
rule_30866: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_30867: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_30868: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_30869: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_30870: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != S
rule_30871: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_30872: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_30873: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_30874: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != S
rule_30875: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_30876: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_30877: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State = I
rule_30878: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_30879: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd = Empty
rule_30880: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_30881: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_30882: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_30883: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_30884: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_30885: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_30886: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_30887: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_30888: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_30889: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_30890: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_30891: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_30892: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_30893: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> Chan1[NODE_1].Cmd = Empty
rule_30894: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_30895: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_30896: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_30897: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_30898: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_30899: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_30900: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_30901: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_30902: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_30903: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State = I
rule_30904: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_30905: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_30906: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != S
rule_30907: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_30908: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != S
rule_30909: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_30910: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_30911: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_30912: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_30913: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_30914: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> Chan1[NODE_1].Cmd != ReqS
rule_30915: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State = I
rule_30916: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_30917: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != E
rule_30918: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_30919: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_30920: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_30921: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_30922: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_30923: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_30924: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_30925: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_30926: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_30927: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30928: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_30929: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_30930: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_30931: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_30932: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_30933: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_30934: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_30935: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State = I
rule_30936: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_30937: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd = Empty
rule_30938: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_30939: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_30940: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_30941: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_30942: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_30943: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = Empty
rule_30944: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State = I
rule_30945: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_30946: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != S
rule_30947: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_30948: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_30949: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_30950: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_30951: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_30952: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_30953: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_30954: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_30955: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_30956: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_30957: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_30958: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_30959: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != S
rule_30960: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_30961: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_30962: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_30963: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_30964: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_30965: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_30966: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_30967: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = false
rule_30968: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_30969: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_30970: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = Empty
rule_30971: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State = I
rule_30972: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_30973: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_30974: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != S
rule_30975: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_30976: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_30977: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_30978: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_30979: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_30980: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_30981: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd = Empty
rule_30982: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_30983: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_30984: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_30985: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqE
rule_30986: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_30987: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
rule_30988: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_30989: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_30990: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_30991: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_30992: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_30993: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_30994: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_30995: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_30996: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_30997: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_30998: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != S
rule_30999: Cache[NODE_1].State != S & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_31000: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_31001: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_31002: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_31003: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31004: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan1[NODE_2].Cmd != Empty
rule_31005: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_31006: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan1[NODE_2].Cmd = ReqS
rule_31007: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_31008: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_31009: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_31010: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_31011: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_31012: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State = I
rule_31013: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_31014: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_31015: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_31016: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan1[NODE_2].Cmd = Empty
rule_31017: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_31018: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_31019: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_31020: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_31021: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_31022: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_31023: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_31024: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_31025: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_31026: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_31027: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_31028: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_31029: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State = I
rule_31030: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_31031: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_31032: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_31033: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_31034: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31035: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_31036: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_31037: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_31038: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_31039: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_31040: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_31041: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_31042: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_31043: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_31044: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_31045: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_31046: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_31047: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_31048: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_31049: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State = I
rule_31050: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_31051: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_31052: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd = Empty
rule_31053: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd = Empty
rule_31054: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_31055: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != S
rule_31056: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_31057: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_31058: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_31059: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_31060: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> Chan1[NODE_1].Cmd != ReqS
rule_31061: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_31062: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_31063: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_31064: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State = I
rule_31065: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_31066: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_31067: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31068: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_31069: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State = I
rule_31070: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_31071: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_31072: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_31073: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_31074: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_31075: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_31076: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_31077: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_31078: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_31079: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan1[NODE_1].Cmd != ReqS
rule_31080: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_31081: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_31082: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_31083: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_31084: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_31085: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_31086: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_31087: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_31088: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_31089: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_31090: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_31091: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_31092: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqS
rule_31093: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_31094: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_31095: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_31096: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_31097: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_31098: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State = I
rule_31099: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_31100: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_31101: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_31102: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
rule_31103: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_31104: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_31105: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31106: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_31107: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_31108: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_31109: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntS
rule_31110: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_31111: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_31112: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_31113: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd != Empty -> Chan1[NODE_1].Cmd = ReqE
rule_31114: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_31115: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_31116: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_31117: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan1[NODE_1].Cmd != Empty
rule_31118: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_31119: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_31120: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntS
rule_31121: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_31122: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_31123: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != S
rule_31124: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_31125: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_31126: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd = Empty -> Chan1[NODE_1].Cmd != Empty
rule_31127: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_31128: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_31129: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_31130: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_31131: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_31132: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_31133: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_31134: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_31135: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_31136: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_31137: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_31138: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_31139: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_31140: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_31141: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_31142: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_31143: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_31144: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_31145: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_31146: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State = I
rule_31147: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_31148: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31149: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_31150: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_31151: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_31152: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_31153: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd = Empty
rule_31154: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntS
rule_31155: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_31156: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_31157: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Chan1[NODE_2].Cmd != ReqE
rule_31158: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != S
rule_31159: Cache[NODE_1].State != E & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_31160: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != S
rule_31161: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_31162: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_31163: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31164: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_31165: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != S
rule_31166: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_31167: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_31168: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_31169: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_31170: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_31171: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_31172: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_31173: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_31174: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31175: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_31176: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_31177: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_31178: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_31179: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_31180: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_31181: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_31182: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_31183: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_31184: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_31185: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqS
rule_31186: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != S
rule_31187: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_31188: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_31189: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_31190: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_31191: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntS -> Chan1[NODE_1].Cmd != ReqE
rule_31192: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_31193: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State = I
rule_31194: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_31195: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_31196: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_31197: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_31198: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_31199: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_31200: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_31201: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_31202: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_31203: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_31204: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_31205: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31206: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_31207: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_31208: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_31209: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_31210: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31211: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_31212: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_31213: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31214: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_31215: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_31216: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_31217: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Empty
rule_31218: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqE
rule_31219: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> Chan1[NODE_1].Cmd != ReqE
rule_31220: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_31221: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_31222: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_31223: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_31224: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_31225: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_31226: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_31227: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_31228: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_31229: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_31230: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31231: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_31232: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
rule_31233: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_31234: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan1[NODE_1].Cmd != ReqS
rule_31235: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_31236: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_31237: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_31238: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_31239: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_31240: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_31241: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqS
rule_31242: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_31243: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_31244: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_31245: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != Empty -> Chan1[NODE_1].Cmd = Empty
rule_31246: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_31247: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_31248: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_31249: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_31250: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_31251: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_31252: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_31253: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_31254: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_31255: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_31256: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_31257: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_31258: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_31259: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_31260: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_31261: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_31262: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State = I
rule_31263: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_31264: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State = I
rule_31265: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_31266: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_31267: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != S
rule_31268: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_31269: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_31270: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_31271: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_31272: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_31273: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_31274: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_31275: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_31276: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_31277: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd != ReqE -> Chan1[NODE_1].Cmd = Empty
rule_31278: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_31279: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_31280: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_31281: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqE
rule_31282: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_31283: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_31284: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_31285: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_31286: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_31287: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_31288: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_31289: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_31290: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_31291: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_31292: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_31293: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_31294: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_31295: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_31296: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_31297: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_31298: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_31299: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State = I
rule_31300: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_31301: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_31302: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_31303: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_31304: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan1[NODE_1].Cmd != ReqS
rule_31305: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_31306: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_31307: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_31308: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_31309: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_31310: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_31311: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_31312: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_31313: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_31314: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_31315: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_31316: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_31317: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_31318: Cache[NODE_1].State != S & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_31319: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != S
rule_31320: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != S
rule_31321: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != S
rule_31322: Cache[NODE_1].State != S & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_31323: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_31324: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_31325: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_31326: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_31327: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> Chan1[NODE_2].Cmd != ReqE
rule_31328: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_31329: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqE
rule_31330: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_31331: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_31332: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_31333: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_31334: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31335: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_31336: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_31337: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_31338: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_31339: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_31340: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_31341: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Chan1[NODE_1].Cmd != ReqS
rule_31342: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_31343: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_31344: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_31345: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_31346: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_31347: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State = I
rule_31348: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_31349: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_1].Cmd != Empty
rule_31350: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_31351: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_31352: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_31353: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_31354: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_31355: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_31356: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_31357: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_31358: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_31359: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_31360: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_31361: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_31362: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_31363: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_31364: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd = Empty
rule_31365: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State = I
rule_31366: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_31367: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_31368: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_31369: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_31370: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_31371: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_31372: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_31373: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_31374: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_31375: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_31376: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_31377: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_31378: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_31379: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_31380: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_31381: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd = Empty
rule_31382: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_31383: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_31384: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_31385: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_31386: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_31387: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != S
rule_31388: Cache[NODE_1].State != E & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_31389: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_31390: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_31391: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_31392: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_31393: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
rule_31394: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_31395: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntS
rule_31396: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State = I
rule_31397: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_31398: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_31399: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_31400: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_31401: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_31402: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_31403: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_31404: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31405: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_31406: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_31407: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_31408: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_31409: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State = I
rule_31410: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_31411: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_31412: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_31413: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State = I
rule_31414: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_31415: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_31416: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_31417: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_31418: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_31419: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_31420: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_31421: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State = I
rule_31422: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_31423: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_31424: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31425: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_31426: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_31427: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_31428: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_31429: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_31430: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_31431: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_31432: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_31433: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_31434: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd = Empty
rule_31435: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_31436: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_31437: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_31438: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_31439: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_31440: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_31441: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_31442: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_31443: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_31444: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_31445: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_31446: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_31447: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31448: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_31449: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != S
rule_31450: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_31451: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_31452: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31453: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_31454: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_31455: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_31456: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_31457: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_31458: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_31459: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_31460: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_31461: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_31462: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = false
rule_31463: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31464: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != S
rule_31465: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_31466: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd != ReqE -> Chan1[NODE_1].Cmd != Empty
rule_31467: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_31468: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_31469: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State = I
rule_31470: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_31471: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_31472: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqS
rule_31473: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = false
rule_31474: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31475: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_31476: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_31477: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_31478: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd != ReqE
rule_31479: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_31480: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_31481: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_31482: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_31483: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_31484: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_31485: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31486: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_31487: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_31488: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_31489: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_31490: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = GntE
rule_31491: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_31492: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_31493: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_31494: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_31495: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_31496: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_31497: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_31498: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_31499: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_31500: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_31501: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_31502: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_31503: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_31504: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_31505: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_31506: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_31507: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_31508: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_31509: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_31510: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_31511: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_31512: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_31513: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_31514: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_31515: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_31516: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_31517: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_31518: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_31519: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != S
rule_31520: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_31521: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_31522: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_31523: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_31524: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_31525: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_31526: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_31527: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31528: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_31529: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_31530: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_31531: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_31532: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_31533: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_31534: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_31535: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_31536: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_31537: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_31538: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_31539: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_31540: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_31541: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_31542: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_31543: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State = I
rule_31544: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_31545: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != S
rule_31546: Cache[NODE_2].State != E & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_31547: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_31548: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_31549: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_31550: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_31551: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_31552: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_31553: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_31554: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_31555: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_31556: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State = I
rule_31557: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd = Empty
rule_31558: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_31559: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_31560: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_31561: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_31562: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_31563: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_31564: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_31565: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_31566: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_31567: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_31568: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_31569: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_31570: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd = Empty
rule_31571: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_31572: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != S
rule_31573: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_31574: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Chan1[NODE_1].Cmd = Empty
rule_31575: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_31576: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_31577: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_31578: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State = I
rule_31579: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_31580: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_31581: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
rule_31582: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntS
rule_31583: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_31584: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_31585: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_31586: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_31587: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_31588: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_31589: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_31590: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_31591: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_31592: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_31593: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_31594: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_31595: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_31596: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_31597: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_31598: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != S
rule_31599: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_31600: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_31601: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_31602: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_31603: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_31604: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_31605: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_31606: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_31607: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_31608: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_31609: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_31610: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_31611: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_31612: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_31613: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_31614: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_31615: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_31616: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_31617: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_31618: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_31619: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_31620: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_31621: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_31622: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_31623: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = false
rule_31624: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31625: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_31626: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_31627: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_31628: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_31629: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_31630: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_31631: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_31632: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_31633: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_31634: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_31635: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_31636: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_31637: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_31638: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_31639: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_31640: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_31641: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_31642: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State = I
rule_31643: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_31644: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_31645: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_31646: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_31647: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_31648: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_31649: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_31650: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_31651: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_31652: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_31653: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_31654: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_31655: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_31656: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_31657: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_31658: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_31659: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd = Empty
rule_31660: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_31661: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_31662: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_31663: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_31664: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_31665: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Chan1[NODE_2].Cmd = Empty
rule_31666: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_31667: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_31668: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_31669: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_31670: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_31671: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_31672: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
rule_31673: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_31674: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_31675: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_31676: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_31677: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_31678: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_31679: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_31680: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_31681: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_31682: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State = I
rule_31683: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_31684: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_31685: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_31686: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_1].Cmd != Empty
rule_31687: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_31688: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_31689: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_31690: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_31691: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_31692: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != S
rule_31693: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_31694: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_31695: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_31696: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_31697: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_31698: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_31699: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_31700: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_31701: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_31702: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_31703: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_31704: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_31705: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_31706: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
rule_31707: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_31708: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_31709: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_31710: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_31711: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_31712: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State = I
rule_31713: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_31714: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan1[NODE_1].Cmd != ReqE
rule_31715: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_31716: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_31717: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_31718: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_31719: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_31720: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_31721: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_31722: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_31723: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_31724: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_31725: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_31726: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_31727: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_31728: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_31729: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_31730: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_31731: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_31732: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_31733: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_31734: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_31735: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_31736: Cache[NODE_1].State != E & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_31737: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_31738: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_31739: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_31740: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_31741: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_31742: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_31743: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_31744: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
rule_31745: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_31746: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_31747: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_31748: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_31749: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_31750: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_31751: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_31752: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_31753: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_31754: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_31755: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != S
rule_31756: Cache[NODE_2].State != E & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_31757: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_31758: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31759: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = false
rule_31760: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31761: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_31762: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_31763: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_31764: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_31765: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_31766: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_31767: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_31768: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_31769: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_31770: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd = Empty
rule_31771: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_31772: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != S
rule_31773: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_31774: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_31775: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_31776: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_31777: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_31778: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_31779: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_31780: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_31781: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_31782: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_31783: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
rule_31784: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_31785: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_31786: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_31787: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_31788: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_31789: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_31790: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_31791: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_31792: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_31793: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_31794: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_31795: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State = I
rule_31796: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_31797: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_31798: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_31799: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_31800: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_31801: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_31802: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_31803: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
rule_31804: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_31805: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_31806: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntS -> Chan1[NODE_1].Cmd != ReqS
rule_31807: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_31808: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_31809: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_31810: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_31811: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != S
rule_31812: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_31813: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_31814: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State = I
rule_31815: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_31816: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_31817: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_31818: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != E
rule_31819: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_31820: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_31821: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_31822: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_31823: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_31824: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_31825: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_31826: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_31827: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd = Empty
rule_31828: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_31829: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_31830: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_31831: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqS
rule_31832: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31833: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_31834: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != E
rule_31835: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> Chan1[NODE_2].Cmd != ReqS
rule_31836: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_31837: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_31838: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_31839: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_31840: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_31841: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_31842: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_31843: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_31844: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_31845: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_31846: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_31847: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_31848: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_31849: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_31850: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_31851: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_31852: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31853: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_31854: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_31855: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_31856: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_31857: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_31858: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> Chan1[NODE_1].Cmd != ReqE
rule_31859: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_31860: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_31861: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_31862: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_31863: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31864: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_31865: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_31866: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_31867: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_31868: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqS
rule_31869: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != E
rule_31870: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_31871: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_31872: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_31873: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_31874: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_31875: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_31876: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_31877: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = false
rule_31878: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_31879: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_31880: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_31881: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_31882: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_31883: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_31884: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_31885: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_31886: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_31887: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_31888: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_31889: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_31890: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State = I
rule_31891: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_31892: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_31893: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_31894: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_31895: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_31896: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != Empty -> Chan1[NODE_1].Cmd = Empty
rule_31897: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_31898: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_31899: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_31900: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_31901: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_31902: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_31903: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = false
rule_31904: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31905: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_31906: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_31907: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_31908: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != S
rule_31909: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_31910: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_31911: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != S
rule_31912: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_31913: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_31914: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_31915: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_31916: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_31917: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31918: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State = I
rule_31919: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_31920: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_31921: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_31922: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan1[NODE_1].Cmd != ReqE
rule_31923: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_31924: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_31925: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_31926: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_31927: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_31928: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_31929: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != Empty -> Chan1[NODE_1].Cmd != ReqS
rule_31930: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != E
rule_31931: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_31932: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_31933: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_31934: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_31935: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State = I
rule_31936: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_31937: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_31938: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_31939: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_31940: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State = I
rule_31941: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_31942: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_31943: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_31944: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_31945: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> Chan1[NODE_1].Cmd != ReqE
rule_31946: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_31947: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_31948: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31949: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_31950: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_31951: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
rule_31952: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_31953: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_31954: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_31955: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_31956: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_31957: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_31958: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_31959: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != Empty -> Chan1[NODE_1].Cmd != ReqS
rule_31960: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != S
rule_31961: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_31962: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31963: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_31964: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_31965: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_31966: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd = Empty
rule_31967: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_31968: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_31969: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_31970: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_31971: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_31972: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_31973: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_31974: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> Chan1[NODE_1].Cmd = Empty
rule_31975: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_31976: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_31977: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_31978: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_31979: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_31980: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_31981: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_31982: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_31983: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_31984: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_31985: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = Empty
rule_31986: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State = I
rule_31987: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_31988: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_31989: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_31990: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Empty
rule_31991: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqE
rule_31992: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_31993: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_31994: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqE
rule_31995: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
rule_31996: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State = I
rule_31997: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_31998: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_31999: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_32000: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_32001: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_32002: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_32003: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_32004: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_32005: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_32006: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_32007: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_32008: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_32009: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_32010: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_32011: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_32012: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_32013: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_32014: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_32015: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_32016: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_32017: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_32018: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_32019: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_32020: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_32021: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_32022: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd = Empty
rule_32023: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_32024: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_32025: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_32026: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_32027: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_32028: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_32029: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_32030: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_32031: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_32032: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_32033: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan1[NODE_1].Cmd != ReqE
rule_32034: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_32035: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_32036: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != S
rule_32037: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Chan1[NODE_2].Cmd != ReqS
rule_32038: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_32039: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_32040: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_32041: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_32042: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_32043: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_32044: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_32045: Cache[NODE_1].State != E & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_32046: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_32047: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_32048: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_32049: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_32050: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_32051: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_32052: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_32053: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd = Empty
rule_32054: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_1].Cmd != Empty -> Chan1[NODE_1].Cmd = ReqS
rule_32055: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_32056: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_32057: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_32058: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_32059: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State = I
rule_32060: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_32061: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != Empty -> Chan1[NODE_1].Cmd != ReqE
rule_32062: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != S
rule_32063: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_32064: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_32065: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> Chan1[NODE_2].Cmd = Empty
rule_32066: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqE
rule_32067: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_32068: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_32069: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State = I
rule_32070: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_32071: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_32072: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_32073: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_32074: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_32075: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_32076: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_32077: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_32078: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_32079: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_32080: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_32081: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_32082: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_32083: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_32084: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_32085: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Chan1[NODE_1].Cmd != ReqS
rule_32086: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != S
rule_32087: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_32088: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_32089: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_32090: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_32091: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_32092: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_32093: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_32094: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_32095: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_32096: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_32097: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_32098: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_32099: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_32100: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_32101: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_32102: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_32103: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_32104: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_32105: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_32106: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd = Empty
rule_32107: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_32108: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_32109: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_32110: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_32111: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != S
rule_32112: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_32113: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_32114: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_32115: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_32116: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_32117: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_32118: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_32119: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_32120: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_32121: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_32122: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_32123: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
rule_32124: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_32125: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_32126: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = false
rule_32127: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_32128: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
rule_32129: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_32130: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Chan1[NODE_1].Cmd != ReqE
rule_32131: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != S
rule_32132: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_32133: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_32134: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_32135: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_32136: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_32137: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = false
rule_32138: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_32139: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_32140: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_32141: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_32142: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_32143: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_32144: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != S
rule_32145: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_32146: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_32147: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != S
rule_32148: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_32149: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_32150: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_32151: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_32152: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_32153: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_32154: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State = I
rule_32155: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_32156: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_32157: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_32158: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_32159: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_32160: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32161: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_32162: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_32163: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_32164: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_32165: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_32166: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_32167: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_32168: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_32169: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_32170: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_32171: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != S
rule_32172: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_32173: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_32174: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_32175: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_32176: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != S
rule_32177: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_32178: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_32179: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_32180: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_32181: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_32182: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_32183: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != S
rule_32184: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != S
rule_32185: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_32186: Cache[NODE_1].State != S & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_32187: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_32188: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_32189: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_32190: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_32191: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_32192: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_32193: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_32194: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_32195: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_32196: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_32197: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_32198: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_32199: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_32200: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_32201: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_32202: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_32203: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_32204: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_32205: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_32206: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_32207: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_32208: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_32209: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_32210: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_32211: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32212: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_32213: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_32214: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32215: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State = I
rule_32216: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_32217: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_32218: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_32219: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_32220: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_32221: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_32222: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_32223: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_32224: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != Empty
rule_32225: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_32226: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_32227: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_32228: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_32229: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_32230: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_32231: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_32232: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_32233: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_32234: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_32235: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_32236: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_32237: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_32238: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_32239: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_32240: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_32241: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State = I
rule_32242: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_32243: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != S
rule_32244: Cache[NODE_1].State != E & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_32245: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_32246: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan1[NODE_1].Cmd != ReqE
rule_32247: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_32248: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_32249: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_32250: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_32251: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_32252: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_32253: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_32254: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_32255: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != S
rule_32256: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != S
rule_32257: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_32258: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_32259: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_32260: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_32261: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_32262: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_32263: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_32264: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqS
rule_32265: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_32266: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_32267: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_32268: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_32269: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_32270: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != S
rule_32271: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_32272: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Chan1[NODE_1].Cmd = Empty
rule_32273: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_32274: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_32275: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_32276: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_32277: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Chan1[NODE_1].Cmd = Empty
rule_32278: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_32279: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_32280: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_32281: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_32282: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_32283: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_32284: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_32285: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_32286: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32287: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_32288: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_32289: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_32290: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_32291: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_32292: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_32293: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_32294: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_32295: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_32296: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Chan1[NODE_2].Cmd = Empty
rule_32297: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_32298: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_32299: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_32300: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_32301: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_32302: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_32303: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_32304: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32305: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_32306: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan1[NODE_1].Cmd = Empty
rule_32307: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd = Empty
rule_32308: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_32309: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_32310: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_32311: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_32312: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_32313: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_32314: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_32315: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan1[NODE_1].Cmd != ReqS
rule_32316: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_32317: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_32318: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_32319: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_32320: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_32321: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_32322: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_32323: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_32324: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_32325: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_32326: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_32327: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_32328: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_32329: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_32330: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_32331: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_32332: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_32333: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_32334: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Chan1[NODE_1].Cmd != ReqS
rule_32335: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_32336: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqE
rule_32337: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_32338: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_32339: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan1[NODE_2].Cmd != ReqS
rule_32340: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != S
rule_32341: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32342: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_32343: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != S
rule_32344: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_32345: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_32346: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32347: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_32348: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_32349: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != S
rule_32350: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_32351: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32352: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_32353: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_32354: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_32355: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_32356: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_32357: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32358: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_32359: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_32360: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqS
rule_32361: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_32362: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_32363: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_32364: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_32365: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_32366: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_32367: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_32368: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_32369: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_32370: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_32371: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_32372: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqE
rule_32373: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_32374: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_32375: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_32376: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan1[NODE_1].Cmd = Empty
rule_32377: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_32378: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_32379: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_32380: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State = I
rule_32381: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_32382: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_32383: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32384: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_32385: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_32386: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_32387: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_32388: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan1[NODE_2].Cmd != ReqS
rule_32389: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_32390: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_32391: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_32392: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_32393: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State = I
rule_32394: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd = Empty
rule_32395: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd = Empty
rule_32396: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != Empty -> Chan1[NODE_1].Cmd != ReqE
rule_32397: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd = Empty
rule_32398: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_32399: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_32400: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_32401: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32402: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_32403: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_32404: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_32405: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_32406: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_32407: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_32408: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_32409: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_32410: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_32411: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_32412: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32413: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_32414: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_32415: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != S
rule_32416: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_32417: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_32418: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_32419: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_32420: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32421: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_32422: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_32423: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_32424: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_32425: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_32426: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_32427: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_32428: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_32429: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32430: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_32431: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != S
rule_32432: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_32433: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_32434: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_32435: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_32436: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_32437: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_32438: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd = Empty
rule_32439: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_32440: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_32441: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_32442: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_32443: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_32444: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32445: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_32446: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_32447: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_32448: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != S
rule_32449: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_32450: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_32451: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32452: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_32453: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_32454: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_32455: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_32456: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_32457: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_32458: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_32459: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_32460: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_32461: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_32462: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_32463: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_32464: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_32465: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_32466: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_32467: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_32468: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_32469: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_32470: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_32471: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_32472: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_32473: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_32474: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32475: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_32476: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_32477: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_32478: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_32479: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_32480: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_32481: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_32482: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_32483: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_32484: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_32485: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_32486: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_32487: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_32488: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Chan1[NODE_2].Cmd != ReqE
rule_32489: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_32490: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan1[NODE_2].Cmd != ReqE
rule_32491: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_32492: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_32493: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_32494: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State = I
rule_32495: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32496: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_32497: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_32498: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_32499: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_32500: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32501: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_32502: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan1[NODE_2].Cmd = Empty
rule_32503: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_32504: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_32505: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_32506: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_32507: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_32508: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_32509: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_32510: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_32511: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_32512: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_32513: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_32514: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_32515: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_32516: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_32517: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_32518: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_32519: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_32520: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_32521: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_32522: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_32523: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_32524: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_32525: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Chan1[NODE_2].Cmd = Empty
rule_32526: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_32527: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_32528: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_32529: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_32530: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_32531: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_32532: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_32533: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_32534: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_32535: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_32536: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_32537: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_32538: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_32539: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_32540: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_32541: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_32542: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_32543: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_32544: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_32545: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_32546: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_32547: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_32548: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan1[NODE_2].Cmd = Empty
rule_32549: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_32550: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_32551: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd != ReqS
rule_32552: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_32553: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_32554: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_32555: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_32556: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_32557: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_32558: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_32559: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32560: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqS
rule_32561: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_32562: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_32563: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != S
rule_32564: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_32565: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_32566: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_32567: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqE
rule_32568: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_32569: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_32570: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan1[NODE_1].Cmd != ReqE
rule_32571: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
rule_32572: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_32573: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqS
rule_32574: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_32575: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_32576: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_32577: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_32578: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_32579: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_32580: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_32581: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_32582: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_32583: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_32584: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32585: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_32586: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32587: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_32588: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != S
rule_32589: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32590: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_32591: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqS
rule_32592: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_32593: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_32594: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_32595: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_32596: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_32597: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_32598: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != S
rule_32599: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_32600: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32601: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_32602: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_32603: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_32604: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32605: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_32606: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_32607: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_32608: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_32609: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_32610: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_32611: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_32612: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_32613: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_32614: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_32615: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_32616: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan1[NODE_1].Cmd != ReqE
rule_32617: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_32618: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_32619: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_32620: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_32621: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32622: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_32623: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_32624: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_32625: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_32626: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32627: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_32628: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan1[NODE_1].Cmd != ReqS
rule_32629: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_32630: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_32631: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32632: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_32633: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_32634: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_32635: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_32636: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_32637: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_32638: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_32639: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqE
rule_32640: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_32641: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_32642: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_32643: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_32644: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_32645: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32646: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_32647: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_32648: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_32649: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_32650: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_32651: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_32652: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32653: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_32654: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan1[NODE_1].Cmd != ReqS
rule_32655: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32656: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != S
rule_32657: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_32658: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_32659: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_32660: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_32661: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_32662: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32663: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_32664: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_32665: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_32666: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_32667: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqS
rule_32668: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_32669: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_32670: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Chan1[NODE_2].Cmd = Empty
rule_32671: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_32672: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != S
rule_32673: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_32674: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != S
rule_32675: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_32676: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_32677: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_32678: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_32679: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32680: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_32681: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_32682: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_32683: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_32684: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_32685: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != S
rule_32686: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_32687: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_32688: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_32689: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != S
rule_32690: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_32691: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_32692: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_32693: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_32694: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_32695: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_32696: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_32697: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_32698: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_32699: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_32700: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_32701: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_32702: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_32703: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_32704: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_32705: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_32706: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_32707: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_32708: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_32709: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_32710: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32711: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_32712: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_32713: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_32714: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_32715: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd != ReqS
rule_32716: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_32717: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_32718: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_32719: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_32720: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_32721: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_32722: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_32723: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_32724: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_32725: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_32726: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_32727: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_32728: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32729: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_32730: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_32731: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_32732: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan1[NODE_1].Cmd != ReqE
rule_32733: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Chan1[NODE_1].Cmd = Empty
rule_32734: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_32735: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != S
rule_32736: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_32737: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_32738: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_32739: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_32740: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32741: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_32742: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_32743: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_32744: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != S
rule_32745: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_32746: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_32747: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_32748: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_32749: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32750: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_32751: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != S
rule_32752: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_32753: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_32754: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_32755: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_32756: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_32757: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_32758: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_32759: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32760: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> Chan1[NODE_1].Cmd != ReqS
rule_32761: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Chan1[NODE_2].Cmd != ReqS
rule_32762: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_32763: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_32764: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_32765: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd = Empty
rule_32766: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_32767: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_32768: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_32769: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_32770: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_32771: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_32772: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_32773: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_32774: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_32775: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_32776: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_32777: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_32778: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_32779: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_32780: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_32781: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqE
rule_32782: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_32783: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_32784: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32785: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_32786: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != S
rule_32787: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_32788: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_32789: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> Chan1[NODE_2].Cmd = Empty
rule_32790: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_32791: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32792: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan1[NODE_1].Cmd != ReqE
rule_32793: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_32794: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_32795: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_32796: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqE
rule_32797: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_32798: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_32799: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != S
rule_32800: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_32801: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_32802: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32803: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_32804: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_32805: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32806: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_32807: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_32808: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_32809: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_32810: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_32811: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_32812: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_32813: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32814: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_32815: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_32816: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_32817: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_32818: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_32819: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32820: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_32821: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32822: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_32823: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_32824: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_32825: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != S
rule_32826: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32827: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqE
rule_32828: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_32829: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_32830: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_32831: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_32832: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_32833: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_32834: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_32835: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_32836: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_32837: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_32838: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_32839: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != S
rule_32840: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_32841: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_32842: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_32843: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_32844: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_32845: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_32846: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_32847: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != S
rule_32848: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_32849: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_32850: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_32851: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_32852: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_32853: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_32854: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_32855: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32856: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_32857: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_32858: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_32859: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != Empty -> Chan1[NODE_1].Cmd != ReqS
rule_32860: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_32861: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_32862: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32863: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_32864: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_32865: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_32866: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_32867: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_32868: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_32869: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_32870: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_32871: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_32872: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_32873: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_32874: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_32875: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_32876: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_32877: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_32878: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_32879: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_32880: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd = Empty
rule_32881: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_32882: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd != ReqE
rule_32883: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_32884: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != S
rule_32885: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_32886: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_32887: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_32888: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd = Empty
rule_32889: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_32890: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_32891: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_32892: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_32893: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_32894: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_32895: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_32896: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_32897: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_32898: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != S
rule_32899: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_32900: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_32901: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_32902: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32903: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_32904: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_32905: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_32906: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != S
rule_32907: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_32908: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_32909: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_32910: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_32911: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
rule_32912: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_32913: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_32914: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32915: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_32916: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_32917: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32918: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != S
rule_32919: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_32920: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_32921: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_32922: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != Empty -> Chan1[NODE_1].Cmd = Empty
rule_32923: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_32924: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_32925: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != S
rule_32926: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_32927: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_32928: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_32929: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_32930: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_32931: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqS
rule_32932: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_32933: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_32934: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != S
rule_32935: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_32936: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_32937: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != E
rule_32938: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_32939: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32940: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_32941: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != S
rule_32942: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_32943: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_32944: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_32945: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_32946: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_32947: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_32948: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_32949: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32950: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_32951: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_32952: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_32953: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan1[NODE_1].Cmd = Empty
rule_32954: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqE
rule_32955: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_32956: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32957: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_32958: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_32959: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_32960: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != GntS
rule_32961: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_32962: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_32963: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32964: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_32965: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_32966: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != S
rule_32967: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_32968: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_32969: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_32970: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != S
rule_32971: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_32972: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_32973: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_32974: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_32975: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_32976: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_32977: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_32978: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_32979: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_32980: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_32981: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_32982: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_32983: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_32984: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_32985: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_32986: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_32987: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_32988: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_32989: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_32990: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_32991: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_32992: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_32993: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State = I
rule_32994: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_32995: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_32996: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_32997: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State = I
rule_32998: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_32999: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqS
rule_33000: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_33001: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd = Empty
rule_33002: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_33003: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_33004: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_33005: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_33006: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_33007: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_33008: ShrSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_33009: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_33010: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_33011: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_33012: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_33013: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33014: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_33015: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_33016: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_33017: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_33018: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_33019: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_33020: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_33021: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33022: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != S
rule_33023: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_33024: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_33025: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33026: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_33027: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_33028: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> Chan1[NODE_1].Cmd = Empty
rule_33029: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqS
rule_33030: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_33031: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_33032: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_33033: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd = Empty
rule_33034: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_33035: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_33036: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_33037: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
rule_33038: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_33039: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_33040: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_33041: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_33042: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_33043: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_33044: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan1[NODE_2].Cmd = Empty
rule_33045: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_33046: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_33047: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_33048: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_33049: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_33050: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan1[NODE_1].Cmd = Empty
rule_33051: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_33052: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_33053: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_33054: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_33055: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_33056: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_33057: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_33058: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_33059: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_33060: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != E
rule_33061: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_33062: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_33063: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_33064: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_33065: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_33066: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd = Empty
rule_33067: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_33068: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_33069: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_33070: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_1].Cmd = Empty
rule_33071: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd = Empty
rule_33072: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_33073: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_33074: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33075: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_33076: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_33077: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_33078: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_33079: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_33080: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_33081: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqS
rule_33082: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_33083: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_33084: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33085: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_33086: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Chan1[NODE_2].Cmd = Empty
rule_33087: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_33088: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan1[NODE_1].Cmd != ReqE
rule_33089: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_33090: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_33091: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_33092: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_33093: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_33094: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_33095: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_33096: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_33097: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_33098: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_33099: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33100: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_33101: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_33102: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_33103: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_33104: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_33105: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_33106: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_33107: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_33108: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_33109: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_33110: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_33111: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_33112: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_33113: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_33114: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_33115: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33116: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_33117: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != S
rule_33118: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_33119: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_33120: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_33121: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_33122: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_33123: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_33124: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33125: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_33126: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_33127: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != S
rule_33128: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_33129: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_33130: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33131: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_33132: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_33133: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33134: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_33135: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_33136: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd = Empty
rule_33137: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_33138: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_33139: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan1[NODE_1].Cmd != ReqE
rule_33140: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_33141: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_33142: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33143: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_33144: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_33145: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_33146: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_33147: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_33148: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_33149: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_33150: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_33151: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_33152: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd = Empty
rule_33153: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntS
rule_33154: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_33155: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd = Empty
rule_33156: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_33157: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != S
rule_33158: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_33159: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_33160: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd = Empty
rule_33161: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_33162: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_33163: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_33164: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_33165: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != GntS
rule_33166: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_33167: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_33168: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33169: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != S
rule_33170: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_33171: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan1[NODE_1].Cmd != ReqS
rule_33172: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Chan1[NODE_1].Cmd = Empty
rule_33173: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_33174: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_33175: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_33176: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_33177: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_33178: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd = Empty
rule_33179: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != E
rule_33180: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_33181: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_33182: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != S
rule_33183: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_33184: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_33185: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_33186: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_33187: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_33188: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_33189: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != S
rule_33190: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_33191: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_33192: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_33193: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Chan1[NODE_1].Cmd != ReqE
rule_33194: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_33195: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_33196: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan1[NODE_1].Cmd != ReqS
rule_33197: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_33198: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_33199: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33200: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_33201: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_33202: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_33203: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_33204: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntS
rule_33205: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_33206: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_33207: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_33208: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State = I
rule_33209: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_33210: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33211: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_33212: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33213: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_33214: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_33215: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_33216: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_33217: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_33218: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_33219: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_33220: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_33221: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_33222: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != S
rule_33223: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_33224: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntS
rule_33225: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_33226: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_33227: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_33228: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_33229: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_33230: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_33231: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_33232: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_33233: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_33234: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33235: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_33236: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_33237: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_33238: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_33239: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_33240: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_33241: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_33242: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_33243: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_33244: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_33245: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_33246: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_33247: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_33248: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_33249: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_33250: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_33251: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_33252: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33253: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_33254: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_33255: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_33256: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd != ReqE
rule_33257: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_33258: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan1[NODE_1].Cmd != ReqE
rule_33259: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Chan1[NODE_2].Cmd != ReqE
rule_33260: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_33261: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_33262: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_33263: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_33264: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_33265: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_33266: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqE
rule_33267: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_33268: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != S
rule_33269: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd = Empty
rule_33270: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_33271: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd = Empty
rule_33272: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_33273: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_33274: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_33275: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_33276: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33277: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_33278: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_33279: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_33280: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_33281: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_33282: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33283: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_33284: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_33285: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_33286: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != E
rule_33287: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_33288: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_33289: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_33290: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_33291: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_33292: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_33293: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_33294: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_33295: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_33296: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_33297: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_33298: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_33299: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_33300: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_33301: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_33302: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != S
rule_33303: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_33304: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_33305: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan1[NODE_2].Cmd != ReqE
rule_33306: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_33307: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_33308: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_33309: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_33310: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_33311: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqS
rule_33312: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_33313: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Chan1[NODE_2].Cmd != ReqS
rule_33314: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_33315: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33316: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_33317: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd = Empty
rule_33318: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_33319: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_33320: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33321: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_33322: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_33323: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_33324: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33325: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33326: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_33327: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_33328: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_33329: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33330: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_33331: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33332: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_33333: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33334: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_33335: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_33336: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_33337: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33338: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_33339: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33340: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_33341: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_33342: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_33343: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_33344: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33345: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_33346: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33347: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_33348: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_33349: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_33350: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_33351: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_33352: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_33353: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_33354: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_33355: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33356: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_33357: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_33358: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33359: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_33360: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33361: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_33362: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33363: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_33364: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_33365: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33366: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State = I
rule_33367: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_33368: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_33369: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_33370: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_33371: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_33372: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33373: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33374: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_33375: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_33376: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33377: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_33378: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_33379: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33380: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33381: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_33382: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_33383: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_33384: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33385: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != S
rule_33386: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33387: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_33388: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_33389: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33390: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_33391: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33392: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_33393: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_33394: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_33395: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_33396: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_33397: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_33398: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_33399: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_33400: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_33401: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_33402: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_33403: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_33404: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33405: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_33406: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_33407: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33408: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_33409: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_33410: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33411: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_33412: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_33413: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_33414: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33415: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_33416: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33417: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_33418: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33419: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_33420: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_33421: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_33422: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_33423: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33424: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_33425: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33426: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_33427: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_33428: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_33429: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_33430: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_33431: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_33432: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_33433: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_33434: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33435: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_33436: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33437: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_33438: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33439: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_33440: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_33441: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_33442: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_33443: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_33444: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_33445: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33446: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_33447: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33448: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_33449: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_33450: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_33451: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_33452: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_33453: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33454: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != S
rule_33455: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_33456: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_33457: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_33458: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_33459: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_33460: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_33461: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_33462: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_33463: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_33464: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33465: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_33466: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_33467: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_33468: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33469: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_33470: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33471: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_33472: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_33473: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_33474: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_33475: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_33476: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_33477: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_33478: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_33479: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_33480: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33481: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_33482: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_33483: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33484: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_33485: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_33486: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_33487: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_33488: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_33489: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_33490: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_33491: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_33492: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33493: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_33494: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != S
rule_33495: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_33496: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_33497: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_33498: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_33499: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_33500: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_33501: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_33502: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33503: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_33504: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_33505: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33506: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33507: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_33508: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_33509: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_33510: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33511: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33512: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_33513: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_33514: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33515: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan1[NODE_1].Cmd != ReqS
rule_33516: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_33517: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_33518: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33519: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33520: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_33521: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33522: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_33523: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_33524: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_33525: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33526: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_33527: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_33528: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_33529: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_33530: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_33531: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33532: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_33533: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_33534: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_33535: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33536: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33537: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_33538: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33539: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33540: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != S
rule_33541: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan1[NODE_1].Cmd != ReqS
rule_33542: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_33543: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_33544: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_33545: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_33546: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33547: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_33548: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_33549: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_33550: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_33551: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_33552: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_33553: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_33554: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_33555: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_33556: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan1[NODE_1].Cmd != ReqE
rule_33557: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_33558: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_33559: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_33560: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_33561: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_33562: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_33563: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_33564: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_33565: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_33566: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_33567: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_33568: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_33569: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_33570: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_33571: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_33572: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33573: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_33574: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_33575: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_33576: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_33577: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_33578: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33579: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_33580: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33581: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_33582: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33583: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_33584: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_33585: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_33586: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33587: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_33588: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33589: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_33590: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_33591: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_33592: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_33593: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_33594: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_33595: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_33596: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_33597: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_33598: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_33599: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_33600: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_33601: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_33602: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_33603: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_33604: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_33605: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33606: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33607: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_33608: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33609: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_33610: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33611: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_33612: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_33613: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_33614: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_33615: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_33616: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33617: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_33618: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33619: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_33620: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_33621: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_33622: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_33623: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_33624: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_33625: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_33626: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33627: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_33628: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_33629: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33630: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_33631: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_33632: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_33633: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_33634: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33635: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != S
rule_33636: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_33637: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33638: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_33639: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_33640: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33641: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_33642: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33643: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_33644: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33645: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_33646: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_33647: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_33648: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_33649: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_33650: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_33651: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33652: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_33653: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_33654: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_33655: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33656: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_33657: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_33658: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33659: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33660: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_33661: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33662: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_33663: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_33664: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_33665: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33666: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33667: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33668: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_33669: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33670: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_33671: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33672: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_33673: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_33674: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33675: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_33676: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33677: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_33678: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_33679: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_33680: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33681: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_33682: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State = I
rule_33683: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_33684: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_33685: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_33686: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_33687: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33688: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_33689: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33690: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_33691: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_33692: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_33693: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_33694: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_33695: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_33696: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_33697: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_33698: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_33699: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_33700: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_33701: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_33702: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_33703: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_33704: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_33705: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33706: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_33707: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_33708: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33709: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_33710: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_33711: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33712: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_33713: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_33714: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != S
rule_33715: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33716: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_33717: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_33718: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan1[NODE_1].Cmd != ReqE
rule_33719: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_33720: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_33721: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_33722: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_33723: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33724: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33725: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_33726: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33727: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_33728: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_33729: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_33730: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33731: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_33732: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_33733: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33734: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_33735: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33736: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_33737: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_33738: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33739: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_33740: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_33741: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33742: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_33743: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_33744: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33745: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_33746: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_33747: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_33748: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33749: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_33750: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_33751: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_33752: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33753: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33754: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_33755: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_33756: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_33757: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_33758: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_33759: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_33760: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_33761: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_33762: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_33763: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33764: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_33765: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan1[NODE_1].Cmd != ReqS
rule_33766: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_33767: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33768: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_33769: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33770: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33771: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_33772: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_33773: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_33774: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_33775: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_33776: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_33777: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33778: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_33779: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_33780: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_33781: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan1[NODE_2].Cmd != ReqS
rule_33782: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_33783: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_33784: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33785: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_33786: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33787: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33788: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_33789: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_33790: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33791: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_33792: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33793: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_33794: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_33795: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_33796: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_33797: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_33798: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_33799: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_33800: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_33801: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33802: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Chan1[NODE_2].Cmd = Empty
rule_33803: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_33804: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33805: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_33806: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33807: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_33808: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33809: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_33810: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33811: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Chan1[NODE_1].Cmd != ReqE
rule_33812: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_33813: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_33814: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_33815: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_33816: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_33817: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33818: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_33819: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_33820: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_33821: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_33822: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33823: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33824: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33825: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_33826: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Chan1[NODE_1].Cmd != ReqS
rule_33827: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_33828: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_33829: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33830: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_33831: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_33832: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_33833: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33834: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33835: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_33836: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_33837: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_33838: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33839: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33840: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_33841: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33842: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_33843: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33844: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33845: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd = Empty
rule_33846: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_33847: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33848: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33849: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != S
rule_33850: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_33851: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_33852: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_33853: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33854: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33855: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Chan1[NODE_1].Cmd = Empty
rule_33856: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33857: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_33858: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33859: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_33860: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan1[NODE_1].Cmd != ReqE
rule_33861: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_33862: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_33863: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_33864: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_33865: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33866: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_33867: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_33868: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33869: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_33870: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_33871: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33872: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_33873: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33874: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33875: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan1[NODE_2].Cmd = Empty
rule_33876: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_33877: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_33878: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_33879: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33880: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_33881: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33882: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33883: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_33884: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33885: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Chan1[NODE_2].Cmd != ReqS
rule_33886: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_33887: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan1[NODE_1].Cmd = Empty
rule_33888: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33889: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_33890: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33891: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
rule_33892: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33893: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan1[NODE_2].Cmd != ReqE
rule_33894: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_33895: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_33896: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_33897: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_33898: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_33899: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_33900: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33901: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_33902: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_33903: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_33904: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33905: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != S
rule_33906: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_33907: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_33908: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33909: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33910: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_33911: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_33912: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_33913: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Chan1[NODE_2].Cmd != ReqE
rule_33914: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_33915: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33916: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33917: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_33918: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_33919: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33920: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_33921: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33922: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33923: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_33924: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_33925: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_33926: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_33927: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33928: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33929: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_33930: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33931: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33932: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_33933: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_33934: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_33935: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_33936: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_33937: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33938: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33939: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33940: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_33941: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_33942: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33943: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_33944: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_33945: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_33946: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_33947: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_33948: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_33949: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_33950: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_33951: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_33952: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_33953: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_33954: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_33955: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_33956: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_33957: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_33958: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_33959: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33960: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_33961: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_33962: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_33963: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_33964: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
