Record=SubProject|ProjectPath=Leds\Leds.PrjEmb
Record=TopLevelDocument|FileName=FPGA_Actel_ProASIC3_3E_Evaluation_Board_1_Rev3.SchDoc
Record=NEXUS_CORE|ComponentDesignator=P1|BaseComponentDesignator=P1|DocumentName=FPGA_Actel_ProASIC3_3E_Evaluation_Board_1_Rev3.SchDoc|LibraryReference=TSK51A_D|SubProjectPath=Leds\Leds.PrjEmb|NEXUS_JTAG_INDEX=0|ComponentUniqueID=LSXEJOLU|Description=TSK51A OCD Microprocessor|ChildCore1=M1|ChildModel1=RAM256x8_TSK51D|Comment=TSK51A_D|Component Kind=Standard|ComponentLink1Description=Core &Resource Usage|ComponentLink1URL=CR0140 FPGA Processor Resource Usage.pdf#page=3|ComponentLink2Description=Embedded &Tools Guide|ComponentLink2URL=GU0107 Using the TSK51x TSK52x Embedded Tools.pdf|ComponentLink3Description=Embedded T&echnical References|ComponentLink3URL=TR0105 TSK51x TSK52x Embedded Tools Reference.pdf|Footprint= |HelpURL=CR0115 TSK51x MCU.pdf#page=3|LastRevisionNo=1.00.00|Library Name=FPGA Processors.IntLib|Library Reference=TSK51A_D|NEXUS_CORE=Processor_OCDS|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Published=17-Nov-2004|Publisher=Altium Limited|Signal Integrity= |Simulation= 
Record=NEXUS_CORE|ComponentDesignator=M1|BaseComponentDesignator=M1|DocumentName=FPGA_Actel_ProASIC3_3E_Evaluation_Board_1_Rev3.SchDoc|LibraryReference=RAMS|SubProjectPath= |NEXUS_JTAG_INDEX=0|ComponentUniqueID=ACUEJSLM|Description=Single Port Random Access Memory|Comment=RAMS|Component Kind=Standard|Footprint= |FunctionalClass=Memory|HelpURL=CR0118 FPGA Generic Library Guide.pdf#page=416|LastRevisionNo=1.00.00|LatestRevisionDate=31-May-2004|LatestRevisionNote=Pin Length Changed to 10.|Library Name=FPGA Generic.IntLib|Library Reference=RAMS|Memory_ClockEdge=Rising|Memory_ContentFile= |Memory_Depth=2048|Memory_Type=RAM_SinglePortBlock|Memory_Width=8|Nexus_Core=Memory_Program|PCB3D= |Published=29-Jan-2004|Publisher=Altium Limited|Signal Integrity= |Simulation= |SubClass=RAM
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=M1|DocumentName=FPGA_Actel_ProASIC3_3E_Evaluation_Board_1_Rev3.SchDoc|LibraryReference=RAMS|SubProjectPath= |Configuration= |Description=Single Port Random Access Memory|SubPartUniqueId1=ACUEJSLM|SubPartDocPath1=FPGA_Actel_ProASIC3_3E_Evaluation_Board_1_Rev3.SchDoc|Comment=RAMS|Component Kind=Standard|Footprint= |FunctionalClass=Memory|HelpURL=CR0118 FPGA Generic Library Guide.pdf#page=416|LastRevisionNo=1.00.00|LatestRevisionDate=31-May-2004|LatestRevisionNote=Pin Length Changed to 10.|Library Name=FPGA Generic.IntLib|Library Reference=RAMS|Memory_ClockEdge=Rising|Memory_ContentFile= |Memory_Depth=2048|Memory_Type=RAM_SinglePortBlock|Memory_Width=8|Nexus_Core=Memory_Program|PCB3D= |Published=29-Jan-2004|Publisher=Altium Limited|Signal Integrity= |Simulation= |SubClass=RAM
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=P1|DocumentName=FPGA_Actel_ProASIC3_3E_Evaluation_Board_1_Rev3.SchDoc|LibraryReference=TSK51A_D|SubProjectPath=Leds\Leds.PrjEmb|Configuration= |Description=TSK51A OCD Microprocessor|SubPartUniqueId1=LSXEJOLU|SubPartDocPath1=FPGA_Actel_ProASIC3_3E_Evaluation_Board_1_Rev3.SchDoc|ChildCore1=M1|ChildModel1=RAM256x8_TSK51D|Comment=TSK51A_D|Component Kind=Standard|ComponentLink1Description=Core &Resource Usage|ComponentLink1URL=CR0140 FPGA Processor Resource Usage.pdf#page=3|ComponentLink2Description=Embedded &Tools Guide|ComponentLink2URL=GU0107 Using the TSK51x TSK52x Embedded Tools.pdf|ComponentLink3Description=Embedded T&echnical References|ComponentLink3URL=TR0105 TSK51x TSK52x Embedded Tools Reference.pdf|Footprint= |HelpURL=CR0115 TSK51x MCU.pdf#page=3|LastRevisionNo=1.00.00|Library Name=FPGA Processors.IntLib|Library Reference=TSK51A_D|NEXUS_CORE=Processor_OCDS|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Published=17-Nov-2004|Publisher=Altium Limited|Signal Integrity= |Simulation= 
Record=Configuration|Name=A3P1000_FPQ208|DeviceName=A3P1000-FPQ208
Record=Configuration|Name=A3PE600_FPQ208|DeviceName=A3PE600-FPQ208
