/* automatically generated, do not edit */

#define P5_DATA_READ	0x00
#define P5_DATA_WRITE	0x01
#define P5_DATA_TLB_MISS	0x02
#define P5_DATA_READ_MISS	0x03
#define P5_DATA_WRITE_MISS	0x04
#define P5_WRITE_HIT_TO_M_OR_E_STATE_LINES	0x05
#define P5_DATA_CACHE_LINES_WRITTEN_BACK	0x06
#define P5_EXTERNAL_SNOOPS	0x07
#define P5_EXTERNAL_DATA_CACHE_SNOOP_HITS	0x08
#define P5_MEMORY_ACCESSES_IN_BOTH_PIPES	0x09
#define P5_BANK_CONFLICTS	0x0A
#define P5_MISALIGNED_DATA_MEMORY_OR_IO_REFERENCES	0x0B
#define P5_CODE_READ	0x0C
#define P5_CODE_TLB_MISS	0x0D
#define P5_CODE_CACHE_MISS	0x0E
#define P5_ANY_SEGMENT_REGISTER_LOADED	0x0F
#define P5_BRANCHES	0x12
#define P5_BTB_HITS	0x13
#define P5_TAKEN_BRANCH_OR_BTB_HIT	0x14
#define P5_PIPELINE_FLUSHES	0x15
#define P5_INSTRUCTIONS_EXECUTED	0x16
#define P5_INSTRUCTIONS_EXECUTED_IN_V_PIPE	0x17
#define P5_BUS_CYCLE_DURATION	0x18
#define P5_WRITE_BUFFER_FULL_STALL_DURATION	0x19
#define P5_WAITING_FOR_DATA_MEMORY_READ_STALL_DURATION	0x1A
#define P5_STALL_ON_WRITE_TO_AN_E_OR_M_STATE_LINE	0x1B
#define P5_LOCKED_BUS_CYCLE	0x1C
#define P5_IO_READ_OR_WRITE_CYCLE	0x1D
#define P5_NONCACHEABLE_MEMORY_READS	0x1E
#define P5_PIPELINE_AGI_STALLS	0x1F
#define P5_FLOPS	0x22
#define P5_BREAKPOINT_MATCH_ON_DR0_REGISTER	0x23
#define P5_BREAKPOINT_MATCH_ON_DR1_REGISTER	0x24
#define P5_BREAKPOINT_MATCH_ON_DR2_REGISTER	0x25
#define P5_BREAKPOINT_MATCH_ON_DR3_REGISTER	0x26
#define P5_HARDWARE_INTERRUPTS	0x27
#define P5_DATA_READ_OR_WRITE	0x28
#define P5_DATA_READ_MISS_OR_WRITE_MISS	0x29

#define P5MMX_BUS_OWNERSHIP_LATENCY	0x2A
#define P5MMX_BUS_OWNERSHIP_TRANSFERS	0x2A
#define P5MMX_MMX_INSTRUCTIONS_EXECUTED_U_PIPE	0x2B
#define P5MMX_MMX_INSTRUCTIONS_EXECUTED_V_PIPE	0x2B
#define P5MMX_CACHE_M_STATE_LINE_SHARING	0x2C
#define P5MMX_CACHE_LINE_SHARING	0x2C
#define P5MMX_EMMS_INSTRUCTIONS_EXECUTED	0x2D
#define P5MMX_TRANSITIONS_BETWEEN_MMX_AND_FP_INSTRUCTIONS	0x2D
#define P5MMX_BUS_UTILIZATION_DUE_TO_PROCESSOR_ACTIVITY	0x2E
#define P5MMX_WRITES_TO_NONCACHEABLE_MEMORY	0x2E
#define P5MMX_SATURATING_MMX_INSTRUCTIONS_EXECUTED	0x2F
#define P5MMX_SATURATIONS_PERFORMED	0x2F
#define P5MMX_NUMBER_OF_CYCLES_NOT_IN_HALT_STATE	0x30
#define P5MMX_DATA_CACHE_TLB_MISS_STALL_DURATION	0x30
#define P5MMX_MMX_INSTRUCTION_DATA_READS	0x31
#define P5MMX_MMX_INSTRUCTION_DATA_READ_MISSES	0x31
#define P5MMX_FLOATING_POINT_STALLS_DURATION	0x32
#define P5MMX_TAKEN_BRANCHES	0x32
#define P5MMX_D1_STARVATION_AND_FIFO_IS_EMPTY	0x33
#define P5MMX_D1_STARVATION_AND_ONLY_ONE_INSTRUCTION_IN_FIFO	0x33
#define P5MMX_MMX_INSTRUCTION_DATA_WRITES	0x34
#define P5MMX_MMX_INSTRUCTION_DATA_WRITE_MISSES	0x34
#define P5MMX_PIPELINE_FLUSHES_DUE_TO_WRONG_BRANCH_PREDICTIONS	0x35
#define P5MMX_PIPELINE_FLUSHES_DUE_TO_WRONG_BRANCH_PREDICTIONS_RESOLVED_IN_WB_STAGE	0x35
#define P5MMX_MISALIGNED_DATA_MEMORY_REFERENCE_ON_MMX_INSTRUCTIONS	0x36
#define P5MMX_PIPELINE_ISTALL_FOR_MMX_INSTRUCTION_DATA_MEMORY_READS	0x36
#define P5MMX_MISPREDICTED_OR_UNPREDICTED_RETURNS	0x37
#define P5MMX_PREDICTED_RETURNS	0x37
#define P5MMX_MMX_MULTIPLY_UNIT_INTERLOCK	0x38
#define P5MMX_MOVD_MOVQ_STORE_STALL_DUE_TO_PREVIOUS_MMX_OPERATION	0x38
#define P5MMX_RETURNS	0x39
#define P5MMX_BTB_FALSE_ENTRIES	0x3A
#define P5MMX_BTB_MISS_PREDICTION_ON_NOT_TAKEN_BRANCH	0x3A
#define P5MMX_FULL_WRITE_BUFFER_STALL_DURATION_WHILE_EXECUTING_MMX_INSTRUCTIONS	0x3B
#define P5MMX_STALL_ON_MMX_INSTRUCTION_WRITE_TO_E_OR_M_STATE_LINE	0x3B

#define P6_DATA_MEM_REFS	0x43
#define P6_DCU_LINES_IN	0x45
#define P6_DCU_M_LINES_IN	0x46
#define P6_DCU_M_LINES_OUT	0x47
#define P6_DCU_MISS_OUTSTANDING	0x48
#define P6_IFU_FETCH	0x80
#define P6_IFU_FETCH_MISS	0x81
#define P6_ITLB_MISS	0x85
#define P6_IFU_MEM_STALL	0x86
#define P6_ILD_STALL	0x87
#define P6_L2_IFETCH	0x28
#define P6_L2_LD	0x29
#define P6_L2_ST	0x2A
#define P6_L2_LINES_IN	0x24
#define P6_L2_LINES_OUT	0x26
#define P6_L2_M_LINES_INM	0x25
#define P6_L2_M_LINES_OUTM	0x27
#define P6_L2_RQSTS	0x2E
#define P6_L2_ADS	0x21
#define P6_L2_DBUS_BUSY	0x22
#define P6_L2_DBUS_BUSY_RD	0x23
#define P6_BUS_DRDY_CLOCKS	0x62
#define P6_BUS_LOCK_CLOCKS	0x63
#define P6_BUS_REQ_OUTSTANDING	0x60
#define P6_BUS_TRAN_BRD	0x65
#define P6_BUS_TRAN_RFO	0x66
#define P6_BUS_TRANS_WB	0x67
#define P6_BUS_TRAN_IFETCH	0x68
#define P6_BUS_TRAN_INVAL	0x69
#define P6_BUS_TRAN_PWR	0x6A
#define P6_BUS_TRANS_P	0x6B
#define P6_BUS_TRANS_IO	0x6C
#define P6_BUS_TRAN_DEF	0x6D
#define P6_BUS_TRAN_BURST	0x6E
#define P6_BUS_TRAN_ANY	0x70
#define P6_BUS_TRAN_MEM	0x6F
#define P6_BUS_DATA_RCV	0x64
#define P6_BUS_BNR_DRV	0x61
#define P6_BUS_HIT_DRV	0x7A
#define P6_BUS_HITM_DRV	0x7B
#define P6_BUS_SNOOP_STALL	0x7E
#define P6_FLOPS	0xC1
#define P6_FP_COMP_OPS_EXE	0x10
#define P6_FP_ASSIST	0x11
#define P6_MUL	0x12
#define P6_DIV	0x13
#define P6_CYCLES_DIV_BUSY	0x14
#define P6_LD_BLOCKS	0x03
#define P6_SB_DRAINS	0x04
#define P6_MISALIGN_MEM_REF	0x05
#define P6_INST_RETIRED	0xC0
#define P6_UOPS_RETIRED	0xC2
#define P6_INST_DECODER	0xD0
#define P6_HW_INT_RX	0xC8
#define P6_CYCLES_INT_MASKED	0xC6
#define P6_CYCLES_INT_PENDING_AND_MASKED	0xC7
#define P6_BR_INST_RETIRED	0xC4
#define P6_BR_MISS_PRED_RETIRED	0xC5
#define P6_BR_TAKEN_RETIRED	0xC9
#define P6_BR_MISS_PRED_TAKEN_RET	0xCA
#define P6_BR_INST_DECODED	0xE0
#define P6_BTB_MISSES	0xE2
#define P6_BR_BOGUS	0xE4
#define P6_BACLEARS	0xE6
#define P6_RESOURCE_STALLS	0xA2
#define P6_PARTIAL_RAT_STALLS	0xD2
#define P6_SEGMENT_REG_LOADS	0x06
#define P6_CPU_CLK_UNHALTED	0x79

#define PII_MMX_INSTR_EXEC	0xB0
#define PII_MMX_SAT_INSTR_EXEC	0xB1
#define PII_MMX_UOPS_EXEC	0xB2
#define PII_MMX_INSTR_TYPE_EXEC	0xB3
#define PII_FP_MMX_TRANS	0xCC
#define PII_MMX_ASSIST	0xCD
#define PII_MMX_INSTR_RET	0xCE
#define PII_SEG_RENAME_STALLS	0xD4
#define PII_SEG_REG_RENAMES	0xD5
#define PII_RET_SEG_RENAMES	0xD6

#define PIII_EMON_KNI_PREF_DISPATCHED	0x07
#define PIII_EMON_KNI_PREF_MISS	0x4B
#define PIII_EMON_KNI_INST_RETIRED	0xD8
#define PIII_EMON_KNI_COMP_INST_RET	0xD9

#define MII_MMX_INSTRUCTIONS_EXECUTED_IN_X_PIPE	0x2B
#define MII_MMX_INSTRUCTIONS_EXECUTED_IN_Y_PIPE	0x2B
#define MII_EMMS_INSTRUCTIONS_EXECUTED	0x2D
#define MII_TRANSITIONS_BETWEEN_MMX_AND_FP_INSTRUCTIONS	0x2D
#define MII_SATURATING_MMX_INSTRUCTIONS_EXECUTED	0x2F
#define MII_SATURATIONS_PERFORMED	0x2F
#define MII_MMX_INSTRUCTION_DATA_READS	0x31
#define MII_TAKEN_BRANCHES	0x32
#define MII_RETURNS_PREDICTED_INCORRECTLY	0x37
#define MII_RETURNS_PREDICTED	0x37
#define MII_MMX_MULTIPLY_UNIT_INTERLOCK	0x38
#define MII_MOVD_MOVQ_STORE_STALL_DUE_TO_PREVIOUS_OPERATION	0x38
#define MII_RETURNS	0x39
#define MII_RSB_OVERFLOWS	0x39
#define MII_BTB_FALSE_ENTRIES	0x3A
#define MII_BTB_MISS_PREDICTION_ON_NOT_TAKEN_BRANCH	0x3A
#define MII_FULL_WRITE_BUFFER_STALL_DURATION_WHILE_EXECUTING_MMX_INSTRUCTIONS	0x3B
#define MII_STALL_ON_MMX_INSTRUCTION_WRITE_TO_E_OR_M_STATE_LINE	0x3B
#define MII_L2_TLB_MISSES	0x40
#define MII_L1_TLB_DATA_MISS	0x41
#define MII_L1_TLB_CODE_MISS	0x42
#define MII_L1_TLB_MISS	0x43
#define MII_TLB_FLUSHES	0x44
#define MII_TLB_PAGE_INVALIDATES	0x45
#define MII_TLB_PAGE_INVALIDATES_THAT_HIT	0x46
#define MII_INSTRUCTIONS_DECODED	0x48

#define WCC6_INTERNAL_CLOCKS	0x00
#define WCC6_VALID_CYCLES_REACHING_WRITEBACKS	0x01
#define WCC6_X86_INSTRUCTIONS	0x02
#define WCC6_DATA_READ_CACHE_MISSES	0x47
#define WCC6_DATA_WRITE_CACHE_MISSES	0x4A
#define WCC6_INSTRUCTION_FETCH_CACHE_MISSES	0x63

#define WC2_DATA_READ	0x00
#define WC2_DATA_WRITE	0x01
#define WC2_DATA_TLB_MISS	0x02
#define WC2_DATA_READ_CACHE_MISS	0x03
#define WC2_DATA_WRITE_CACHE_MISS	0x04
#define WC2_DATA_CACHE_WRITEBACKS	0x06
#define WC2_DATA_CACHE_SNOOP_HITS	0x08
#define WC2_MISALIGNED_DATA_MEMORY_NOT_IO	0x0B
#define WC2_CODE_READ	0x0C
#define WC2_CODE_TLB_MISS	0x0D
#define WC2_INSTRUCTION_FETCH_CACHE_MISS	0x0E
#define WC2_BHT_MISS	0x13
#define WC2_BHT_CANDIDATE	0x14
#define WC2_INSTRUCTIONS_EXECUTED	0x16
#define WC2_INSTRUCTIONS_IN_PIPE_2	0x17
#define WC2_BUS_UTILIZATION	0x18
#define WC2_IO_READ_OR_WRITE_CYCLE	0x1D
#define WC2_DATA_READ_OR_DATA_WRITE	0x28
#define WC2_MMX_INSTRUCTIONS_U_PIPE	0x2B
#define WC2_MMX_INSTRUCTIONS_V_PIPE	0x2B
#define WC2_RETURNS_PREDICTED_INCORRECTLY	0x37
#define WC2_RETURNS_PREDICTED_CORRECTLY	0x37
#define WC2_INTERNAL_CLOCKS	0x3F

#define K7_SEGMENT_REGISTER_LOADS	0x20
#define K7_STORES_TO_ACTIVE_INSTRUCTION_STREAM	0x21
#define K7_DATA_CACHE_ACCESSES	0x40
#define K7_DATA_CACHE_MISSES	0x41
#define K7_DATA_CACHE_REFILLS	0x42
#define K7_DATA_CACHE_REFILLS_FROM_SYSTEM	0x43
#define K7_DATA_CACHE_WRITEBACKS	0x44
#define K7_L1_DTLB_MISSES_AND_L2_DTLB_HITS	0x45
#define K7_L1_AND_L2_DTBL_MISSES	0x46
#define K7_MISALIGNED_DATA_REFERENCES	0x47
#define K7_DRAM_SYSTEM_REQUESTS	0x64
#define K7_SYSTEM_REQUESTS_WITH_THE_SELECTED_TYPE	0x65
#define K7_SNOOP_HITS	0x73
#define K7_SINGLE_BIT_ECC_ERRORS_DETECTED_OR_CORRECTED	0x74
#define K7_INTERNAL_CACHE_LINE_INVALIDATES	0x75
#define K7_CYCLES_PROCESSOR_IS_RUNNING	0x76
#define K7_L2_REQUESTS	0x79
#define K7_CYCLES_THAT_AT_LEAST_ONE_FILL_REQUEST_WAITED_TO_USE_THE_L2	0x7A
#define K7_INSTRUCTION_CACHE_FETCHES	0x80
#define K7_INSTRUCTION_CACHE_MISSES	0x81
#define K7_INSTRUCTION_CACHE_REFILLS_FROM_L2	0x82
#define K7_INSTRUCTION_CACHE_REFILLS_FROM_SYSTEM	0x83
#define K7_L1_ITLB_MISSES	0x84
#define K7_L2_ITLB_MISSES	0x85
#define K7_SNOOP_RESYNCS	0x86
#define K7_INSTRUCTION_FETCH_STALL_CYCLES	0x87
#define K7_RETURN_STACK_HITS	0x88
#define K7_RETURN_STACK_OVERFLOW	0x89
#define K7_RETIRED_INSTRUCTIONS	0xC0
#define K7_RETIRED_OPS	0xC1
#define K7_RETIRED_BRANCHES	0xC2
#define K7_RETIRED_BRANCHES_MISPREDICTED	0xC3
#define K7_RETIRED_TAKEN_BRANCHES	0xC4
#define K7_RETIRED_TAKEN_BRANCHES_MISPREDICTED	0xC5
#define K7_RETIRED_FAR_CONTROL_TRANSFERS	0xC6
#define K7_RETIRED_NEAR_RETURNS	0xC8
#define K7_RETIRED_NEAR_RETURNS_MISPREDICTED	0xC9
#define K7_RETIRED_INDIRECT_BRANCHES_WITH_TARGET_MISPREDICTED	0xCA
#define K7_INTERRUPTS_MASKED_CYCLES	0xCD
#define K7_INTERRUPTS_MASKED_WHILE_PENDING_CYCLES	0xCE
#define K7_NUMBER_OF_TAKEN_HARDWARE_INTERRUPTS	0xCF
#define K7_INSTRUCTION_DECODER_EMPTY	0xD0
#define K7_DISPATCH_STALLS	0xD1
#define K7_BRANCH_ABORTS_TO_RETIRE	0xD2
#define K7_SERIALIZE	0xD3
#define K7_SEGMENT_LOAD_STALL	0xD4
#define K7_ICU_FULL	0xD5
#define K7_RESERVATION_STATIONS_FULL	0xD6
#define K7_FPU_FULL	0xD7
#define K7_LS_FULL	0xD8
#define K7_ALL_QUIET_STALL	0xD9
#define K7_FAR_TRANSFER_OR_RESYNC_BRANCH_PENDING	0xDA
#define K7_BREAKPOINT_MATCHES_FOR_DR0	0xDC
#define K7_BREAKPOINT_MATCHES_FOR_DR1	0xDD
#define K7_BREAKPOINT_MATCHES_FOR_DR2	0xDE
#define K7_BREAKPOINT_MATCHES_FOR_DR3	0xDF
