<?xml version="1.0" encoding="UTF-8" standalone="yes"?>


<module description="DSP_ICFG" id="DSP_ICFG">
  
  
  <register acronym="EVTFLAG0_3" description="Event flags" id="EVTFLAG0_3" offset="0x0" width="32">
    
  <bitfield begin="31" description="" end="0" id="EF" rwaccess="R" width="32"/>
  </register>
  
  
  <register acronym="EVTFLAG0_2" description="Event flags" id="EVTFLAG0_2" offset="0x0" width="32">
    
  <bitfield begin="31" description="" end="0" id="EF" rwaccess="R" width="32"/>
  </register>
  
  
  <register acronym="EVTFLAG0_1" description="Event flags" id="EVTFLAG0_1" offset="0x0" width="32">
    
  <bitfield begin="31" description="" end="0" id="EF" rwaccess="R" width="32"/>
  </register>
  
  
  <register acronym="EVTFLAG0_0" description="Event flags" id="EVTFLAG0_0" offset="0x0" width="32">
    
  <bitfield begin="31" description="" end="0" id="EF" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="EVTFLAG1_0" description="Event flags" id="EVTFLAG1_0" offset="0x4" width="32">
    
  <bitfield begin="31" description="" end="0" id="EF" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="EVTFLAG1_1" description="Event flags" id="EVTFLAG1_1" offset="0x8" width="32">
    
  <bitfield begin="31" description="" end="0" id="EF" rwaccess="R" width="32"/>
  </register>
  
  
  <register acronym="EVTFLAG2_0" description="Event flags" id="EVTFLAG2_0" offset="0x8" width="32">
    
  <bitfield begin="31" description="" end="0" id="EF" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="EVTFLAG1_2" description="Event flags" id="EVTFLAG1_2" offset="0xC" width="32">
    
  <bitfield begin="31" description="" end="0" id="EF" rwaccess="R" width="32"/>
  </register>
  
  
  <register acronym="EVTFLAG2_1" description="Event flags" id="EVTFLAG2_1" offset="0xC" width="32">
    
  <bitfield begin="31" description="" end="0" id="EF" rwaccess="R" width="32"/>
  </register>
  
  
  <register acronym="EVTFLAG3_0" description="Event flags" id="EVTFLAG3_0" offset="0xC" width="32">
    
  <bitfield begin="31" description="" end="0" id="EF" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="EVTFLAG1_3" description="Event flags" id="EVTFLAG1_3" offset="0x10" width="32">
    
  <bitfield begin="31" description="" end="0" id="EF" rwaccess="R" width="32"/>
  </register>
  
  
  <register acronym="EVTFLAG2_2" description="Event flags" id="EVTFLAG2_2" offset="0x10" width="32">
    
  <bitfield begin="31" description="" end="0" id="EF" rwaccess="R" width="32"/>
  </register>
  
  
  <register acronym="EVTFLAG3_1" description="Event flags" id="EVTFLAG3_1" offset="0x10" width="32">
    
  <bitfield begin="31" description="" end="0" id="EF" rwaccess="R" width="32"/>
  </register>
  
  
  <register acronym="EVTFLAG2_3" description="Event flags" id="EVTFLAG2_3" offset="0x14" width="32">
    
  <bitfield begin="31" description="" end="0" id="EF" rwaccess="R" width="32"/>
  </register>
  
  
  <register acronym="EVTFLAG3_2" description="Event flags" id="EVTFLAG3_2" offset="0x14" width="32">
    
  <bitfield begin="31" description="" end="0" id="EF" rwaccess="R" width="32"/>
  </register>
  
  
  <register acronym="EVTFLAG3_3" description="Event flags" id="EVTFLAG3_3" offset="0x18" width="32">
    
  <bitfield begin="31" description="" end="0" id="EF" rwaccess="R" width="32"/>
  </register>
  
  
  <register acronym="EVTSET0_0" description="Event set command register" id="EVTSET0_0" offset="0x20" width="32">
    
  <bitfield begin="31" description="Event set command" end="0" id="ES" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="EVTSET0_1" description="Event set command register" id="EVTSET0_1" offset="0x24" width="32">
    
  <bitfield begin="31" description="Event set command" end="0" id="ES" rwaccess="W" width="32"/>
  </register>
  
  
  <register acronym="EVTSET1_0" description="Event set command register" id="EVTSET1_0" offset="0x24" width="32">
    
  <bitfield begin="31" description="Event set command" end="0" id="ES" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="EVTSET0_2" description="Event set command register" id="EVTSET0_2" offset="0x28" width="32">
    
  <bitfield begin="31" description="Event set command" end="0" id="ES" rwaccess="W" width="32"/>
  </register>
  
  
  <register acronym="EVTSET1_1" description="Event set command register" id="EVTSET1_1" offset="0x28" width="32">
    
  <bitfield begin="31" description="Event set command" end="0" id="ES" rwaccess="W" width="32"/>
  </register>
  
  
  <register acronym="EVTSET2_0" description="Event set command register" id="EVTSET2_0" offset="0x28" width="32">
    
  <bitfield begin="31" description="Event set command" end="0" id="ES" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="EVTSET0_3" description="Event set command register" id="EVTSET0_3" offset="0x2C" width="32">
    
  <bitfield begin="31" description="Event set command" end="0" id="ES" rwaccess="W" width="32"/>
  </register>
  
  
  <register acronym="EVTSET1_2" description="Event set command register" id="EVTSET1_2" offset="0x2C" width="32">
    
  <bitfield begin="31" description="Event set command" end="0" id="ES" rwaccess="W" width="32"/>
  </register>
  
  
  <register acronym="EVTSET2_1" description="Event set command register" id="EVTSET2_1" offset="0x2C" width="32">
    
  <bitfield begin="31" description="Event set command" end="0" id="ES" rwaccess="W" width="32"/>
  </register>
  
  
  <register acronym="EVTSET3_0" description="Event set command register" id="EVTSET3_0" offset="0x2C" width="32">
    
  <bitfield begin="31" description="Event set command" end="0" id="ES" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="EVTSET1_3" description="Event set command register" id="EVTSET1_3" offset="0x30" width="32">
    
  <bitfield begin="31" description="Event set command" end="0" id="ES" rwaccess="W" width="32"/>
  </register>
  
  
  <register acronym="EVTSET2_2" description="Event set command register" id="EVTSET2_2" offset="0x30" width="32">
    
  <bitfield begin="31" description="Event set command" end="0" id="ES" rwaccess="W" width="32"/>
  </register>
  
  
  <register acronym="EVTSET3_1" description="Event set command register" id="EVTSET3_1" offset="0x30" width="32">
    
  <bitfield begin="31" description="Event set command" end="0" id="ES" rwaccess="W" width="32"/>
  </register>
  
  
  <register acronym="EVTSET2_3" description="Event set command register" id="EVTSET2_3" offset="0x34" width="32">
    
  <bitfield begin="31" description="Event set command" end="0" id="ES" rwaccess="W" width="32"/>
  </register>
  
  
  <register acronym="EVTSET3_2" description="Event set command register" id="EVTSET3_2" offset="0x34" width="32">
    
  <bitfield begin="31" description="Event set command" end="0" id="ES" rwaccess="W" width="32"/>
  </register>
  
  
  <register acronym="EVTSET3_3" description="Event set command register" id="EVTSET3_3" offset="0x38" width="32">
    
  <bitfield begin="31" description="Event set command" end="0" id="ES" rwaccess="W" width="32"/>
  </register>
  
  
  <register acronym="EVTCLR0_0" description="Event clear command register" id="EVTCLR0_0" offset="0x40" width="32">
    
  <bitfield begin="31" description="Event clear command" end="0" id="EC" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="EVTCLR0_1" description="Event clear command register" id="EVTCLR0_1" offset="0x44" width="32">
    
  <bitfield begin="31" description="Event clear command" end="0" id="EC" rwaccess="W" width="32"/>
  </register>
  
  
  <register acronym="EVTCLR1_0" description="Event clear command register" id="EVTCLR1_0" offset="0x44" width="32">
    
  <bitfield begin="31" description="Event clear command" end="0" id="EC" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="EVTCLR0_2" description="Event clear command register" id="EVTCLR0_2" offset="0x48" width="32">
    
  <bitfield begin="31" description="Event clear command" end="0" id="EC" rwaccess="W" width="32"/>
  </register>
  
  
  <register acronym="EVTCLR1_1" description="Event clear command register" id="EVTCLR1_1" offset="0x48" width="32">
    
  <bitfield begin="31" description="Event clear command" end="0" id="EC" rwaccess="W" width="32"/>
  </register>
  
  
  <register acronym="EVTCLR2_0" description="Event clear command register" id="EVTCLR2_0" offset="0x48" width="32">
    
  <bitfield begin="31" description="Event clear command" end="0" id="EC" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="EVTCLR0_3" description="Event clear command register" id="EVTCLR0_3" offset="0x4C" width="32">
    
  <bitfield begin="31" description="Event clear command" end="0" id="EC" rwaccess="W" width="32"/>
  </register>
  
  
  <register acronym="EVTCLR1_2" description="Event clear command register" id="EVTCLR1_2" offset="0x4C" width="32">
    
  <bitfield begin="31" description="Event clear command" end="0" id="EC" rwaccess="W" width="32"/>
  </register>
  
  
  <register acronym="EVTCLR2_1" description="Event clear command register" id="EVTCLR2_1" offset="0x4C" width="32">
    
  <bitfield begin="31" description="Event clear command" end="0" id="EC" rwaccess="W" width="32"/>
  </register>
  
  
  <register acronym="EVTCLR3_0" description="Event clear command register" id="EVTCLR3_0" offset="0x4C" width="32">
    
  <bitfield begin="31" description="Event clear command" end="0" id="EC" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="EVTCLR1_3" description="Event clear command register" id="EVTCLR1_3" offset="0x50" width="32">
    
  <bitfield begin="31" description="Event clear command" end="0" id="EC" rwaccess="W" width="32"/>
  </register>
  
  
  <register acronym="EVTCLR2_2" description="Event clear command register" id="EVTCLR2_2" offset="0x50" width="32">
    
  <bitfield begin="31" description="Event clear command" end="0" id="EC" rwaccess="W" width="32"/>
  </register>
  
  
  <register acronym="EVTCLR3_1" description="Event clear command register" id="EVTCLR3_1" offset="0x50" width="32">
    
  <bitfield begin="31" description="Event clear command" end="0" id="EC" rwaccess="W" width="32"/>
  </register>
  
  
  <register acronym="EVTCLR2_3" description="Event clear command register" id="EVTCLR2_3" offset="0x54" width="32">
    
  <bitfield begin="31" description="Event clear command" end="0" id="EC" rwaccess="W" width="32"/>
  </register>
  
  
  <register acronym="EVTCLR3_2" description="Event clear command register" id="EVTCLR3_2" offset="0x54" width="32">
    
  <bitfield begin="31" description="Event clear command" end="0" id="EC" rwaccess="W" width="32"/>
  </register>
  
  
  <register acronym="EVTCLR3_3" description="Event clear command register" id="EVTCLR3_3" offset="0x58" width="32">
    
  <bitfield begin="31" description="Event clear command" end="0" id="EC" rwaccess="W" width="32"/>
  </register>
  
  
  <register acronym="EVTMASK0_0" description="Event mask register" id="EVTMASK0_0" offset="0x80" width="32">
    
  <bitfield begin="31" description="Event mask" end="0" id="EM" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="EVTMASK0_1" description="Event mask register" id="EVTMASK0_1" offset="0x84" width="32">
    
  <bitfield begin="31" description="Event mask" end="0" id="EM" rwaccess="RW" width="32"/>
  </register>
  
  
  <register acronym="EVTMASK1_0" description="Event mask register" id="EVTMASK1_0" offset="0x84" width="32">
    
  <bitfield begin="31" description="Event mask" end="0" id="EM" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="EVTMASK0_2" description="Event mask register" id="EVTMASK0_2" offset="0x88" width="32">
    
  <bitfield begin="31" description="Event mask" end="0" id="EM" rwaccess="RW" width="32"/>
  </register>
  
  
  <register acronym="EVTMASK1_1" description="Event mask register" id="EVTMASK1_1" offset="0x88" width="32">
    
  <bitfield begin="31" description="Event mask" end="0" id="EM" rwaccess="RW" width="32"/>
  </register>
  
  
  <register acronym="EVTMASK2_0" description="Event mask register" id="EVTMASK2_0" offset="0x88" width="32">
    
  <bitfield begin="31" description="Event mask" end="0" id="EM" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="EVTMASK0_3" description="Event mask register" id="EVTMASK0_3" offset="0x8C" width="32">
    
  <bitfield begin="31" description="Event mask" end="0" id="EM" rwaccess="RW" width="32"/>
  </register>
  
  
  <register acronym="EVTMASK1_2" description="Event mask register" id="EVTMASK1_2" offset="0x8C" width="32">
    
  <bitfield begin="31" description="Event mask" end="0" id="EM" rwaccess="RW" width="32"/>
  </register>
  
  
  <register acronym="EVTMASK2_1" description="Event mask register" id="EVTMASK2_1" offset="0x8C" width="32">
    
  <bitfield begin="31" description="Event mask" end="0" id="EM" rwaccess="RW" width="32"/>
  </register>
  
  
  <register acronym="EVTMASK3_0" description="Event mask register" id="EVTMASK3_0" offset="0x8C" width="32">
    
  <bitfield begin="31" description="Event mask" end="0" id="EM" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="EVTMASK1_3" description="Event mask register" id="EVTMASK1_3" offset="0x90" width="32">
    
  <bitfield begin="31" description="Event mask" end="0" id="EM" rwaccess="RW" width="32"/>
  </register>
  
  
  <register acronym="EVTMASK2_2" description="Event mask register" id="EVTMASK2_2" offset="0x90" width="32">
    
  <bitfield begin="31" description="Event mask" end="0" id="EM" rwaccess="RW" width="32"/>
  </register>
  
  
  <register acronym="EVTMASK3_1" description="Event mask register" id="EVTMASK3_1" offset="0x90" width="32">
    
  <bitfield begin="31" description="Event mask" end="0" id="EM" rwaccess="RW" width="32"/>
  </register>
  
  
  <register acronym="EVTMASK2_3" description="Event mask register" id="EVTMASK2_3" offset="0x94" width="32">
    
  <bitfield begin="31" description="Event mask" end="0" id="EM" rwaccess="RW" width="32"/>
  </register>
  
  
  <register acronym="EVTMASK3_2" description="Event mask register" id="EVTMASK3_2" offset="0x94" width="32">
    
  <bitfield begin="31" description="Event mask" end="0" id="EM" rwaccess="RW" width="32"/>
  </register>
  
  
  <register acronym="EVTMASK3_3" description="Event mask register" id="EVTMASK3_3" offset="0x98" width="32">
    
  <bitfield begin="31" description="Event mask" end="0" id="EM" rwaccess="RW" width="32"/>
  </register>
  
  
  <register acronym="MEVTFLAG0_0" description="Masked event flags" id="MEVTFLAG0_0" offset="0xA0" width="32">
    
  <bitfield begin="31" description="Masked event flags" end="0" id="MEVTFLAG" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="MEVTFLAG0_1" description="Masked event flags" id="MEVTFLAG0_1" offset="0xA4" width="32">
    
  <bitfield begin="31" description="Masked event flags" end="0" id="MEVTFLAG" rwaccess="R" width="32"/>
  </register>
  
  
  <register acronym="MEVTFLAG1_0" description="Masked event flags" id="MEVTFLAG1_0" offset="0xA4" width="32">
    
  <bitfield begin="31" description="Masked event flags" end="0" id="MEVTFLAG" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="MEVTFLAG0_2" description="Masked event flags" id="MEVTFLAG0_2" offset="0xA8" width="32">
    
  <bitfield begin="31" description="Masked event flags" end="0" id="MEVTFLAG" rwaccess="R" width="32"/>
  </register>
  
  
  <register acronym="MEVTFLAG1_1" description="Masked event flags" id="MEVTFLAG1_1" offset="0xA8" width="32">
    
  <bitfield begin="31" description="Masked event flags" end="0" id="MEVTFLAG" rwaccess="R" width="32"/>
  </register>
  
  
  <register acronym="MEVTFLAG2_0" description="Masked event flags" id="MEVTFLAG2_0" offset="0xA8" width="32">
    
  <bitfield begin="31" description="Masked event flags" end="0" id="MEVTFLAG" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="MEVTFLAG0_3" description="Masked event flags" id="MEVTFLAG0_3" offset="0xAC" width="32">
    
  <bitfield begin="31" description="Masked event flags" end="0" id="MEVTFLAG" rwaccess="R" width="32"/>
  </register>
  
  
  <register acronym="MEVTFLAG1_2" description="Masked event flags" id="MEVTFLAG1_2" offset="0xAC" width="32">
    
  <bitfield begin="31" description="Masked event flags" end="0" id="MEVTFLAG" rwaccess="R" width="32"/>
  </register>
  
  
  <register acronym="MEVTFLAG2_1" description="Masked event flags" id="MEVTFLAG2_1" offset="0xAC" width="32">
    
  <bitfield begin="31" description="Masked event flags" end="0" id="MEVTFLAG" rwaccess="R" width="32"/>
  </register>
  
  
  <register acronym="MEVTFLAG3_0" description="Masked event flags" id="MEVTFLAG3_0" offset="0xAC" width="32">
    
  <bitfield begin="31" description="Masked event flags" end="0" id="MEVTFLAG" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="MEVTFLAG1_3" description="Masked event flags" id="MEVTFLAG1_3" offset="0xB0" width="32">
    
  <bitfield begin="31" description="Masked event flags" end="0" id="MEVTFLAG" rwaccess="R" width="32"/>
  </register>
  
  
  <register acronym="MEVTFLAG2_2" description="Masked event flags" id="MEVTFLAG2_2" offset="0xB0" width="32">
    
  <bitfield begin="31" description="Masked event flags" end="0" id="MEVTFLAG" rwaccess="R" width="32"/>
  </register>
  
  
  <register acronym="MEVTFLAG3_1" description="Masked event flags" id="MEVTFLAG3_1" offset="0xB0" width="32">
    
  <bitfield begin="31" description="Masked event flags" end="0" id="MEVTFLAG" rwaccess="R" width="32"/>
  </register>
  
  
  <register acronym="MEVTFLAG2_3" description="Masked event flags" id="MEVTFLAG2_3" offset="0xB4" width="32">
    
  <bitfield begin="31" description="Masked event flags" end="0" id="MEVTFLAG" rwaccess="R" width="32"/>
  </register>
  
  
  <register acronym="MEVTFLAG3_2" description="Masked event flags" id="MEVTFLAG3_2" offset="0xB4" width="32">
    
  <bitfield begin="31" description="Masked event flags" end="0" id="MEVTFLAG" rwaccess="R" width="32"/>
  </register>
  
  
  <register acronym="MEVTFLAG3_3" description="Masked event flags" id="MEVTFLAG3_3" offset="0xB8" width="32">
    
  <bitfield begin="31" description="Masked event flags" end="0" id="MEVTFLAG" rwaccess="R" width="32"/>
  </register>
  
  
  <register acronym="EXPMASK0_0" description="Exception mask register" id="EXPMASK0_0" offset="0xC0" width="32">
    
  <bitfield begin="31" description="Exception mask" end="0" id="XM" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="EXPMASK0_1" description="Exception mask register" id="EXPMASK0_1" offset="0xC4" width="32">
    
  <bitfield begin="31" description="Exception mask" end="0" id="XM" rwaccess="RW" width="32"/>
  </register>
  
  
  <register acronym="EXPMASK1_0" description="Exception mask register" id="EXPMASK1_0" offset="0xC4" width="32">
    
  <bitfield begin="31" description="Exception mask" end="0" id="XM" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="EXPMASK0_2" description="Exception mask register" id="EXPMASK0_2" offset="0xC8" width="32">
    
  <bitfield begin="31" description="Exception mask" end="0" id="XM" rwaccess="RW" width="32"/>
  </register>
  
  
  <register acronym="EXPMASK1_1" description="Exception mask register" id="EXPMASK1_1" offset="0xC8" width="32">
    
  <bitfield begin="31" description="Exception mask" end="0" id="XM" rwaccess="RW" width="32"/>
  </register>
  
  
  <register acronym="EXPMASK2_0" description="Exception mask register" id="EXPMASK2_0" offset="0xC8" width="32">
    
  <bitfield begin="31" description="Exception mask" end="0" id="XM" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="EXPMASK0_3" description="Exception mask register" id="EXPMASK0_3" offset="0xCC" width="32">
    
  <bitfield begin="31" description="Exception mask" end="0" id="XM" rwaccess="RW" width="32"/>
  </register>
  
  
  <register acronym="EXPMASK1_2" description="Exception mask register" id="EXPMASK1_2" offset="0xCC" width="32">
    
  <bitfield begin="31" description="Exception mask" end="0" id="XM" rwaccess="RW" width="32"/>
  </register>
  
  
  <register acronym="EXPMASK2_1" description="Exception mask register" id="EXPMASK2_1" offset="0xCC" width="32">
    
  <bitfield begin="31" description="Exception mask" end="0" id="XM" rwaccess="RW" width="32"/>
  </register>
  
  
  <register acronym="EXPMASK3_0" description="Exception mask register" id="EXPMASK3_0" offset="0xCC" width="32">
    
  <bitfield begin="31" description="Exception mask" end="0" id="XM" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="EXPMASK1_3" description="Exception mask register" id="EXPMASK1_3" offset="0xD0" width="32">
    
  <bitfield begin="31" description="Exception mask" end="0" id="XM" rwaccess="RW" width="32"/>
  </register>
  
  
  <register acronym="EXPMASK2_2" description="Exception mask register" id="EXPMASK2_2" offset="0xD0" width="32">
    
  <bitfield begin="31" description="Exception mask" end="0" id="XM" rwaccess="RW" width="32"/>
  </register>
  
  
  <register acronym="EXPMASK3_1" description="Exception mask register" id="EXPMASK3_1" offset="0xD0" width="32">
    
  <bitfield begin="31" description="Exception mask" end="0" id="XM" rwaccess="RW" width="32"/>
  </register>
  
  
  <register acronym="EXPMASK2_3" description="Exception mask register" id="EXPMASK2_3" offset="0xD4" width="32">
    
  <bitfield begin="31" description="Exception mask" end="0" id="XM" rwaccess="RW" width="32"/>
  </register>
  
  
  <register acronym="EXPMASK3_2" description="Exception mask register" id="EXPMASK3_2" offset="0xD4" width="32">
    
  <bitfield begin="31" description="Exception mask" end="0" id="XM" rwaccess="RW" width="32"/>
  </register>
  
  
  <register acronym="EXPMASK3_3" description="Exception mask register" id="EXPMASK3_3" offset="0xD8" width="32">
    
  <bitfield begin="31" description="Exception mask" end="0" id="XM" rwaccess="RW" width="32"/>
  </register>
  
  
  <register acronym="MEXPFLAG0_0" description="Masked exception flags" id="MEXPFLAG0_0" offset="0xE0" width="32">
    
  <bitfield begin="31" description="Masked exception flags" end="0" id="MEXPFLAG" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="MEXPFLAG0_1" description="Masked exception flags" id="MEXPFLAG0_1" offset="0xE4" width="32">
    
  <bitfield begin="31" description="Masked exception flags" end="0" id="MEXPFLAG" rwaccess="R" width="32"/>
  </register>
  
  
  <register acronym="MEXPFLAG1_0" description="Masked exception flags" id="MEXPFLAG1_0" offset="0xE4" width="32">
    
  <bitfield begin="31" description="Masked exception flags" end="0" id="MEXPFLAG" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="MEXPFLAG0_2" description="Masked exception flags" id="MEXPFLAG0_2" offset="0xE8" width="32">
    
  <bitfield begin="31" description="Masked exception flags" end="0" id="MEXPFLAG" rwaccess="R" width="32"/>
  </register>
  
  
  <register acronym="MEXPFLAG1_1" description="Masked exception flags" id="MEXPFLAG1_1" offset="0xE8" width="32">
    
  <bitfield begin="31" description="Masked exception flags" end="0" id="MEXPFLAG" rwaccess="R" width="32"/>
  </register>
  
  
  <register acronym="MEXPFLAG2_0" description="Masked exception flags" id="MEXPFLAG2_0" offset="0xE8" width="32">
    
  <bitfield begin="31" description="Masked exception flags" end="0" id="MEXPFLAG" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="MEXPFLAG0_3" description="Masked exception flags" id="MEXPFLAG0_3" offset="0xEC" width="32">
    
  <bitfield begin="31" description="Masked exception flags" end="0" id="MEXPFLAG" rwaccess="R" width="32"/>
  </register>
  
  
  <register acronym="MEXPFLAG1_2" description="Masked exception flags" id="MEXPFLAG1_2" offset="0xEC" width="32">
    
  <bitfield begin="31" description="Masked exception flags" end="0" id="MEXPFLAG" rwaccess="R" width="32"/>
  </register>
  
  
  <register acronym="MEXPFLAG2_1" description="Masked exception flags" id="MEXPFLAG2_1" offset="0xEC" width="32">
    
  <bitfield begin="31" description="Masked exception flags" end="0" id="MEXPFLAG" rwaccess="R" width="32"/>
  </register>
  
  
  <register acronym="MEXPFLAG3_0" description="Masked exception flags" id="MEXPFLAG3_0" offset="0xEC" width="32">
    
  <bitfield begin="31" description="Masked exception flags" end="0" id="MEXPFLAG" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="MEXPFLAG1_3" description="Masked exception flags" id="MEXPFLAG1_3" offset="0xF0" width="32">
    
  <bitfield begin="31" description="Masked exception flags" end="0" id="MEXPFLAG" rwaccess="R" width="32"/>
  </register>
  
  
  <register acronym="MEXPFLAG2_2" description="Masked exception flags" id="MEXPFLAG2_2" offset="0xF0" width="32">
    
  <bitfield begin="31" description="Masked exception flags" end="0" id="MEXPFLAG" rwaccess="R" width="32"/>
  </register>
  
  
  <register acronym="MEXPFLAG3_1" description="Masked exception flags" id="MEXPFLAG3_1" offset="0xF0" width="32">
    
  <bitfield begin="31" description="Masked exception flags" end="0" id="MEXPFLAG" rwaccess="R" width="32"/>
  </register>
  
  
  <register acronym="MEXPFLAG2_3" description="Masked exception flags" id="MEXPFLAG2_3" offset="0xF4" width="32">
    
  <bitfield begin="31" description="Masked exception flags" end="0" id="MEXPFLAG" rwaccess="R" width="32"/>
  </register>
  
  
  <register acronym="MEXPFLAG3_2" description="Masked exception flags" id="MEXPFLAG3_2" offset="0xF4" width="32">
    
  <bitfield begin="31" description="Masked exception flags" end="0" id="MEXPFLAG" rwaccess="R" width="32"/>
  </register>
  
  
  <register acronym="MEXPFLAG3_3" description="Masked exception flags" id="MEXPFLAG3_3" offset="0xF8" width="32">
    
  <bitfield begin="31" description="Masked exception flags" end="0" id="MEXPFLAG" rwaccess="R" width="32"/>
  </register>
  
  
  <register acronym="INTMUX1" description="Interrupt Mux Register" id="INTMUX1" offset="0x104" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="31" id="_RESV3" rwaccess="" width="1"></bitfield>
    
  <bitfield begin="30" description="Interrupt selector 7" end="24" id="INTSEL7" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="23" description="Always read as 0. Writes have no affect." end="23" id="_RESV2" rwaccess="" width="1"></bitfield>
    
  <bitfield begin="22" description="Interrupt selector 6" end="16" id="INTSEL6" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="15" description="Always read as 0. Writes have no affect." end="15" id="_RESV1" rwaccess="" width="1"></bitfield>
    
  <bitfield begin="14" description="Interrupt selector 5" end="8" id="INTSEL5" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="7" description="Always read as 0. Writes have no affect." end="7" id="_RESV0" rwaccess="" width="1"></bitfield>
    
  <bitfield begin="6" description="Interrupt selector 4" end="0" id="INTSEL4" rwaccess="RW" width="7"></bitfield>
  </register>
  
  
  <register acronym="INTMUX2" description="Interrupt Mux Register" id="INTMUX2" offset="0x108" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="31" id="_RESV3" rwaccess="" width="1"></bitfield>
    
  <bitfield begin="30" description="Interrupt selector 11" end="24" id="INTSEL11" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="23" description="Always read as 0. Writes have no affect." end="23" id="_RESV2" rwaccess="" width="1"></bitfield>
    
  <bitfield begin="22" description="Interrupt selector 10" end="16" id="INTSEL10" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="15" description="Always read as 0. Writes have no affect." end="15" id="_RESV1" rwaccess="" width="1"></bitfield>
    
  <bitfield begin="14" description="Interrupt selector 9" end="8" id="INTSEL9" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="7" description="Always read as 0. Writes have no affect." end="7" id="_RESV0" rwaccess="" width="1"></bitfield>
    
  <bitfield begin="6" description="Interrupt selector 8" end="0" id="INTSEL8" rwaccess="RW" width="7"></bitfield>
  </register>
  
  
  <register acronym="INTMUX3" description="Interrupt Mux Register" id="INTMUX3" offset="0x10C" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="31" id="_RESV3" rwaccess="" width="1"></bitfield>
    
  <bitfield begin="30" description="Interrupt selector 15" end="24" id="INTSEL15" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="23" description="Always read as 0. Writes have no affect." end="23" id="_RESV2" rwaccess="" width="1"></bitfield>
    
  <bitfield begin="22" description="Interrupt selector 14" end="16" id="INTSEL14" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="15" description="Always read as 0. Writes have no affect." end="15" id="_RESV1" rwaccess="" width="1"></bitfield>
    
  <bitfield begin="14" description="Interrupt selector 13" end="8" id="INTSEL13" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="7" description="Always read as 0. Writes have no affect." end="7" id="_RESV0" rwaccess="" width="1"></bitfield>
    
  <bitfield begin="6" description="Interrupt selector 12" end="0" id="INTSEL12" rwaccess="RW" width="7"></bitfield>
  </register>
  
  
  <register acronym="AEGMUX0" description="AEG Event Mux Register" id="AEGMUX0" offset="0x140" width="32">
    
  <bitfield begin="30" description="AEG event selector 3" end="24" id="AEGSEL3" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="22" description="AEG event selector 2" end="16" id="AEGSEL2" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="14" description="AEG event selector 1" end="8" id="AEGSEL1" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="6" description="AEG event selector 0" end="0" id="AEGSEL0" rwaccess="RW" width="7"></bitfield>
  </register>
  
  
  <register acronym="AEGMUX1" description="AEG Event Mux Register" id="AEGMUX1" offset="0x144" width="32">
    
  <bitfield begin="30" description="AEG event selector 7" end="24" id="AEGSEL7" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="22" description="AEG event selector 6" end="16" id="AEGSEL6" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="14" description="AEG event selector 5" end="8" id="AEGSEL5" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="6" description="AEG event selector 4" end="0" id="AEGSEL4" rwaccess="RW" width="7"></bitfield>
  </register>
  
  
  <register acronym="INTXSTAT" description="Interrupt Exception Status Register" id="INTXSTAT" offset="0x180" width="32">
    
  <bitfield begin="31" description="System event number" end="24" id="SYSINT" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="CPU interrupt number" end="16" id="CPUINT" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Always read as 0. Writes have no affect." end="1" id="_RESV3" rwaccess="" width="15"></bitfield>
    
  <bitfield begin="0" description="Dropped event flag" end="0" id="DROP" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="INTXCLR" description="Interrupt Exception Clear Register" id="INTXCLR" offset="0x184" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="1" id="_RESV3" rwaccess="" width="31"></bitfield>
    
  <bitfield begin="0" description="Clear interrupt exception status" end="0" id="CLEAR" rwaccess="W" width="1"></bitfield>
  </register>
  
  
  <register acronym="INTDMASK" description="Dropped Interrupt Mask Register" id="INTDMASK" offset="0x188" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="16" id="_RESV1" rwaccess="" width="16"></bitfield>
    
  <bitfield begin="15" description="Interrupt drop mask" end="4" id="IDM" rwaccess="RW" width="12"></bitfield>
    
  <bitfield begin="3" description="Always read as 0. Writes have no affect." end="0" id="_RESV0" rwaccess="" width="4"></bitfield>
  </register>
  
  
  <register acronym="EVTASRT" description="Event Assert Register" id="EVTASRT" offset="0x1C0" width="32">
    
  <bitfield begin="31" description="Maximal Reset Request Assert" end="31" id="MRA" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="30" description="System Reset Request Assert" end="30" id="SRA" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="29" description="Chip Reset Request Assert" end="29" id="CRA" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="28" description="Local Reset Request Assert" end="28" id="LRA" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="27" description="Always read as 0. Writes have no affect." end="8" id="_RESV0" rwaccess="" width="20"></bitfield>
    
  <bitfield begin="7" description="Event Assert" end="0" id="EA" rwaccess="W" width="8"></bitfield>
  </register>
  
  
  <register acronym="PDCCMD" id="PDCCMD" offset="0x10000" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="17" id="RESV_1" rwaccess="" width="15"></bitfield>
    
  <bitfield begin="16" description="Enable power-down during IDLE" end="16" id="GEMPD" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Always read as 0. Writes have no affect." end="14" id="RESV_2" rwaccess="" width="2"></bitfield>
    
  <bitfield begin="13" description="EMC SRAM Sleep Mode" end="12" id="EMCLOG" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="11" description="Always read as 0. Writes have no affect." end="10" id="RESV_3" rwaccess="" width="2"></bitfield>
    
  <bitfield begin="9" description="UMC SRAM Sleep Mode" end="8" id="UMCLOG" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="7" description="DMC Logic Clock Gating" end="6" id="DMCMEM" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="5" description="DMC SRAM Sleep Mode" end="4" id="DMCLOG" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="3" description="PMC Logic Clock Gating" end="2" id="PMCMEM" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="1" description="PMC SRAM Sleep Mode" end="0" id="PMCLOG" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="MM_REVID" id="MM_REVID" offset="0x12000" width="32">
    
  <bitfield begin="31" description="" end="0" id="MM_REVID" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="IDMA0_STAT" description="IDMA Channel 0 Status" id="IDMA0_STAT" offset="0x20000" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="2" id="_RESV1" rwaccess="" width="30"></bitfield>
    
  <bitfield begin="1" description="Command pending" end="1" id="PEND" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="Command active" end="0" id="ACTV" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="IDMA0_MASK" description="IDMA Channel 0 Register Mask" id="IDMA0_MASK" offset="0x20004" width="32">
    
  <bitfield begin="31" description="Register mask" end="0" id="MASK" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="IDMA0_SOURCE" description="IDMA Channel 0 Source Address" id="IDMA0_SOURCE" offset="0x20008" width="32">
    
  <bitfield begin="31" description="Source address" end="5" id="SOURCEADDR" rwaccess="RW" width="27"></bitfield>
    
  <bitfield begin="4" description="Always read as 0. Writes have no affect." end="0" id="_RESV1" rwaccess="" width="5"></bitfield>
  </register>
  
  
  <register acronym="IDMA0_DEST" description="IDMA Channel 0 Destination Address" id="IDMA0_DEST" offset="0x2000C" width="32">
    
  <bitfield begin="31" description="Destination address" end="5" id="DESTADDR" rwaccess="RW" width="27"></bitfield>
    
  <bitfield begin="4" description="Always read as 0. Writes have no affect." end="0" id="_RESV1" rwaccess="" width="5"></bitfield>
  </register>
  
  
  <register acronym="IDMA0_COUNT" description="IDMA Channel 0 Count" id="IDMA0_COUNT" offset="0x20010" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="29" id="_RESV1" rwaccess="" width="3"></bitfield>
    
  <bitfield begin="28" description="Interrupt enable" end="28" id="INT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description="Always read as 0. Writes have no affect." end="4" id="_RESV2" rwaccess="" width="24"></bitfield>
    
  <bitfield begin="3" description="Transfer frame count" end="0" id="COUNT" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="IDMA1_STAT" id="IDMA1_STAT" offset="0x20100" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="2" id="_RESV1" rwaccess="" width="30"></bitfield>
    
  <bitfield begin="1" description="Command pending" end="1" id="PEND" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="Command active" end="0" id="ACTV" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="IDMA1_SOURCE" id="IDMA1_SOURCE" offset="0x20108" width="32">
    
  <bitfield begin="31" description="Source address" end="2" id="SOURCEADDR" rwaccess="RW" width="30"></bitfield>
    
  <bitfield begin="1" description="Always read as 0. Writes have no affect." end="0" id="_RESV1" rwaccess="" width="2"></bitfield>
  </register>
  
  
  <register acronym="IDMA1_DEST" id="IDMA1_DEST" offset="0x2010C" width="32">
    
  <bitfield begin="31" description="Destination address" end="2" id="DESTADDR" rwaccess="RW" width="30"></bitfield>
    
  <bitfield begin="1" description="Always read as 0. Writes have no affect." end="0" id="_RESV1" rwaccess="" width="2"></bitfield>
  </register>
  
  
  <register acronym="IDMA1_COUNT" id="IDMA1_COUNT" offset="0x20110" width="32">
    
  <bitfield begin="31" description="Priority" end="29" id="PRI" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="28" description="Interrupt enable" end="28" id="INT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description="Always read as 0. Writes have no affect." end="17" id="_RESV1" rwaccess="" width="11"></bitfield>
    
  <bitfield begin="16" description="Fill/Copy Mode Select" end="16" id="FILL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Transfer word count" end="2" id="COUNT" rwaccess="RW" width="14"></bitfield>
    
  <bitfield begin="1" description="Always read as 0. Writes have no affect." end="0" id="_RESV2" rwaccess="" width="2"></bitfield>
  </register>
  
  
  <register acronym="CPUARBE" id="CPUARBE" offset="0x20200" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="19" id="RESV_1" rwaccess="" width="13"></bitfield>
    
  <bitfield begin="18" description="Priority" end="16" id="PRI" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="15" description="Always read as 0. Writes have no affect." end="6" id="RESV_2" rwaccess="" width="10"></bitfield>
    
  <bitfield begin="5" description="Max wait count" end="0" id="MAXWAIT" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="IDMAARBE" id="IDMAARBE" offset="0x20204" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="6" id="RESV_1" rwaccess="" width="26"></bitfield>
    
  <bitfield begin="5" description="Max wait count" end="0" id="MAXWAIT" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="SDMAARBE" id="SDMAARBE" offset="0x20208" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="6" id="RESV_1" rwaccess="" width="26"></bitfield>
    
  <bitfield begin="5" description="Max wait count" end="0" id="MAXWAIT" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="ECFGARBE" id="ECFGARBE" offset="0x20210" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="19" id="RESV_2" rwaccess="" width="13"></bitfield>
    
  <bitfield begin="18" description="Priority" end="16" id="PRI" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="15" description="Always read as 0. Writes have no affect." end="0" id="RESV_1" rwaccess="" width="16"></bitfield>
  </register>
  
  
  <register acronym="ICFGMPFAR" id="ICFGMPFAR" offset="0x20300" width="32">
    
  <bitfield begin="31" description="" end="0" id="ADDR" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ICFGMPFSR" id="ICFGMPFSR" offset="0x20304" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="16" id="RESV_1" rwaccess="" width="16"></bitfield>
    
  <bitfield begin="15" description="PrivID of faulting requestor" end="8" id="FID" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Security Error" end="7" id="SECE" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="Always read as 0. Writes have no affect." end="6" id="RESV_2" rwaccess="" width="1"></bitfield>
    
  <bitfield begin="5" description="Fault due to Supervisor Read" end="5" id="SR" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description="Fault due to Supervisor Write" end="4" id="SW" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description="Fault due to Supervisor Execute" end="3" id="SX" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="Fault due to User Read" end="2" id="UR" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="Fault due to User Write" end="1" id="UW" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="Fault due to User Execute" end="0" id="UX" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="ICFGMPFCR" id="ICFGMPFCR" offset="0x20308" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="1" id="RESV_1" rwaccess="" width="31"></bitfield>
    
  <bitfield begin="0" description="" end="0" id="MPFCLR" rwaccess="W" width="1"></bitfield>
  </register>
  
  
  <register acronym="ECFGERR" id="ECFGERR" offset="0x20408" width="32">
    
  <bitfield begin="31" description="Error" end="29" id="ERR" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="28" description="Always read as 0. Writes have no affect." end="12" id="RESV_2" rwaccess="" width="17"></bitfield>
    
  <bitfield begin="11" description="XID" end="8" id="XID" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="7" description="Always read as 0. Writes have no affect." end="3" id="RESV_1" rwaccess="" width="5"></bitfield>
    
  <bitfield begin="2" description="Status" end="0" id="STAT" rwaccess="R" width="3"></bitfield>
  </register>
  
  
  <register acronym="ECFGERRCLR" id="ECFGERRCLR" offset="0x2040C" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="1" id="RESV_1" rwaccess="" width="31"></bitfield>
    
  <bitfield begin="0" description="Error clear" end="0" id="CLR" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="PAMAP0" description="PAMAP register" id="PAMAP0" offset="0x20500" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="3" id="_RESV1" rwaccess="" width="29"></bitfield>
    
  <bitfield begin="2" description="AID" end="0" id="AID" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="PAMAP1" description="PAMAP register" id="PAMAP1" offset="0x20504" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="3" id="_RESV1" rwaccess="" width="29"></bitfield>
    
  <bitfield begin="2" description="AID" end="0" id="AID" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="PAMAP2" description="PAMAP register" id="PAMAP2" offset="0x20508" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="3" id="_RESV1" rwaccess="" width="29"></bitfield>
    
  <bitfield begin="2" description="AID" end="0" id="AID" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="PAMAP3" description="PAMAP register" id="PAMAP3" offset="0x2050C" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="3" id="_RESV1" rwaccess="" width="29"></bitfield>
    
  <bitfield begin="2" description="AID" end="0" id="AID" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="PAMAP4" description="PAMAP register" id="PAMAP4" offset="0x20510" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="3" id="_RESV1" rwaccess="" width="29"></bitfield>
    
  <bitfield begin="2" description="AID" end="0" id="AID" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="PAMAP5" description="PAMAP register" id="PAMAP5" offset="0x20514" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="3" id="_RESV1" rwaccess="" width="29"></bitfield>
    
  <bitfield begin="2" description="AID" end="0" id="AID" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="PAMAP6" description="PAMAP register" id="PAMAP6" offset="0x20518" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="3" id="_RESV1" rwaccess="" width="29"></bitfield>
    
  <bitfield begin="2" description="AID" end="0" id="AID" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="PAMAP7" description="PAMAP register" id="PAMAP7" offset="0x2051C" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="3" id="_RESV1" rwaccess="" width="29"></bitfield>
    
  <bitfield begin="2" description="AID" end="0" id="AID" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="PAMAP8" description="PAMAP register" id="PAMAP8" offset="0x20520" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="3" id="_RESV1" rwaccess="" width="29"></bitfield>
    
  <bitfield begin="2" description="AID" end="0" id="AID" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="PAMAP9" description="PAMAP register" id="PAMAP9" offset="0x20524" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="3" id="_RESV1" rwaccess="" width="29"></bitfield>
    
  <bitfield begin="2" description="AID" end="0" id="AID" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="PAMAP10" description="PAMAP register" id="PAMAP10" offset="0x20528" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="3" id="_RESV1" rwaccess="" width="29"></bitfield>
    
  <bitfield begin="2" description="AID" end="0" id="AID" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="PAMAP11" description="PAMAP register" id="PAMAP11" offset="0x2052C" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="3" id="_RESV1" rwaccess="" width="29"></bitfield>
    
  <bitfield begin="2" description="AID" end="0" id="AID" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="PAMAP12" description="PAMAP register" id="PAMAP12" offset="0x20530" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="3" id="_RESV1" rwaccess="" width="29"></bitfield>
    
  <bitfield begin="2" description="AID" end="0" id="AID" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="PAMAP13" description="PAMAP register" id="PAMAP13" offset="0x20534" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="3" id="_RESV1" rwaccess="" width="29"></bitfield>
    
  <bitfield begin="2" description="AID" end="0" id="AID" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="PAMAP14" description="PAMAP register" id="PAMAP14" offset="0x20538" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="3" id="_RESV1" rwaccess="" width="29"></bitfield>
    
  <bitfield begin="2" description="AID" end="0" id="AID" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="PAMAP15" description="PAMAP register" id="PAMAP15" offset="0x2053C" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="3" id="_RESV1" rwaccess="" width="29"></bitfield>
    
  <bitfield begin="2" description="AID" end="0" id="AID" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="EDCINTMASK" description="This read write registers contains the masks for the exceptions generated by each of the EDC error detection units added in this change. Also contained in this register are the bit fields indicating which module has issued an exception. Reads of this register do not affect the mask bits but do clear the exception bits." id="EDCINTMASK" offset="0x31100" width="32">
    
  <bitfield begin="31" description="Reserved" end="7" id="Reserved" rwaccess="" width="25"></bitfield>
    
  <bitfield begin="6" description="L1PTAG Exception Enable: 1 enables the propagation of the exceptions generated from the error detector. Write 0 to disable exceptions." end="6" id="L1PTAG" rwaccess="" width="1"></bitfield>
    
  <bitfield begin="5" description="L2LRU Exception Enable: 1 enables the propagation of the exceptions generated from the error detector. Write 0 to disable exceptions." end="5" id="L2LRU" rwaccess="" width="1"></bitfield>
    
  <bitfield begin="4" description="L2SNOP Exception Enable: 1 enables the propagation of the exceptions generated from the error detector. Write 0 to disable exceptions." end="4" id="L2SNOP" rwaccess="" width="1"></bitfield>
    
  <bitfield begin="3" description="L2TAG Exception Enable: 1 enables the propagation of the exceptions generated from the error detector. Write 0 to disable exceptions." end="3" id="L2TAG" rwaccess="" width="1"></bitfield>
    
  <bitfield begin="2" description="L2DMPPA Exception Enable: 1 enables the propagation of the exceptions generated from the error detector. Write 0 to disable exceptions." end="2" id="L2MPPA" rwaccess="" width="1"></bitfield>
    
  <bitfield begin="1" description="L1DTAG Exception Enable: 1 enables the propagation of the exceptions generated from the error detector. Write 0 to disable exceptions." end="1" id="L1DTAG" rwaccess="" width="1"></bitfield>
    
  <bitfield begin="0" description="L1DDATA Exception Enable: 1 enables the propagation of the exceptions generated from the error detector. Write 0 to disable exceptions." end="0" id="L1DDATA" rwaccess="" width="1"></bitfield>
  </register>
  
  
  <register acronym="EDCINTFLG" description="This register loads the interrupt flags upon issue by the EDC detection module. These flags are loaded independently of any other flags. Upon a read operation all flags are cleared." id="EDCINTFLG" offset="0x31104" width="32">
    
  <bitfield begin="31" description="Reserved" end="7" id="Reserved" rwaccess="" width="25"></bitfield>
    
  <bitfield begin="6" description="L1P TAG Exception: 1 indicates that an exception has been issued from this error detector. Read of register clears bit." end="6" id="L1PTAG" rwaccess="" width="1"></bitfield>
    
  <bitfield begin="5" description="L2 LRU Exception: 1 indicates that an exception has been issued from this error detector. Read of register clears bit." end="5" id="L2LRU" rwaccess="" width="1"></bitfield>
    
  <bitfield begin="4" description="L2 MPPA Exception: 1 indicates that an exception has been issued from this error detector. Read of register clears bit." end="4" id="L2MPPA" rwaccess="" width="1"></bitfield>
    
  <bitfield begin="3" description="L2 SNOP Exception: 1 indicates that an exception has been issued from this error detector. Read of register clears bit." end="3" id="L2SNOP" rwaccess="" width="1"></bitfield>
    
  <bitfield begin="2" description="L2TAG Exception: 1 indicates that an exception has been issued from this error detector. Read of register clears bit." end="2" id="L2TAG" rwaccess="" width="1"></bitfield>
    
  <bitfield begin="1" description="L1DTAG Exception: 1 indicates that an exception has been issued from this error detector. Read of register clears bit." end="1" id="L1DTAG" rwaccess="" width="1"></bitfield>
    
  <bitfield begin="0" description="L1DDATA Exception: 1 indicates that an exception has been issued from this error detector. Read of register clears bit." end="0" id="L1DDATA" rwaccess="" width="1"></bitfield>
  </register>
  
  
  <register acronym="L1DEDCMD" description="This write only register provides control for enabling and disabling the ECC logic ofr the DMC. This register controls the parameters which are accumulated for the Data and Tag RAMs in the DMC. Enabling the ECC allows the counting of recoverable and non-recoverable errors as well as registering the requestor and the address and cache states for any ECC errors which are reported." id="L1DEDCMD" offset="0x31108" width="32">
    
  <bitfield begin="31" description="Reserved" end="26" id="Reserved_4" rwaccess="" width="6"></bitfield>
    
  <bitfield begin="25" description="Correctable Error Clear: Writing 1 clears the correctable error count in the DMCEDPECNT register This is a one-shot register, and is cleared immediately." end="25" id="CCLRTAG" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description="Non-Correctable Error Clear: Writeing 1 clears the noncorrectable error count in the DMCEDPECNT register. This is a one-shot register and is cleared immediately." end="24" id="CCLRDATA" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description="Reserved" end="18" id="Reserved_3" rwaccess="" width="6"></bitfield>
    
  <bitfield begin="17" description="Correctable Error Clear: Writing 1 clears the correctable error count in the DMCEDPECNT register This is a one-shot register, and is cleared immediately." end="17" id="NCCLTAG" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Non-Correctable Error Clear: Writeing 1 clears the noncorrectable error count in the DMCEDPECNT register. This is a one-shot register and is cleared immediately." end="16" id="NCCLRDATA" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Reserved" end="9" id="Reserved_2" rwaccess="" width="7"></bitfield>
    
  <bitfield begin="8" description="Suspend TAG: Write 1 to prevent hamming codes from being written into memory but allows data to be written." end="8" id="SUSPDATA" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Reserved" end="2" id="Reserved" rwaccess="" width="6"></bitfield>
    
  <bitfield begin="1" description="Enable Data: Initialized to the active state (1), to disable EDC on Data write 0 " end="1" id="ENTAG" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Enable TAG: Initialized to the active state (1), to disable EDC on TAG write 0. " end="0" id="ENDATA" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L1DDCSTAT" description="This read only regsister contains the current error data for Correctable ECC errors. The register provides information on whether the error was correctable or non-correctable, the requestor, and what position the error was located. . The error information is written upon the occurrence of the first ECC error encountered. CERR1 is set, and the values are retained. If any additional ECC errors occur, this is indicated by setting CERR2." id="L1DDCSTAT" offset="0x3110C" width="32">
    
  <bitfield begin="31" description="Correctable Error 1: Indicates that one correctable error has occurred and that they BANK, BYTE and BITPOS values are valid. Cleared upon writing a 1 to L1DEDCMD.CCLRDATA" end="31" id="CERR1" rwaccess="" width="1"></bitfield>
    
  <bitfield begin="30" description="Correctable Error 2: Indicates that a subsequent correctable error has occurred ,BANK, BYTE and BITPOS values are valid but apply to the error reported in CERR1. Cleared upon writing a 1 to L1DEDCMD.CCLRDATA" end="30" id="CERR2" rwaccess="" width="1"></bitfield>
    
  <bitfield begin="29" description="Reserved" end="10" id="Reserved" rwaccess="" width="20"></bitfield>
    
  <bitfield begin="9" description="BANK Number: This value indicates the bank number of the error indicated when CERR1 is 1. This value is the lowest numbered bank if multiple banks error simultaneously. This value is set upon the first error occurring and is cleared by writing a 1 to L1DEDCMD.CCLRDATA." end="7" id="BANK" rwaccess="" width="3"></bitfield>
    
  <bitfield begin="6" description="Byte Number: This value indicates the byte number ot the error indicated when CERR1 is 1. This value is the lowest numbered byte if multiple bytes error simultaneously in the same bank.This value is set upon the first error occurring and is cleared by writing a 1 to L1DEDCMD.CCLRDATA." end="5" id="BYTE" rwaccess="" width="2"></bitfield>
    
  <bitfield begin="4" description="Bit Position: This value indicates the bit position of the error indicated when CERR1 is 1. This value is the specific single error bits from the byte indicated by BYTE and the bank indicated by BANK. This value is set upon the first error occurring and is cleared by writing a 1 to L1DEDCMD.CCLRDATA." end="2" id="BITPOS" rwaccess="" width="3"></bitfield>
    
  <bitfield begin="1" description="Suspend: EDC logic is in suspend mode, this value is representative of the state of the last write to L1DEDCMD.SUSPDATA." end="1" id="SUSP" rwaccess="" width="1"></bitfield>
    
  <bitfield begin="0" description="EDC Enable: Indicates EDC logic is enabled, this value is representative of the state of the last write to L1DEDCMD.ENDATA." end="0" id="EN" rwaccess="" width="1"></bitfield>
  </register>
  
  
  <register acronym="L1DDNCSTAT" description="This read only register contains the current error data for Correctable ECC errors. The register provides information on whether the error was correctable or non-correctable, the requestor, and what position the error was located. This register is similar to Error! Not a valid bookmark self-reference. with the exception of the bit position register fields, with two bit errors it is not possible to provide the locations. . The error information is written upon the occurrence of the first ECC error encountered. CERR1 is set, and the values are retained. If any additional ECC errors occur, this is indicated by setting CERR2. Note: Non-correctable errors do not mean two bits in the 256 bit data word, but two bits+ of error in a single byte. The EDC is capable of correcting up to 8 bits in a single word if there are only single bit errors in each byte." id="L1DDNCSTAT" offset="0x31110" width="32">
    
  <bitfield begin="31" description="Non-Correctable Error 1: Indicates that one correctable error has occurred and that they BANK, BYTE and BITPOS values are valid. Cleared upon writing a 1 to L1DEDCMD.NCCLRDATA" end="31" id="NCERR1" rwaccess="" width="1"></bitfield>
    
  <bitfield begin="30" description="Non-Correctable Error 2: Indicates that a subsequent correctable error has occurred ,BANK, BYTE and BITPOS values are valid but apply to the error reported in CERR1. Cleared upon writing a 1 to L1DEDCMD.NCCLRDATA" end="30" id="NCERR2" rwaccess="" width="1"></bitfield>
    
  <bitfield begin="29" description="Reserved" end="10" id="Reserved" rwaccess="" width="20"></bitfield>
    
  <bitfield begin="9" description="BANK Number: This value indicates the bank number of the error indicated when NCERR1 is 1. This value is the lowest numbered bank if multiple banks error simultaneously. This value is set upon the first error occurring and is cleared by writing a 1 to L1DEDCMD.NCCLRDATA." end="7" id="BANK" rwaccess="" width="3"></bitfield>
    
  <bitfield begin="6" description="Byte Number: This value indicates the byte number ot the error indicated when NCERR1 is 1. This value is the lowest numbered byte if multiple bytes error simultaneously in the same bank.This value is set upon the first error occurring and is cleared by writing a 1 to L1DEDCMD.NCCLRDATA." end="5" id="BYTE" rwaccess="" width="2"></bitfield>
    
  <bitfield begin="4" description="Reserved" end="2" id="Reserved_2" rwaccess="" width="3"></bitfield>
    
  <bitfield begin="1" description="Suspend: EDC logic is in suspend mode, this value is representative of the state of the last write to L1DEDCMD.SUSPDATA" end="1" id="SUSP" rwaccess="" width="1"></bitfield>
    
  <bitfield begin="0" description="EDC Enable: Indicates EDC logic is enabled, this value is representative of the state of the last write to L1DEDCMD.ENDATA." end="0" id="EN" rwaccess="" width="1"></bitfield>
  </register>
  
  
  <register acronym="L1DTCSTAT" description="This read only regsister contains the current error data for Correctable ECC errors. The register provides information on whether the error was correctable or non-correctable, the requestor, and what position the error was located. The error information is written upon the occurrence of the first ECC error encountered. CERR1 is set, and the values are retained. If any additional ECC errors occur, this is indicated by setting CERR2." id="L1DTCSTAT" offset="0x31114" width="32">
    
  <bitfield begin="31" description="Correctable Error 1: Indicates that one correctable error has occurred and that they BANK and BITPOS values are valid. Cleared upon writing a 1 to L1DEDCMD.CCLRDTAG" end="31" id="CERR1" rwaccess="" width="1"></bitfield>
    
  <bitfield begin="30" description="Correctable Error 2: Indicates that a subsequent correctable error has occurred ,BANK and BITPOS values are valid but apply to the error reported in CERR1. Cleared upon writing a 1 to L1DEDCMD.CCLRTAG" end="30" id="CERR2" rwaccess="" width="1"></bitfield>
    
  <bitfield begin="29" description="Reserved" end="9" id="Reserved" rwaccess="" width="21"></bitfield>
    
  <bitfield begin="8" description="Bank: Value indicates which bank the correctable error occurred in." end="8" id="BANK" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="7" description="Channel: Access to the banks of the L1D TAG memory are split into channels: 1 = [53:43],[31:16] 2 = [42:32],[15:0] Bit Position is an index in the respective channels, this will yield the error bit position." end="7" id="CHANNEL" rwaccess="" width="1"></bitfield>
    
  <bitfield begin="6" description="Bit Position: This value indicates the bit position of the error indicated when CERR1 is 1. This value is the specific single error bits from the byte indicated by BYTE and the bank indicated by BANK. This value is set upon the first error occurring Cleared upon writing a 1 to L1DEDCMD.CCLRTAG" end="2" id="BITPOS" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="1" description="Suspend: EDC logic is in suspend mode, this value is representative of the state of the last write to L1DEDCMD.SUSPDATA" end="1" id="SUSP" rwaccess="" width="1"></bitfield>
    
  <bitfield begin="0" description="EDC Enable: Indicates EDC logic is enabled, this value is representative of the state of the last write to L1DEDCMD.ENDATA." end="0" id="EN" rwaccess="" width="1"></bitfield>
  </register>
  
  
  <register acronym="L1DTNCSTAT" description="L1D Error Detect TAG Non-Correctable Status Register" id="L1DTNCSTAT" offset="0x31118" width="32">
    
  <bitfield begin="31" description="Non-Correctable Error 1: Indicates that one correctable error has occurred and that they BANK, BYTE and BITPOS values are valid. Cleared upon writing a 1 to L1DEDCMD.NCCLRTAG" end="31" id="NCERR1" rwaccess="" width="1"></bitfield>
    
  <bitfield begin="30" description="Non-Correctable Error 2: Indicates that a subsequent correctable error has occurred ,BANK, BYTE and BITPOS values are valid but apply to the error reported in CERR1. Cleared upon writing a 1 to L1DEDCMD.NCCLRTAG" end="30" id="NCERR2" rwaccess="" width="1"></bitfield>
    
  <bitfield begin="29" description="Reserved" end="8" id="Reserved_2" rwaccess="" width="22"></bitfield>
    
  <bitfield begin="7" description="BANK Number: This value indicates the bank number of the error indicated when NCERR1 is 1. This value is the lowest numbered bank if multiple banks error simultaneously. This value is set upon the first error occurring and is cleared by writing a 1 to L1DEDCMD.NCCLRDATA." end="7" id="BANK" rwaccess="" width="1"></bitfield>
    
  <bitfield begin="6" description="Reserved" end="2" id="Reserved" rwaccess="" width="5"></bitfield>
    
  <bitfield begin="1" description="Suspend: EDC logic is in suspend mode, this value is representative of the state of the last write to L1DEDCMD.SUSPDATA" end="1" id="SUSP" rwaccess="" width="1"></bitfield>
    
  <bitfield begin="0" description="EDC Enable: Indicates EDC logic is enabled, this value is representative of the state of the last write to L1DEDCMD.ENDATA." end="0" id="EN" rwaccess="" width="1"></bitfield>
  </register>
  
  
  <register acronym="L1DDEDADDR" description="The L1D Correctable Error Detection Address Register pair contain the additional information on correctable errors reported in the STATUS registers. The addresses for both correctable and noncorrectable errors are held in this register. The value contained in the addresss field is the lower 16 bits of the word boundary of the memory access. If the access is to 0x00F00020, the address field will read 0x0020, if the access is to 0x00F07FE0, the address field will read 0x7FE0." id="L1DDEDADDR" offset="0x3111C" width="32">
    
  <bitfield begin="31" description="Reserved" end="27" id="Reserved_2" rwaccess="" width="5"></bitfield>
    
  <bitfield begin="26" description="Non-Correctable Address: The value in this field is qualified by L1DEDDNCSTATE.NCERR1, when that field is written to a 1, the address of the noncorrectable error is written to this register field. . Cleared upon writing a 1 to L1DEDCMD.NCCLRDATA" end="16" id="NCADDR" rwaccess="" width="11"></bitfield>
    
  <bitfield begin="15" description="Reserved" end="11" id="Reserved" rwaccess="" width="5"></bitfield>
    
  <bitfield begin="10" description="Correctable Address: The value in this field is qualified by L1DEDDNCSTATE.CERR1, when that field is written to a 1, the address of the non-correctable error is written to this register field. . Cleared upon writing a 1 to L1DEDCMD.NCCLRDATA" end="0" id="CADDR" rwaccess="" width="11"></bitfield>
  </register>
  
  
  <register acronym="L1DTEDADDR" description="The L1D Correctable Error Detection Address Register pair contain the additional information on correctable errors reported in the STATUS registers. The address for both correctable and noncorrectable errors are held in this register. The value of the address is the index (or address on the RAM) of the RAM module." id="L1DTEDADDR" offset="0x31120" width="32">
    
  <bitfield begin="31" description="Reserved" end="27" id="Reserved_2" rwaccess="" width="5"></bitfield>
    
  <bitfield begin="26" description="Non-Correctable Address: The value in this field is qualified by L1DEDDNCSTATE.NCERR1, when that field is written to a 1, the address of the noncorrectable error is written to this register field. . Cleared upon writing a 1 to L1DEDCMD.NCCLRDATA" end="16" id="NCADDR" rwaccess="" width="11"></bitfield>
    
  <bitfield begin="15" description="Reserved" end="11" id="Reserved" rwaccess="" width="5"></bitfield>
    
  <bitfield begin="10" description="Correctable Address: The value in this field is qualified by L1DEDDNCSTATE.CERR1, when that field is written to a 1, the address of the non-correctable error is written to this register field. . Cleared upon writing a 1 to L1DEDCMD.NCCLRDATA" end="0" id="CADDR" rwaccess="" width="11"></bitfield>
  </register>
  
  
  <register acronym="L1DEDCNT" description="The L1D TAG Error Detection Error Count Register.stores the error counts for correctable and noncorrectable errors which occur in the L1D Cache Memories, these counts are accumulated regardless of the exception mapping in the L1DEDCMD (0x0182_1108) interrupt enable bits. The counters capture the total number of correctable and non-correctable errors from both the DATA and TAG memories." id="L1DEDCNT" offset="0x31124" width="32">
    
  <bitfield begin="31" description="Non-correctable EDC error count. Shows the number of non-correctable errors which have occurred in the DMC memories since last reset. This counter is cleared by writing a zero value to the counter." end="16" id="NCPECNT" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description="Correctable EDC error count: Shows the number of correctable errors which have occurred in the DMC memories since last reset. This counter is cleared by writing a zero value to the counter." end="0" id="CPECNT" rwaccess="R" width="16"></bitfield>
  </register>
  
  
  <register acronym="L2TEDCMD" description="This write only register provides control for enabling and disabling the ECC logic ofr the UMC. This register controls the parameters which are accumulated for the Data and Tag RAMs in the DMC. Enabling the ECC allows the counting of recoverable and non-recoverable errors as well as registering the requestor and the address and cache states for any ECC errors which are reported." id="L2TEDCMD" offset="0x31128" width="32">
    
  <bitfield begin="31" description="Reserved" end="20" id="Reserved_3" rwaccess="" width="12"></bitfield>
    
  <bitfield begin="19" description="Correctable Error Clear, SNOP: writing 1 to this register cause the corresponding counter to be cleared. The value written to this register is a one shot event." end="19" id="CCLRSNOP" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="18" description="Correctable Error Clear, LRU: writing 1 to this register cause the corresponding counter to be cleared. The value written to this register is a one shot event." end="18" id="CCLRLRU" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="17" description="Correctable Error Clear, MPPA: writing 1 to this register cause the corresponding counter to be cleared. The value written to this register is a one shot event." end="17" id="CCLRMPPA" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="16" description="Correctable Error Clear, TAG: writing 1 to this register cause the corresponding counter to be cleared. The value written to this register is a one shot event." end="16" id="CCLRTAG" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="15" description="Reserved" end="12" id="Reserved_2" rwaccess="" width="4"></bitfield>
    
  <bitfield begin="11" description="Non- Correctable Error Clear, SNOP: writing 1 to this register cause the corresponding counter to be cleared. The value written to this register is a one shot event." end="11" id="NCCLRSNOP" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="10" description="Non- Correctable Error Clear, LRU: writing 1 to this register cause the corresponding counter to be cleared. The value written to this register is a one shot event." end="10" id="NCCLRLRU" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="9" description="Non- Correctable Error Clear, MPPA: writing 1 to this register cause the corresponding counter to be cleared. The value written to this register is a one shot event." end="9" id="NCCLRMPPA" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="8" description="Non- Correctable Error Clear, TAG: writing 1 to this register cause the corresponding counter to be cleared. The value written to this register is a one shot event." end="8" id="NCCLRTAG" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="7" description="Reserved" end="4" id="Reserved" rwaccess="" width="4"></bitfield>
    
  <bitfield begin="3" description="Enable EDC: writing a 1 to this register enables EDC on the SNOOP Memory" end="3" id="SNPEDCEN" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="2" description="Enable EDC: writing a 1 to this register enables EDC on the LRU Memory" end="2" id="LRUEDCEN" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="1" description="Enable EDC: writing a 1 to this register enables EDC on the MPPA Memory" end="1" id="MPPAEDCEN" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="0" description="Enable EDC: writing a 1 to this register enables the EDC modules for this memory. This bit is persistent and must be actively written to 0 to disable the EDC modules." end="0" id="TAGEDCEN" rwaccess="W" width="1"></bitfield>
  </register>
  
  
  <register acronym="L2TCSTAT" description="This read only regsister contains the current error data for Correctable ECC errors. The register provides information on whether the error was correctable or non-correctable, the requestor, and what position the error was located." id="L2TCSTAT" offset="0x3112C" width="32">
    
  <bitfield begin="31" description="Correctable Error 1: Indicates that one correctable error has occurred and that they BANK and BITPOS values are valid. Cleared upon writing a 1 to L2EDCMD.CCLRDTAG" end="31" id="CERR1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description="Correctable Error 2: Indicates that a subsequent correctable error has occurred ,BANK and BITPOS values are valid but apply to the error reported in CERR1. Cleared upon writing a 1 to L2EDCMD.CCLRTAG" end="30" id="CERR2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description="Reserved" end="9" id="Reserved_2" rwaccess="" width="21"></bitfield>
    
  <bitfield begin="8" description="Bank: indicates which of the two banks (0 = BANK0, 1 = BANK1) contains the correctable error. Cleared upon writing a 1 to L2EDCMD.CCLRTAG" end="8" id="BANK" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="7" description="Channel: Access to a bank are split, therefore an indication of channel 1 = [41:21] 2 = [20:0] Bit Position is qualified from these as displacements within the channel." end="7" id="CHANNEL" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="Bit Position: This value indicates the bit position of the error indicated when CERR1 is 1. This value is the specific single error bits from the byte indicated by BYTE and the bank indicated by BANK. This value is set upon the first error occurring Cleared upon writing a 1 to L2EDCMD.CCLRTA" end="2" id="BITPOS" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="1" description="Reserved" end="1" id="Reserved" rwaccess="" width="1"></bitfield>
    
  <bitfield begin="0" description="EDC Enable: Indicates EDC logic is enabled, this value is representative of the state of the last write to L1DEDCMD.ENDATA." end="0" id="EN" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="L2TNCSTAT" description="This read only register contains the current error data for Correctable ECC errors. The register provides information on whether the error was correctable or non-correctable, the requestor, and what position the error was located." id="L2TNCSTAT" offset="0x31130" width="32">
    
  <bitfield begin="31" description="Non-Correctable Error 1: Indicates that one correctable error has occurred and that they BANK, BYTE and BITPOS values are valid. Cleared upon writing a 1 to L1DEDCMD.NCCLRTAG" end="31" id="NCERR1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description="Non-Correctable Error 2: Indicates that a subsequent correctable error has occurred ,BANK, BYTE and BITPOS values are valid but apply to the error reported in CERR1. Cleared upon writing a 1 to L1DEDCMD.NCCLRTAG" end="30" id="NCERR2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description="Reserved" end="9" id="Reserved_2" rwaccess="" width="21"></bitfield>
    
  <bitfield begin="8" description="Bank: indicates which of the two banks (0 = BANK0, 1 = BANK1) contains the correctable error. Cleared upon writing a 1 to L2EDCMD.CCLRTAG" end="8" id="BANK" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="7" description="Reserved" end="1" id="Reserved" rwaccess="" width="7"></bitfield>
    
  <bitfield begin="0" description="EDC Enable: Indicates EDC logic is enabled, this value is representative of the state of the last write to L1DEDCMD.ENDATA." end="0" id="EN" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="L2TEDADDR" description="The L2Correctable Error Detection Address Register pair contain the additional information on correctable errors reported in1.3.1.12. With both exceptions activated, the TAG exception will take priority on simultaneous exceptions. The addres in these fields is the displacement into the memory as presented to the address port of the SRAM." id="L2TEDADDR" offset="0x31134" width="32">
    
  <bitfield begin="31" description="Reserved" end="27" id="Reserved_2" rwaccess="" width="5"></bitfield>
    
  <bitfield begin="26" description="Non-Correctable Address: The value in this field is qualified by L2EDDNCSTATE.NCERR1, when that field is written to a 1, the address of the noncorrectable error is written to this register field. . Cleared upon writing a 1 to L2EDCMD.NCCLRDATA" end="16" id="NCADDR" rwaccess="R" width="11"></bitfield>
    
  <bitfield begin="15" description="Reserved" end="11" id="Reserved" rwaccess="" width="5"></bitfield>
    
  <bitfield begin="10" description="Correctable Address: The value in this field is qualified by L2EDDNCSTATE.CERR1, when that field is written to a 1, the address of the non-correctable error is written to this register field. . Cleared upon writing a 1 to L2EDCMD.NCCLRDATA" end="0" id="CADDR" rwaccess="R" width="11"></bitfield>
  </register>
  
  
  <register acronym="L2MCSTAT" description="This register is non-functional as the memory is protected by parity alone and thus is non-correctable." id="L2MCSTAT" offset="0x31138" width="32"></register>
  
  
  <register acronym="L2MNCSTAT" description="This read only register contains the current error data for Correctable ECC errors. The register provides information on whether the error was correctable or non-correctable, the requestor, and what position the error was located." id="L2MNCSTAT" offset="0x3113C" width="32">
    
  <bitfield begin="31" description="Non-Correctable Error 1: Indicates that one correctable error has occurred and that they BANK, BYTE and BITPOS values are valid. Cleared upon writing a 1 to L2EDCMD.NCCLRMPPA" end="31" id="NCERR1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description="Non-Correctable Error 2: Indicates that a subsequent correctable error has occurred ,BANK, BYTE and BITPOS values are valid but apply to the error reported in CERR1. Cleared upon writing a 1 to L2EDCMD.NCCLRMPPA" end="30" id="NCERR2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description="Reserved" end="1" id="Reserved" rwaccess="" width="29"></bitfield>
    
  <bitfield begin="0" description="EDC Enable: Indicates EDC logic is enabled, this value is representative of the state of the last write to L1DEDCMD.ENEDC " end="0" id="EN" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="L2MEDADDR" description="The L2Correctable Error Detection Address Register pair contain the additional information on correctable errors reported in1.3.1.12. With both exceptions activated, the TAG exception will take priority on simultaneous exceptions." id="L2MEDADDR" offset="0x31140" width="32">
    
  <bitfield begin="31" description="Reserved" end="27" id="Reserved_2" rwaccess="" width="5"></bitfield>
    
  <bitfield begin="26" description="Non-Correctable Address: The value in this field is qualified by L2EDSNCSTATE.NCERR1, when that field is written to a 1, the address of the non-correctable error is written to this register field. . Cleared upon writing a 1 to L2EDCMD.NCCLRMPPA" end="16" id="NCADDR" rwaccess="R" width="11"></bitfield>
    
  <bitfield begin="15" description="Reserved" end="0" id="Reserved" rwaccess="" width="16"></bitfield>
  </register>
  
  
  <register acronym="L2SCSTAT" description="This read only regsister contains the current error data for Correctable ECC errors. The register provides information on whether the error was correctable or non-correctable, the requestor, and what position the error was located." id="L2SCSTAT" offset="0x31144" width="32">
    
  <bitfield begin="31" description="Correctable Error 1: Indicates that one correctable error has occurred and that they BANK and BITPOS values are valid. Cleared upon writing a 1 to L2EDCMD.CCLRDSNOP" end="31" id="CERR1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description="Correctable Error 2: Indicates that a subsequent correctable error has occurred ,BANK and BITPOS values are valid but apply to the error reported in CERR1. Cleared upon writing a 1 to L2EDCMD.CCLRSNOP" end="30" id="CERR2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description="Reserved" end="7" id="Reserved_2" rwaccess="" width="23"></bitfield>
    
  <bitfield begin="6" description="Bit Position: This value indicates the bit position of the error indicated when CERR1 is 1. This value is the specific single error bits from the byte indicated by BYTE and the bank indicated by BANK. This value is set upon the first error occurring Cleared upon writing a 1 to L2EDCMD.CCLRSNOP" end="2" id="BITPOS" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="1" description="Reserved" end="1" id="Reserved" rwaccess="" width="1"></bitfield>
    
  <bitfield begin="0" description="EDC Enable: Indicates EDC logic is enabled, this value is representative of the state of the last write to L2EDCMD.ENEDC" end="0" id="EN" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="L2SNCSTAT" description="This read only register contains the current error data for Correctable ECC errors. The register provides information on whether the error was correctable or non-correctable, the requestor, and what position the error was located." id="L2SNCSTAT" offset="0x31148" width="32">
    
  <bitfield begin="31" description="Non-Correctable Error 1: Indicates that one correctable error has occurred and that they BANK, BYTE and BITPOS values are valid. Cleared upon writing a 1 to L2EDCMD.NCCLRSNOP" end="31" id="NCERR1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description="Non-Correctable Error 2: Indicates that a subsequent correctable error has occurred ,BANK, BYTE and BITPOS values are valid but apply to the error reported in CERR1. Cleared upon writing a 1 to L2EDCMD.NCCLRSNOP" end="30" id="NCERR2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description="Reserved" end="1" id="Reserved" rwaccess="" width="29"></bitfield>
    
  <bitfield begin="0" description="EDC Enable: Indicates EDC logic is enabled, this value is representative of the state of the last write to L2EDCMD.ENEDC" end="0" id="EN" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="L2SEDADDR" description="The L2Correctable Error Detection Address Register pair contain the additional information on correctable errors reported in1.3.1.12. With both exceptions activated, the TAG exception will take priority on simultaneous exceptions." id="L2SEDADDR" offset="0x3114C" width="32">
    
  <bitfield begin="30" description="Reserved" end="26" id="Reserved_2" rwaccess="" width="5"></bitfield>
    
  <bitfield begin="25" description="Non-Correctable Address: The value in this field is qualified by L2EDDNCSTATE.NCERR1, when that field is written to a 1, the address of the noncorrectable error is written to this register field. . Cleared upon writing a 1 to L2EDCMD.NCCLRSNOP" end="16" id="NCADDR" rwaccess="R" width="10"></bitfield>
    
  <bitfield begin="15" description="Reserved" end="10" id="Reserved" rwaccess="" width="6"></bitfield>
    
  <bitfield begin="9" description="Correctable Address: The value in this field is qualified by L2EDDNCSTATE.CERR1, when that field is written to a 1, the address of the non-correctable error is written to this register field. . Cleared upon writing a 1 to L2EDCMD.NCCLRSNOP" end="0" id="CADDR" rwaccess="R" width="10"></bitfield>
  </register>
  
  
  <register acronym="L2LCSTAT" description="This read only regsister contains the current error data for Correctable ECC errors. The register provides information on whether the error was correctable or non-correctable, the requestor, and what position the error was located." id="L2LCSTAT" offset="0x31150" width="32">
    
  <bitfield begin="31" description="Correctable Error 1: Indicates that one correctable error has occurred and that they BANK and BITPOS values are valid. Cleared upon writing a 1 to L2EDCMD.CCLRDLRU" end="31" id="CERR1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description="Correctable Error 2: Indicates that a subsequent correctable error has occurred ,BANK and BITPOS values are valid but apply to the error reported in CERR1. Cleared upon writing a 1 to L2EDCMD.CCLRLRU" end="30" id="CERR2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description="Reserved" end="7" id="Reserved_2" rwaccess="" width="23"></bitfield>
    
  <bitfield begin="6" description="Bit Position: This value indicates the bit position of the error indicated when CERR1 is 1. This value is the specific single error bits from the byte indicated by BYTE and the bank indicated by BANK. This value is set upon the first error occurring Cleared upon writing a 1 to L2EDCMD.CCLRLRU" end="2" id="BITPOS" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="1" description="Reserved" end="1" id="Reserved" rwaccess="" width="1"></bitfield>
    
  <bitfield begin="0" description="EDC Enable: Indicates EDC logic is enabled, this value is representative of the state of the last write to L2EDCMD.ENEDC" end="0" id="EN" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="L2LNCSTAT" id="L2LNCSTAT" offset="0x31154" width="32">
    
  <bitfield begin="31" description="Non-Correctable Error 1: Indicates that one correctable error has occurred and that they BANK, BYTE and BITPOS values are valid. Cleared upon writing a 1 to L2EDCMD.NCCLR:LRU" end="31" id="NCERR1" rwaccess="" width="1"></bitfield>
    
  <bitfield begin="30" description="Non-Correctable Error 2: Indicates that a subsequent correctable error has occurred ,BANK, BYTE and BITPOS values are valid but apply to the error reported in CERR1. Cleared upon writing a 1 to L2EDCMD.NCCLRLRU" end="30" id="NCERR2" rwaccess="" width="1"></bitfield>
    
  <bitfield begin="29" description="Reserved" end="1" id="Reserved" rwaccess="" width="29"></bitfield>
    
  <bitfield begin="0" description="EDC Enable: Indicates EDC logic is enabled, this value is representative of the state of the last write to L2EDCMD.ENEDC" end="0" id="EN" rwaccess="" width="1"></bitfield>
  </register>
  
  
  <register acronym="L2LEDADDR" description="The L2Correctable Error Detection Address Register pair contain the additional information on correctable errors reported in1.3.1.12. With both exceptions activated, the TAG exception will take priority on simultaneous exceptions." id="L2LEDADDR" offset="0x31158" width="32">
    
  <bitfield begin="25" description="Non-Correctable Address: The value in this field is qualified by L2EDDNCSTATE.NCERR1, when that field is written to a 1, the address of the noncorrectable error is written to this register field. . Cleared upon writing a 1 to L2EDCMD.NCCLRLRU" end="16" id="NCADDR" rwaccess="R" width="10"></bitfield>
    
  <bitfield begin="9" description="Correctable Address: The value in this field is qualified by L2EDDNCSTATE.CERR1, when that field is written to a 1, the address of the non-correctable error is written to this register field. . Cleared upon writing a 1 to L2EDCMD.NCCLRLRU" end="0" id="CADDR" rwaccess="R" width="10"></bitfield>
  </register>
  
  
  <register acronym="L2TEDCNT" description="The L2 Error Detection Error Count Register.stores the error conts for correctable and non-correctable errors which occur in the L1D Data Memory, these counts are accumulated regardless of the exception mapping in the L1DEDCMD (0x0182_1108) interrupt enable bits. The counts contained in these registers are the accumulation of all L2 errors. This value saturates at an unsigned 0xFFFF." id="L2TEDCNT" offset="0x3115C" width="32">
    
  <bitfield begin="31" description="Non-correctable EDC error count. Shows the number of non-correctable errors which have occurred in the DMC memories since last reset. This counter is cleared by writing a zero value to the counter. CPECNT 15-0 0 Correctable EDC error count:" end="16" id="NCPECNT" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description="Correctable EDC error count: Shows the number of correctable errors which have occurred in the DMC memories since last reset. This counter is cleared by writing a zero value to the counter." end="0" id="CPECNT" rwaccess="R" width="16"></bitfield>
  </register>
  
  
  <register acronym="L1PTEDCMD" description="This write only register provides control for enabling and disabling the Parity logic ofr the PMC. This register controls the parameters which are accumulated for the Data and Tag RAMs in the PMC. Enabling the Parity allows the counting of recoverable and non-recoverable errors as well as registering the requestor and the address and cache states for any Parity errors which are reported." id="L1PTEDCMD" offset="0x31160" width="32">
    
  <bitfield begin="31" description="Reserved" end="6" id="Reserved_2" rwaccess="" width="26"></bitfield>
    
  <bitfield begin="5" description="Non-Correctable Error Clear: Clears the non-correctable error count in the DMCEDPECNT register" end="5" id="NCCLR" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="4" description="Reserved" end="1" id="Reserved" rwaccess="" width="4"></bitfield>
    
  <bitfield begin="0" description="Enable Parity: Enables the Parity logic (parity_enable)" end="0" id="EN" rwaccess="W" width="1"></bitfield>
  </register>
  
  
  <register acronym="L1PTEDSTAT" description="This read only regsister contains the current error. The register provides information on whether the error was correctable or non-correctable, the requestor, and what position the error was located." id="L1PTEDSTAT" offset="0x31164" width="32">
    
  <bitfield begin="31" description="Non-Correctable Error: Indicates that there was a seconde non-correctable error, Also indicates the logged error is valid." end="31" id="NCERR2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description="Non-Correctable Error: Indicates the first error was noncorrectable." end="30" id="NCERR1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description="Reserved" end="1" id="Reserved" rwaccess="" width="29"></bitfield>
    
  <bitfield begin="0" description="Enable: reflects the current state of the EN bit from L1PEDCMD" end="0" id="EN" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="L1PTEDADDR" description="The address error registers for correctable and non-correctable errors are identical in structure, the indication applies to the correctable and non-correctable errors, they are both covered in this section. The register provides a record of the address of the detected error and the access status or the cache." id="L1PTEDADDR" offset="0x31168" width="32">
    
  <bitfield begin="31" description="Reserved" end="27" id="Reserved_2" rwaccess="" width="5"></bitfield>
    
  <bitfield begin="26" description="Non-Correctable Address: The value in this field is qualified by L1PEDDNCSTATE.NCERR, when that field is written to a 1, the address of the non-correctable error is written to this register field. . Cleared upon writing a 1 to L1PEDCMD.NCCLRLR" end="16" id="NCADDR" rwaccess="R" width="11"></bitfield>
    
  <bitfield begin="15" description="Reserved" end="0" id="Reserved" rwaccess="" width="16"></bitfield>
  </register>
  
  
  <register acronym="L1DTEDCNT" description="This read only register contains the counts of correctable and non-correctable errors which have occurred. To reset these counts write to the DMCEDCMD register in the appropriate bit." id="L1DTEDCNT" offset="0x3116C" width="32">
    
  <bitfield begin="31" description="Non-correctable EDC error count. Shows the number of non-correctable errors which have occurred in the DMC memories since last reset. This counter is cleared by writing a zero value to the counter." end="16" id="NCPECNT" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description="Reserved" end="0" id="Reserved" rwaccess="" width="16"></bitfield>
  </register>
  
  
  <register acronym="L2CFG" id="L2CFG" offset="0x40000" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="28" id="RESV_1" rwaccess="" width="4"></bitfield>
    
  <bitfield begin="27" description="" end="24" id="NUM_MM" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="23" description="Always read as 0. Writes have no affect." end="20" id="RESV_2" rwaccess="" width="4"></bitfield>
    
  <bitfield begin="19" description="" end="16" id="MMID" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="15" description="Always read as 0. Writes have no affect." end="10" id="RESV_3" rwaccess="" width="6"></bitfield>
    
  <bitfield begin="9" description="" end="9" id="IP" rwaccess="" width="1"></bitfield>
    
  <bitfield begin="8" description="" end="8" id="ID" rwaccess="" width="1"></bitfield>
    
  <bitfield begin="7" description="Always read as 0. Writes have no affect." end="5" id="RESV_4" rwaccess="" width="3"></bitfield>
    
  <bitfield begin="4" description="" end="3" id="L2CC" rwaccess="" width="2"></bitfield>
    
  <bitfield begin="2" description="" end="0" id="L2MODE" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="L1PCFG" id="L1PCFG" offset="0x40020" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="3" id="RESV_1" rwaccess="" width="29"></bitfield>
    
  <bitfield begin="2" description="" end="0" id="L1PMODE" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="L1PCC" id="L1PCC" offset="0x40024" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="19" id="RESV_1" rwaccess="" width="13"></bitfield>
    
  <bitfield begin="18" description="" end="16" id="POPER" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="15" description="Always read as 0. Writes have no affect." end="3" id="RESV_2" rwaccess="" width="13"></bitfield>
    
  <bitfield begin="2" description="" end="0" id="OPER" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="L1DCFG" id="L1DCFG" offset="0x40040" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="3" id="RESV_1" rwaccess="" width="29"></bitfield>
    
  <bitfield begin="2" description="" end="0" id="L1DMODE" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="L1DCC" id="L1DCC" offset="0x40044" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="19" id="RESV_1" rwaccess="" width="13"></bitfield>
    
  <bitfield begin="18" description="" end="16" id="POPER" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="15" description="Always read as 0. Writes have no affect." end="3" id="RESV_2" rwaccess="" width="13"></bitfield>
    
  <bitfield begin="2" description="" end="0" id="OPER" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="CPUARBU" id="CPUARBU" offset="0x41000" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="19" id="RESV_1" rwaccess="" width="13"></bitfield>
    
  <bitfield begin="18" description="Priority" end="16" id="PRI" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="15" description="Always read as 0. Writes have no affect." end="6" id="RESV_2" rwaccess="" width="10"></bitfield>
    
  <bitfield begin="5" description="Max wait count" end="0" id="MAXWAIT" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="IDMAARBU" id="IDMAARBU" offset="0x41004" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="6" id="RESV_1" rwaccess="" width="26"></bitfield>
    
  <bitfield begin="5" description="Max wait count" end="0" id="MAXWAIT" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="SDMAARBU" id="SDMAARBU" offset="0x41008" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="6" id="RESV_1" rwaccess="" width="26"></bitfield>
    
  <bitfield begin="5" description="Max wait count" end="0" id="MAXWAIT" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="UCARBU" id="UCARBU" offset="0x4100C" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="6" id="RESV_1" rwaccess="" width="26"></bitfield>
    
  <bitfield begin="5" description="Max wait count" end="0" id="MAXWAIT" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="MDMAARBU" id="MDMAARBU" offset="0x41010" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="27" id="RESV_1" rwaccess="" width="5"></bitfield>
    
  <bitfield begin="26" description="Elevated priority" end="24" id="UPRI" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="23" description="Always read as 0. Writes have no affect." end="19" id="RESV_2" rwaccess="" width="5"></bitfield>
    
  <bitfield begin="18" description="Default priority" end="16" id="PRI" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="15" description="Always read as 0. Writes have no affect." end="0" id="RESV_3" rwaccess="" width="16"></bitfield>
  </register>
  
  
  <register acronym="CPUARBD" id="CPUARBD" offset="0x41040" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="19" id="RESV_1" rwaccess="" width="13"></bitfield>
    
  <bitfield begin="18" description="Priority" end="16" id="PRI" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="15" description="Always read as 0. Writes have no affect." end="6" id="RESV_2" rwaccess="" width="10"></bitfield>
    
  <bitfield begin="5" description="Max wait count" end="0" id="MAXWAIT" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="IDMAARBD" id="IDMAARBD" offset="0x41044" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="6" id="RESV_1" rwaccess="" width="26"></bitfield>
    
  <bitfield begin="5" description="Max wait count" end="0" id="MAXWAIT" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="SDMAARBD" id="SDMAARBD" offset="0x41048" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="6" id="RESV_1" rwaccess="" width="26"></bitfield>
    
  <bitfield begin="5" description="Max wait count" end="0" id="MAXWAIT" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="UCARBD" id="UCARBD" offset="0x4104C" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="6" id="RESV_1" rwaccess="" width="26"></bitfield>
    
  <bitfield begin="5" description="Max wait count" end="0" id="MAXWAIT" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="L2WBAR" id="L2WBAR" offset="0x44000" width="32">
    
  <bitfield begin="31" description="Write only address register." end="0" id="ADDR" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="L2WWC" id="L2WWC" offset="0x44004" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="16" id="RESV_1" rwaccess="" width="16"></bitfield>
    
  <bitfield begin="15" description="" end="0" id="WC" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="L2WIBAR" id="L2WIBAR" offset="0x44010" width="32">
    
  <bitfield begin="31" description="Write only address register." end="0" id="ADDR" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="L2WIWC" id="L2WIWC" offset="0x44014" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="16" id="RESV_1" rwaccess="" width="16"></bitfield>
    
  <bitfield begin="15" description="" end="0" id="WC" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="L2IBAR" id="L2IBAR" offset="0x44018" width="32">
    
  <bitfield begin="31" description="Write only address register." end="0" id="ADDR" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="L2IWC" id="L2IWC" offset="0x4401C" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="16" id="RESV_1" rwaccess="" width="16"></bitfield>
    
  <bitfield begin="15" description="" end="0" id="WC" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="L1PIBAR" id="L1PIBAR" offset="0x44020" width="32">
    
  <bitfield begin="31" description="Write only address register." end="0" id="ADDR" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="L1PIWC" id="L1PIWC" offset="0x44024" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="16" id="RESV_1" rwaccess="" width="16"></bitfield>
    
  <bitfield begin="15" description="" end="0" id="WC" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="L1DWIBAR" id="L1DWIBAR" offset="0x44030" width="32">
    
  <bitfield begin="31" description="Write only address register" end="0" id="ADDR" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="L1DWIWC" id="L1DWIWC" offset="0x44034" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="16" id="RESV_1" rwaccess="" width="16"></bitfield>
    
  <bitfield begin="15" description="" end="0" id="WC" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="L1DWBAR" id="L1DWBAR" offset="0x44040" width="32">
    
  <bitfield begin="31" description="Write only address register" end="0" id="ADDR" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="L1DWWC" id="L1DWWC" offset="0x44044" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="16" id="RESV_1" rwaccess="" width="16"></bitfield>
    
  <bitfield begin="15" description="" end="0" id="WC" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="L1DIBAR" id="L1DIBAR" offset="0x44048" width="32">
    
  <bitfield begin="31" description="Write only address register" end="0" id="ADDR" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="L1DIWC" id="L1DIWC" offset="0x4404C" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="16" id="RESV_1" rwaccess="" width="16"></bitfield>
    
  <bitfield begin="15" description="" end="0" id="WC" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="L2WB" id="L2WB" offset="0x45000" width="32">
    
  <bitfield begin="31" description="" end="0" id="C" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="L2WBINV" id="L2WBINV" offset="0x45004" width="32">
    
  <bitfield begin="31" description="" end="0" id="C" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="L2INV" id="L2INV" offset="0x45008" width="32">
    
  <bitfield begin="31" description="" end="0" id="I" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="L1PINV" id="L1PINV" offset="0x45028" width="32">
    
  <bitfield begin="31" description="" end="0" id="I" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="L1DWB" id="L1DWB" offset="0x45040" width="32">
    
  <bitfield begin="31" description="" end="0" id="C" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="L1DWBINV" id="L1DWBINV" offset="0x45044" width="32">
    
  <bitfield begin="31" description="" end="0" id="C" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="L1DINV" id="L1DINV" offset="0x45048" width="32">
    
  <bitfield begin="31" description="" end="0" id="I" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="L2EDSTAT" description="L2 EDC Status register" id="L2EDSTAT" offset="0x46004" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="24" id="RESV1" rwaccess="" width="8"></bitfield>
    
  <bitfield begin="23" description="Bit position of Error" end="16" id="BITPOS" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Always read as 0. Writes have no affect." end="10" id="RESV2" rwaccess="" width="6"></bitfield>
    
  <bitfield begin="9" description="Non correctable Error" end="8" id="NERR" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="7" description="Victim EDC Error" end="7" id="VERR" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="DMA EDC Error" end="6" id="DMAERR" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description="PMC Data EDC Error" end="5" id="PERR" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description="DMC Data EDC Error" end="4" id="DERR" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description="EDC Suspend" end="3" id="SUSP" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="EDC Disable" end="2" id="DIS" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="Always read as 0. Writes have no affect." end="1" id="RESV3" rwaccess="" width="1"></bitfield>
    
  <bitfield begin="0" description="EDC Enable" end="0" id="EN" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="L2EDCMD" description="L2 EDC Command register" id="L2EDCMD" offset="0x46008" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="8" id="RESV1" rwaccess="" width="24"></bitfield>
    
  <bitfield begin="7" description="Victim EDC Error" end="7" id="VCLR" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="6" description="DMA EDC Error" end="6" id="DMACLR" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="5" description="PMC Data EDC Error" end="5" id="PCLR" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="4" description="DMC Data EDC Error" end="4" id="DCLR" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="3" description="EDC Suspend" end="3" id="SUSP" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="2" description="EDC Disable" end="2" id="DIS" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="1" description="Always read as 0. Writes have no affect." end="1" id="RESV3" rwaccess="" width="1"></bitfield>
    
  <bitfield begin="0" description="EDC Enable" end="0" id="EN" rwaccess="W" width="1"></bitfield>
  </register>
  
  
  <register acronym="L2EDADDR" description="L2 EDC error address" id="L2EDADDR" offset="0x4600C" width="32">
    
  <bitfield begin="31" description="L2 Error detection address" end="5" id="ADDR" rwaccess="R" width="27"></bitfield>
    
  <bitfield begin="4" description="Addr way" end="3" id="WAY" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="2" description="Always read as 0. Writes have no affect." end="1" id="RESV1" rwaccess="" width="2"></bitfield>
    
  <bitfield begin="0" description="Addr is sram" end="0" id="RAM" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="L2EDCPEC" description="L2 EDC correctable error count" id="L2EDCPEC" offset="0x46018" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="8" id="RESV1" rwaccess="" width="24"></bitfield>
    
  <bitfield begin="7" description="count" end="0" id="CNT" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="L2EDCNEC" description="L2 EDC noncorrectable error count" id="L2EDCNEC" offset="0x4601C" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="8" id="RESV1" rwaccess="" width="24"></bitfield>
    
  <bitfield begin="7" description="count" end="0" id="CNT" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="MDMAERR" id="MDMAERR" offset="0x46020" width="32">
    
  <bitfield begin="31" description="Error" end="29" id="ERR" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="28" description="Always read as 0. Writes have no affect." end="12" id="RESV_2" rwaccess="" width="17"></bitfield>
    
  <bitfield begin="11" description="XID" end="8" id="XID" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="7" description="Always read as 0. Writes have no affect." end="3" id="RESV_1" rwaccess="" width="5"></bitfield>
    
  <bitfield begin="2" description="Status" end="0" id="STAT" rwaccess="R" width="3"></bitfield>
  </register>
  
  
  <register acronym="MDMAERRCLR" id="MDMAERRCLR" offset="0x46024" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="1" id="RESV_1" rwaccess="" width="31"></bitfield>
    
  <bitfield begin="0" description="Error clear" end="0" id="CLR" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="L2EDCEN" description="L2 EDC enable register" id="L2EDCEN" offset="0x46030" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="5" id="RESV1" rwaccess="" width="27"></bitfield>
    
  <bitfield begin="4" description="Enable edc on sdma reads to l2 sram" end="4" id="SDMAEN" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="3" description="Enable edc on pmc hits to l2 sram" end="3" id="PL2SEN" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="2" description="Enable edc on dmc hits to l2 sram" end="2" id="DL2SEN" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="1" description="Enable edc on pmc hits to l2 cache" end="1" id="PL2CEN" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="0" description="Enable edc on dmc hits to l2 cache" end="0" id="DL2CEN" rwaccess="W" width="1"></bitfield>
  </register>
  
  
  <register acronym="L1PEDSTAT" description="L1P EDC Status register" id="L1PEDSTAT" offset="0x46404" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="7" id="RESV1" rwaccess="" width="25"></bitfield>
    
  <bitfield begin="6" description="DMA Error" end="6" id="DMAERR" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description="Parity Error" end="5" id="PERR" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description="Always read as 0. Writes have no affect." end="4" id="RESV2" rwaccess="" width="1"></bitfield>
    
  <bitfield begin="3" description="EDC Suspend" end="3" id="SUSP" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="EDC Disable" end="2" id="DIS" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="Always read as 0. Writes have no affect." end="1" id="RESV3" rwaccess="" width="1"></bitfield>
    
  <bitfield begin="0" description="EDC Enable" end="0" id="EN" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="L1PEDCMD" description="L1P EDC Command register" id="L1PEDCMD" offset="0x46408" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="7" id="RESV1" rwaccess="" width="25"></bitfield>
    
  <bitfield begin="6" description="Clear DMA Error" end="6" id="DMACLR" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="5" description="Clear Parity Error" end="5" id="PCLR" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="4" description="Always read as 0. Writes have no affect." end="4" id="RESV2" rwaccess="" width="1"></bitfield>
    
  <bitfield begin="3" description="EDC Suspend" end="3" id="SUSP" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="2" description="EDC Disable" end="2" id="DIS" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="1" description="Always read as 0. Writes have no affect." end="1" id="RESV3" rwaccess="" width="1"></bitfield>
    
  <bitfield begin="0" description="EDC Enable" end="0" id="EN" rwaccess="W" width="1"></bitfield>
  </register>
  
  
  <register acronym="L1PEDADDR" description="L1P EDC error address" id="L1PEDADDR" offset="0x4640C" width="32">
    
  <bitfield begin="31" description="L1P Error detection address" end="5" id="ADDR" rwaccess="R" width="27"></bitfield>
    
  <bitfield begin="4" description="Always read as 0. Writes have no affect." end="1" id="RESV1" rwaccess="" width="4"></bitfield>
    
  <bitfield begin="0" description="Addr is sram" end="0" id="RAM" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_0" description="MAR register" id="MAR_0" offset="0x48000" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"></bitfield>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="MAR_1" description="MAR register" id="MAR_1" offset="0x48004" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_2" description="MAR register" id="MAR_2" offset="0x48008" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_3" description="MAR register" id="MAR_3" offset="0x4800C" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_4" description="MAR register" id="MAR_4" offset="0x48010" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_5" description="MAR register" id="MAR_5" offset="0x48014" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_6" description="MAR register" id="MAR_6" offset="0x48018" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_7" description="MAR register" id="MAR_7" offset="0x4801C" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_8" description="MAR register" id="MAR_8" offset="0x48020" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_9" description="MAR register" id="MAR_9" offset="0x48024" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_10" description="MAR register" id="MAR_10" offset="0x48028" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_11" description="MAR register" id="MAR_11" offset="0x4802C" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_12" description="MAR register" id="MAR_12" offset="0x48030" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_13" description="MAR register" id="MAR_13" offset="0x48034" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_14" description="MAR register" id="MAR_14" offset="0x48038" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_15" description="MAR register" id="MAR_15" offset="0x4803C" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_16" description="MAR register" id="MAR_16" offset="0x48040" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_17" description="MAR register" id="MAR_17" offset="0x48044" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_18" description="MAR register" id="MAR_18" offset="0x48048" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_19" description="MAR register" id="MAR_19" offset="0x4804C" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_20" description="MAR register" id="MAR_20" offset="0x48050" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_21" description="MAR register" id="MAR_21" offset="0x48054" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_22" description="MAR register" id="MAR_22" offset="0x48058" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_23" description="MAR register" id="MAR_23" offset="0x4805C" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_24" description="MAR register" id="MAR_24" offset="0x48060" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_25" description="MAR register" id="MAR_25" offset="0x48064" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_26" description="MAR register" id="MAR_26" offset="0x48068" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_27" description="MAR register" id="MAR_27" offset="0x4806C" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_28" description="MAR register" id="MAR_28" offset="0x48070" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_29" description="MAR register" id="MAR_29" offset="0x48074" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_30" description="MAR register" id="MAR_30" offset="0x48078" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_31" description="MAR register" id="MAR_31" offset="0x4807C" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_32" description="MAR register" id="MAR_32" offset="0x48080" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_33" description="MAR register" id="MAR_33" offset="0x48084" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_34" description="MAR register" id="MAR_34" offset="0x48088" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_35" description="MAR register" id="MAR_35" offset="0x4808C" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_36" description="MAR register" id="MAR_36" offset="0x48090" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_37" description="MAR register" id="MAR_37" offset="0x48094" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_38" description="MAR register" id="MAR_38" offset="0x48098" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_39" description="MAR register" id="MAR_39" offset="0x4809C" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_40" description="MAR register" id="MAR_40" offset="0x480A0" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_41" description="MAR register" id="MAR_41" offset="0x480A4" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_42" description="MAR register" id="MAR_42" offset="0x480A8" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_43" description="MAR register" id="MAR_43" offset="0x480AC" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_44" description="MAR register" id="MAR_44" offset="0x480B0" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_45" description="MAR register" id="MAR_45" offset="0x480B4" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_46" description="MAR register" id="MAR_46" offset="0x480B8" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_47" description="MAR register" id="MAR_47" offset="0x480BC" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_48" description="MAR register" id="MAR_48" offset="0x480C0" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_49" description="MAR register" id="MAR_49" offset="0x480C4" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_50" description="MAR register" id="MAR_50" offset="0x480C8" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_51" description="MAR register" id="MAR_51" offset="0x480CC" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_52" description="MAR register" id="MAR_52" offset="0x480D0" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_53" description="MAR register" id="MAR_53" offset="0x480D4" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_54" description="MAR register" id="MAR_54" offset="0x480D8" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_55" description="MAR register" id="MAR_55" offset="0x480DC" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_56" description="MAR register" id="MAR_56" offset="0x480E0" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_57" description="MAR register" id="MAR_57" offset="0x480E4" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_58" description="MAR register" id="MAR_58" offset="0x480E8" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_59" description="MAR register" id="MAR_59" offset="0x480EC" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_60" description="MAR register" id="MAR_60" offset="0x480F0" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_61" description="MAR register" id="MAR_61" offset="0x480F4" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_62" description="MAR register" id="MAR_62" offset="0x480F8" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_63" description="MAR register" id="MAR_63" offset="0x480FC" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_64" description="MAR register" id="MAR_64" offset="0x48100" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_65" description="MAR register" id="MAR_65" offset="0x48104" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_66" description="MAR register" id="MAR_66" offset="0x48108" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_67" description="MAR register" id="MAR_67" offset="0x4810C" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_68" description="MAR register" id="MAR_68" offset="0x48110" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_69" description="MAR register" id="MAR_69" offset="0x48114" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_70" description="MAR register" id="MAR_70" offset="0x48118" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_71" description="MAR register" id="MAR_71" offset="0x4811C" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_72" description="MAR register" id="MAR_72" offset="0x48120" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_73" description="MAR register" id="MAR_73" offset="0x48124" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_74" description="MAR register" id="MAR_74" offset="0x48128" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_75" description="MAR register" id="MAR_75" offset="0x4812C" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_76" description="MAR register" id="MAR_76" offset="0x48130" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_77" description="MAR register" id="MAR_77" offset="0x48134" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_78" description="MAR register" id="MAR_78" offset="0x48138" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_79" description="MAR register" id="MAR_79" offset="0x4813C" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_80" description="MAR register" id="MAR_80" offset="0x48140" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_81" description="MAR register" id="MAR_81" offset="0x48144" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_82" description="MAR register" id="MAR_82" offset="0x48148" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_83" description="MAR register" id="MAR_83" offset="0x4814C" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_84" description="MAR register" id="MAR_84" offset="0x48150" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_85" description="MAR register" id="MAR_85" offset="0x48154" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_86" description="MAR register" id="MAR_86" offset="0x48158" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_87" description="MAR register" id="MAR_87" offset="0x4815C" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_88" description="MAR register" id="MAR_88" offset="0x48160" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_89" description="MAR register" id="MAR_89" offset="0x48164" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_90" description="MAR register" id="MAR_90" offset="0x48168" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_91" description="MAR register" id="MAR_91" offset="0x4816C" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_92" description="MAR register" id="MAR_92" offset="0x48170" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_93" description="MAR register" id="MAR_93" offset="0x48174" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_94" description="MAR register" id="MAR_94" offset="0x48178" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_95" description="MAR register" id="MAR_95" offset="0x4817C" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_96" description="MAR register" id="MAR_96" offset="0x48180" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_97" description="MAR register" id="MAR_97" offset="0x48184" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_98" description="MAR register" id="MAR_98" offset="0x48188" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_99" description="MAR register" id="MAR_99" offset="0x4818C" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_100" description="MAR register" id="MAR_100" offset="0x48190" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_101" description="MAR register" id="MAR_101" offset="0x48194" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_102" description="MAR register" id="MAR_102" offset="0x48198" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_103" description="MAR register" id="MAR_103" offset="0x4819C" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_104" description="MAR register" id="MAR_104" offset="0x481A0" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_105" description="MAR register" id="MAR_105" offset="0x481A4" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_106" description="MAR register" id="MAR_106" offset="0x481A8" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_107" description="MAR register" id="MAR_107" offset="0x481AC" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_108" description="MAR register" id="MAR_108" offset="0x481B0" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_109" description="MAR register" id="MAR_109" offset="0x481B4" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_110" description="MAR register" id="MAR_110" offset="0x481B8" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_111" description="MAR register" id="MAR_111" offset="0x481BC" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_112" description="MAR register" id="MAR_112" offset="0x481C0" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_113" description="MAR register" id="MAR_113" offset="0x481C4" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_114" description="MAR register" id="MAR_114" offset="0x481C8" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_115" description="MAR register" id="MAR_115" offset="0x481CC" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_116" description="MAR register" id="MAR_116" offset="0x481D0" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_117" description="MAR register" id="MAR_117" offset="0x481D4" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_118" description="MAR register" id="MAR_118" offset="0x481D8" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_119" description="MAR register" id="MAR_119" offset="0x481DC" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_120" description="MAR register" id="MAR_120" offset="0x481E0" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_121" description="MAR register" id="MAR_121" offset="0x481E4" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_122" description="MAR register" id="MAR_122" offset="0x481E8" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_123" description="MAR register" id="MAR_123" offset="0x481EC" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_124" description="MAR register" id="MAR_124" offset="0x481F0" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_125" description="MAR register" id="MAR_125" offset="0x481F4" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_126" description="MAR register" id="MAR_126" offset="0x481F8" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_127" description="MAR register" id="MAR_127" offset="0x481FC" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_128" description="MAR register" id="MAR_128" offset="0x48200" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_129" description="MAR register" id="MAR_129" offset="0x48204" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_130" description="MAR register" id="MAR_130" offset="0x48208" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_131" description="MAR register" id="MAR_131" offset="0x4820C" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_132" description="MAR register" id="MAR_132" offset="0x48210" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_133" description="MAR register" id="MAR_133" offset="0x48214" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_134" description="MAR register" id="MAR_134" offset="0x48218" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_135" description="MAR register" id="MAR_135" offset="0x4821C" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_136" description="MAR register" id="MAR_136" offset="0x48220" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_137" description="MAR register" id="MAR_137" offset="0x48224" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_138" description="MAR register" id="MAR_138" offset="0x48228" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_139" description="MAR register" id="MAR_139" offset="0x4822C" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_140" description="MAR register" id="MAR_140" offset="0x48230" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_141" description="MAR register" id="MAR_141" offset="0x48234" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_142" description="MAR register" id="MAR_142" offset="0x48238" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_143" description="MAR register" id="MAR_143" offset="0x4823C" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_144" description="MAR register" id="MAR_144" offset="0x48240" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_145" description="MAR register" id="MAR_145" offset="0x48244" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_146" description="MAR register" id="MAR_146" offset="0x48248" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_147" description="MAR register" id="MAR_147" offset="0x4824C" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_148" description="MAR register" id="MAR_148" offset="0x48250" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_149" description="MAR register" id="MAR_149" offset="0x48254" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_150" description="MAR register" id="MAR_150" offset="0x48258" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_151" description="MAR register" id="MAR_151" offset="0x4825C" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_152" description="MAR register" id="MAR_152" offset="0x48260" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_153" description="MAR register" id="MAR_153" offset="0x48264" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_154" description="MAR register" id="MAR_154" offset="0x48268" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_155" description="MAR register" id="MAR_155" offset="0x4826C" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_156" description="MAR register" id="MAR_156" offset="0x48270" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_157" description="MAR register" id="MAR_157" offset="0x48274" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_158" description="MAR register" id="MAR_158" offset="0x48278" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_159" description="MAR register" id="MAR_159" offset="0x4827C" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_160" description="MAR register" id="MAR_160" offset="0x48280" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_161" description="MAR register" id="MAR_161" offset="0x48284" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_162" description="MAR register" id="MAR_162" offset="0x48288" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_163" description="MAR register" id="MAR_163" offset="0x4828C" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_164" description="MAR register" id="MAR_164" offset="0x48290" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_165" description="MAR register" id="MAR_165" offset="0x48294" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_166" description="MAR register" id="MAR_166" offset="0x48298" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_167" description="MAR register" id="MAR_167" offset="0x4829C" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_168" description="MAR register" id="MAR_168" offset="0x482A0" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_169" description="MAR register" id="MAR_169" offset="0x482A4" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_170" description="MAR register" id="MAR_170" offset="0x482A8" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_171" description="MAR register" id="MAR_171" offset="0x482AC" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_172" description="MAR register" id="MAR_172" offset="0x482B0" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_173" description="MAR register" id="MAR_173" offset="0x482B4" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_174" description="MAR register" id="MAR_174" offset="0x482B8" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_175" description="MAR register" id="MAR_175" offset="0x482BC" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_176" description="MAR register" id="MAR_176" offset="0x482C0" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_177" description="MAR register" id="MAR_177" offset="0x482C4" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_178" description="MAR register" id="MAR_178" offset="0x482C8" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_179" description="MAR register" id="MAR_179" offset="0x482CC" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_180" description="MAR register" id="MAR_180" offset="0x482D0" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_181" description="MAR register" id="MAR_181" offset="0x482D4" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_182" description="MAR register" id="MAR_182" offset="0x482D8" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_183" description="MAR register" id="MAR_183" offset="0x482DC" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_184" description="MAR register" id="MAR_184" offset="0x482E0" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_185" description="MAR register" id="MAR_185" offset="0x482E4" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_186" description="MAR register" id="MAR_186" offset="0x482E8" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_187" description="MAR register" id="MAR_187" offset="0x482EC" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_188" description="MAR register" id="MAR_188" offset="0x482F0" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_189" description="MAR register" id="MAR_189" offset="0x482F4" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_190" description="MAR register" id="MAR_190" offset="0x482F8" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_191" description="MAR register" id="MAR_191" offset="0x482FC" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_192" description="MAR register" id="MAR_192" offset="0x48300" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_193" description="MAR register" id="MAR_193" offset="0x48304" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_194" description="MAR register" id="MAR_194" offset="0x48308" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_195" description="MAR register" id="MAR_195" offset="0x4830C" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_196" description="MAR register" id="MAR_196" offset="0x48310" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_197" description="MAR register" id="MAR_197" offset="0x48314" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_198" description="MAR register" id="MAR_198" offset="0x48318" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_199" description="MAR register" id="MAR_199" offset="0x4831C" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_200" description="MAR register" id="MAR_200" offset="0x48320" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_201" description="MAR register" id="MAR_201" offset="0x48324" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_202" description="MAR register" id="MAR_202" offset="0x48328" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_203" description="MAR register" id="MAR_203" offset="0x4832C" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_204" description="MAR register" id="MAR_204" offset="0x48330" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_205" description="MAR register" id="MAR_205" offset="0x48334" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_206" description="MAR register" id="MAR_206" offset="0x48338" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_207" description="MAR register" id="MAR_207" offset="0x4833C" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_208" description="MAR register" id="MAR_208" offset="0x48340" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_209" description="MAR register" id="MAR_209" offset="0x48344" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_210" description="MAR register" id="MAR_210" offset="0x48348" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_211" description="MAR register" id="MAR_211" offset="0x4834C" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_212" description="MAR register" id="MAR_212" offset="0x48350" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_213" description="MAR register" id="MAR_213" offset="0x48354" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_214" description="MAR register" id="MAR_214" offset="0x48358" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_215" description="MAR register" id="MAR_215" offset="0x4835C" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_216" description="MAR register" id="MAR_216" offset="0x48360" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_217" description="MAR register" id="MAR_217" offset="0x48364" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_218" description="MAR register" id="MAR_218" offset="0x48368" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_219" description="MAR register" id="MAR_219" offset="0x4836C" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_220" description="MAR register" id="MAR_220" offset="0x48370" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_221" description="MAR register" id="MAR_221" offset="0x48374" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_222" description="MAR register" id="MAR_222" offset="0x48378" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_223" description="MAR register" id="MAR_223" offset="0x4837C" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_224" description="MAR register" id="MAR_224" offset="0x48380" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_225" description="MAR register" id="MAR_225" offset="0x48384" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_226" description="MAR register" id="MAR_226" offset="0x48388" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_227" description="MAR register" id="MAR_227" offset="0x4838C" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_228" description="MAR register" id="MAR_228" offset="0x48390" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_229" description="MAR register" id="MAR_229" offset="0x48394" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_230" description="MAR register" id="MAR_230" offset="0x48398" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_231" description="MAR register" id="MAR_231" offset="0x4839C" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_232" description="MAR register" id="MAR_232" offset="0x483A0" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_233" description="MAR register" id="MAR_233" offset="0x483A4" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_234" description="MAR register" id="MAR_234" offset="0x483A8" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_235" description="MAR register" id="MAR_235" offset="0x483AC" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_236" description="MAR register" id="MAR_236" offset="0x483B0" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_237" description="MAR register" id="MAR_237" offset="0x483B4" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_238" description="MAR register" id="MAR_238" offset="0x483B8" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_239" description="MAR register" id="MAR_239" offset="0x483BC" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_240" description="MAR register" id="MAR_240" offset="0x483C0" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_241" description="MAR register" id="MAR_241" offset="0x483C4" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_242" description="MAR register" id="MAR_242" offset="0x483C8" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_243" description="MAR register" id="MAR_243" offset="0x483CC" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_244" description="MAR register" id="MAR_244" offset="0x483D0" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_245" description="MAR register" id="MAR_245" offset="0x483D4" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_246" description="MAR register" id="MAR_246" offset="0x483D8" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_247" description="MAR register" id="MAR_247" offset="0x483DC" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_248" description="MAR register" id="MAR_248" offset="0x483E0" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_249" description="MAR register" id="MAR_249" offset="0x483E4" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_250" description="MAR register" id="MAR_250" offset="0x483E8" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_251" description="MAR register" id="MAR_251" offset="0x483EC" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_252" description="MAR register" id="MAR_252" offset="0x483F0" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_253" description="MAR register" id="MAR_253" offset="0x483F4" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_254" description="MAR register" id="MAR_254" offset="0x483F8" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="MAR_255" description="MAR register" id="MAR_255" offset="0x483FC" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="4" id="RESV_1" rwaccess="" width="28"/>
    
  <bitfield begin="3" description="Hard coded to 0" end="3" id="PFX" rwaccess="R" width="1"/>
    
  <bitfield begin="2" description="Hard coded to 0" end="2" id="PCX" rwaccess="R" width="1"/>
    
  <bitfield begin="1" description="Hard coded to 0" end="1" id="WTE" rwaccess="R" width="1"/>
    
  <bitfield begin="0" description="Hard coded to 1" end="0" id="PC" rwaccess="R" width="1"/>
  </register>
  
  
  <register acronym="L2MPFAR" id="L2MPFAR" offset="0x4A000" width="32">
    
  <bitfield begin="31" description="" end="0" id="ADDR" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="L2MPFSR" id="L2MPFSR" offset="0x4A004" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="16" id="RESV_1" rwaccess="" width="16"></bitfield>
    
  <bitfield begin="15" description="PrivID of faulting requestor" end="9" id="FID" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="8" description="Fault due to local CPU access" end="8" id="LOCAL" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="7" description="Fault due to non-secure code" end="7" id="NS" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="Always read as 0. Writes have no affect." end="6" id="RESV_2" rwaccess="" width="1"></bitfield>
    
  <bitfield begin="5" description="Fault due to Supervisor Read" end="5" id="SR" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description="Fault due to Supervisor Write" end="4" id="SW" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description="Fault due to Supervisor Execute" end="3" id="SX" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="Fault due to User Read" end="2" id="UR" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="Fault due to User Write" end="1" id="UW" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="Fault due to User Execute" end="0" id="UX" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="L2MPFCR" id="L2MPFCR" offset="0x4A008" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="1" id="RESV_1" rwaccess="" width="31"></bitfield>
    
  <bitfield begin="0" description="" end="0" id="MPFCLR" rwaccess="W" width="1"></bitfield>
  </register>
  
  
  <register acronym="L2MPPA_0" description="L2 Memory Protection Page Attribute register" id="L2MPPA_0" offset="0x4A200" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="16" id="RESV_1" rwaccess="" width="16"></bitfield>
    
  <bitfield begin="15" description="Allow ID 5 to access page" end="15" id="AID5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Allow ID 4 to access page" end="14" id="AID4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Allow ID 3 to access page" end="13" id="AID3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Allow ID 2 to access page" end="12" id="AID2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Allow ID 1 to access page" end="11" id="AID1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="Allow ID 0 to access page" end="10" id="AID0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="Allow IDs > 5 to access page" end="9" id="AIDX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Allow CPU to access page" end="8" id="LOCAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Non-secure (Secure devices only)" end="7" id="NS" rwaccess="" width="1"></bitfield>
    
  <bitfield begin="6" description="Emulatable (Secure devices only)" end="6" id="EMU" rwaccess="" width="1"></bitfield>
    
  <bitfield begin="5" description="Supervisor Read Access" end="5" id="SR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Supervisor Write Access" end="4" id="SW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Supervisor Execute Access" end="3" id="SX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="User Read Access" end="2" id="UR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="User Write Access" end="1" id="UW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="User Execute Access" end="0" id="UX" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L2MPPA_1" description="L2 Memory Protection Page Attribute register" id="L2MPPA_1" offset="0x4A204" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="16" id="RESV_1" rwaccess="" width="16"/>
    
  <bitfield begin="15" description="Allow ID 5 to access page" end="15" id="AID5" rwaccess="RW" width="1"/>
    
  <bitfield begin="14" description="Allow ID 4 to access page" end="14" id="AID4" rwaccess="RW" width="1"/>
    
  <bitfield begin="13" description="Allow ID 3 to access page" end="13" id="AID3" rwaccess="RW" width="1"/>
    
  <bitfield begin="12" description="Allow ID 2 to access page" end="12" id="AID2" rwaccess="RW" width="1"/>
    
  <bitfield begin="11" description="Allow ID 1 to access page" end="11" id="AID1" rwaccess="RW" width="1"/>
    
  <bitfield begin="10" description="Allow ID 0 to access page" end="10" id="AID0" rwaccess="RW" width="1"/>
    
  <bitfield begin="9" description="Allow IDs > 5 to access page" end="9" id="AIDX" rwaccess="RW" width="1"/>
    
  <bitfield begin="8" description="Allow CPU to access page" end="8" id="LOCAL" rwaccess="RW" width="1"/>
    
  <bitfield begin="7" description="Non-secure (Secure devices only)" end="7" id="NS" rwaccess="" width="1"/>
    
  <bitfield begin="6" description="Emulatable (Secure devices only)" end="6" id="EMU" rwaccess="" width="1"/>
    
  <bitfield begin="5" description="Supervisor Read Access" end="5" id="SR" rwaccess="RW" width="1"/>
    
  <bitfield begin="4" description="Supervisor Write Access" end="4" id="SW" rwaccess="RW" width="1"/>
    
  <bitfield begin="3" description="Supervisor Execute Access" end="3" id="SX" rwaccess="RW" width="1"/>
    
  <bitfield begin="2" description="User Read Access" end="2" id="UR" rwaccess="RW" width="1"/>
    
  <bitfield begin="1" description="User Write Access" end="1" id="UW" rwaccess="RW" width="1"/>
    
  <bitfield begin="0" description="User Execute Access" end="0" id="UX" rwaccess="RW" width="1"/>
  </register>
  
  
  <register acronym="L2MPPA_2" description="L2 Memory Protection Page Attribute register" id="L2MPPA_2" offset="0x4A208" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="16" id="RESV_1" rwaccess="" width="16"/>
    
  <bitfield begin="15" description="Allow ID 5 to access page" end="15" id="AID5" rwaccess="RW" width="1"/>
    
  <bitfield begin="14" description="Allow ID 4 to access page" end="14" id="AID4" rwaccess="RW" width="1"/>
    
  <bitfield begin="13" description="Allow ID 3 to access page" end="13" id="AID3" rwaccess="RW" width="1"/>
    
  <bitfield begin="12" description="Allow ID 2 to access page" end="12" id="AID2" rwaccess="RW" width="1"/>
    
  <bitfield begin="11" description="Allow ID 1 to access page" end="11" id="AID1" rwaccess="RW" width="1"/>
    
  <bitfield begin="10" description="Allow ID 0 to access page" end="10" id="AID0" rwaccess="RW" width="1"/>
    
  <bitfield begin="9" description="Allow IDs > 5 to access page" end="9" id="AIDX" rwaccess="RW" width="1"/>
    
  <bitfield begin="8" description="Allow CPU to access page" end="8" id="LOCAL" rwaccess="RW" width="1"/>
    
  <bitfield begin="7" description="Non-secure (Secure devices only)" end="7" id="NS" rwaccess="" width="1"/>
    
  <bitfield begin="6" description="Emulatable (Secure devices only)" end="6" id="EMU" rwaccess="" width="1"/>
    
  <bitfield begin="5" description="Supervisor Read Access" end="5" id="SR" rwaccess="RW" width="1"/>
    
  <bitfield begin="4" description="Supervisor Write Access" end="4" id="SW" rwaccess="RW" width="1"/>
    
  <bitfield begin="3" description="Supervisor Execute Access" end="3" id="SX" rwaccess="RW" width="1"/>
    
  <bitfield begin="2" description="User Read Access" end="2" id="UR" rwaccess="RW" width="1"/>
    
  <bitfield begin="1" description="User Write Access" end="1" id="UW" rwaccess="RW" width="1"/>
    
  <bitfield begin="0" description="User Execute Access" end="0" id="UX" rwaccess="RW" width="1"/>
  </register>
  
  
  <register acronym="L2MPPA_3" description="L2 Memory Protection Page Attribute register" id="L2MPPA_3" offset="0x4A20C" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="16" id="RESV_1" rwaccess="" width="16"/>
    
  <bitfield begin="15" description="Allow ID 5 to access page" end="15" id="AID5" rwaccess="RW" width="1"/>
    
  <bitfield begin="14" description="Allow ID 4 to access page" end="14" id="AID4" rwaccess="RW" width="1"/>
    
  <bitfield begin="13" description="Allow ID 3 to access page" end="13" id="AID3" rwaccess="RW" width="1"/>
    
  <bitfield begin="12" description="Allow ID 2 to access page" end="12" id="AID2" rwaccess="RW" width="1"/>
    
  <bitfield begin="11" description="Allow ID 1 to access page" end="11" id="AID1" rwaccess="RW" width="1"/>
    
  <bitfield begin="10" description="Allow ID 0 to access page" end="10" id="AID0" rwaccess="RW" width="1"/>
    
  <bitfield begin="9" description="Allow IDs > 5 to access page" end="9" id="AIDX" rwaccess="RW" width="1"/>
    
  <bitfield begin="8" description="Allow CPU to access page" end="8" id="LOCAL" rwaccess="RW" width="1"/>
    
  <bitfield begin="7" description="Non-secure (Secure devices only)" end="7" id="NS" rwaccess="" width="1"/>
    
  <bitfield begin="6" description="Emulatable (Secure devices only)" end="6" id="EMU" rwaccess="" width="1"/>
    
  <bitfield begin="5" description="Supervisor Read Access" end="5" id="SR" rwaccess="RW" width="1"/>
    
  <bitfield begin="4" description="Supervisor Write Access" end="4" id="SW" rwaccess="RW" width="1"/>
    
  <bitfield begin="3" description="Supervisor Execute Access" end="3" id="SX" rwaccess="RW" width="1"/>
    
  <bitfield begin="2" description="User Read Access" end="2" id="UR" rwaccess="RW" width="1"/>
    
  <bitfield begin="1" description="User Write Access" end="1" id="UW" rwaccess="RW" width="1"/>
    
  <bitfield begin="0" description="User Execute Access" end="0" id="UX" rwaccess="RW" width="1"/>
  </register>
  
  
  <register acronym="L2MPPA_4" description="L2 Memory Protection Page Attribute register" id="L2MPPA_4" offset="0x4A210" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="16" id="RESV_1" rwaccess="" width="16"/>
    
  <bitfield begin="15" description="Allow ID 5 to access page" end="15" id="AID5" rwaccess="RW" width="1"/>
    
  <bitfield begin="14" description="Allow ID 4 to access page" end="14" id="AID4" rwaccess="RW" width="1"/>
    
  <bitfield begin="13" description="Allow ID 3 to access page" end="13" id="AID3" rwaccess="RW" width="1"/>
    
  <bitfield begin="12" description="Allow ID 2 to access page" end="12" id="AID2" rwaccess="RW" width="1"/>
    
  <bitfield begin="11" description="Allow ID 1 to access page" end="11" id="AID1" rwaccess="RW" width="1"/>
    
  <bitfield begin="10" description="Allow ID 0 to access page" end="10" id="AID0" rwaccess="RW" width="1"/>
    
  <bitfield begin="9" description="Allow IDs > 5 to access page" end="9" id="AIDX" rwaccess="RW" width="1"/>
    
  <bitfield begin="8" description="Allow CPU to access page" end="8" id="LOCAL" rwaccess="RW" width="1"/>
    
  <bitfield begin="7" description="Non-secure (Secure devices only)" end="7" id="NS" rwaccess="" width="1"/>
    
  <bitfield begin="6" description="Emulatable (Secure devices only)" end="6" id="EMU" rwaccess="" width="1"/>
    
  <bitfield begin="5" description="Supervisor Read Access" end="5" id="SR" rwaccess="RW" width="1"/>
    
  <bitfield begin="4" description="Supervisor Write Access" end="4" id="SW" rwaccess="RW" width="1"/>
    
  <bitfield begin="3" description="Supervisor Execute Access" end="3" id="SX" rwaccess="RW" width="1"/>
    
  <bitfield begin="2" description="User Read Access" end="2" id="UR" rwaccess="RW" width="1"/>
    
  <bitfield begin="1" description="User Write Access" end="1" id="UW" rwaccess="RW" width="1"/>
    
  <bitfield begin="0" description="User Execute Access" end="0" id="UX" rwaccess="RW" width="1"/>
  </register>
  
  
  <register acronym="L2MPPA_5" description="L2 Memory Protection Page Attribute register" id="L2MPPA_5" offset="0x4A214" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="16" id="RESV_1" rwaccess="" width="16"/>
    
  <bitfield begin="15" description="Allow ID 5 to access page" end="15" id="AID5" rwaccess="RW" width="1"/>
    
  <bitfield begin="14" description="Allow ID 4 to access page" end="14" id="AID4" rwaccess="RW" width="1"/>
    
  <bitfield begin="13" description="Allow ID 3 to access page" end="13" id="AID3" rwaccess="RW" width="1"/>
    
  <bitfield begin="12" description="Allow ID 2 to access page" end="12" id="AID2" rwaccess="RW" width="1"/>
    
  <bitfield begin="11" description="Allow ID 1 to access page" end="11" id="AID1" rwaccess="RW" width="1"/>
    
  <bitfield begin="10" description="Allow ID 0 to access page" end="10" id="AID0" rwaccess="RW" width="1"/>
    
  <bitfield begin="9" description="Allow IDs > 5 to access page" end="9" id="AIDX" rwaccess="RW" width="1"/>
    
  <bitfield begin="8" description="Allow CPU to access page" end="8" id="LOCAL" rwaccess="RW" width="1"/>
    
  <bitfield begin="7" description="Non-secure (Secure devices only)" end="7" id="NS" rwaccess="" width="1"/>
    
  <bitfield begin="6" description="Emulatable (Secure devices only)" end="6" id="EMU" rwaccess="" width="1"/>
    
  <bitfield begin="5" description="Supervisor Read Access" end="5" id="SR" rwaccess="RW" width="1"/>
    
  <bitfield begin="4" description="Supervisor Write Access" end="4" id="SW" rwaccess="RW" width="1"/>
    
  <bitfield begin="3" description="Supervisor Execute Access" end="3" id="SX" rwaccess="RW" width="1"/>
    
  <bitfield begin="2" description="User Read Access" end="2" id="UR" rwaccess="RW" width="1"/>
    
  <bitfield begin="1" description="User Write Access" end="1" id="UW" rwaccess="RW" width="1"/>
    
  <bitfield begin="0" description="User Execute Access" end="0" id="UX" rwaccess="RW" width="1"/>
  </register>
  
  
  <register acronym="L2MPPA_6" description="L2 Memory Protection Page Attribute register" id="L2MPPA_6" offset="0x4A218" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="16" id="RESV_1" rwaccess="" width="16"/>
    
  <bitfield begin="15" description="Allow ID 5 to access page" end="15" id="AID5" rwaccess="RW" width="1"/>
    
  <bitfield begin="14" description="Allow ID 4 to access page" end="14" id="AID4" rwaccess="RW" width="1"/>
    
  <bitfield begin="13" description="Allow ID 3 to access page" end="13" id="AID3" rwaccess="RW" width="1"/>
    
  <bitfield begin="12" description="Allow ID 2 to access page" end="12" id="AID2" rwaccess="RW" width="1"/>
    
  <bitfield begin="11" description="Allow ID 1 to access page" end="11" id="AID1" rwaccess="RW" width="1"/>
    
  <bitfield begin="10" description="Allow ID 0 to access page" end="10" id="AID0" rwaccess="RW" width="1"/>
    
  <bitfield begin="9" description="Allow IDs > 5 to access page" end="9" id="AIDX" rwaccess="RW" width="1"/>
    
  <bitfield begin="8" description="Allow CPU to access page" end="8" id="LOCAL" rwaccess="RW" width="1"/>
    
  <bitfield begin="7" description="Non-secure (Secure devices only)" end="7" id="NS" rwaccess="" width="1"/>
    
  <bitfield begin="6" description="Emulatable (Secure devices only)" end="6" id="EMU" rwaccess="" width="1"/>
    
  <bitfield begin="5" description="Supervisor Read Access" end="5" id="SR" rwaccess="RW" width="1"/>
    
  <bitfield begin="4" description="Supervisor Write Access" end="4" id="SW" rwaccess="RW" width="1"/>
    
  <bitfield begin="3" description="Supervisor Execute Access" end="3" id="SX" rwaccess="RW" width="1"/>
    
  <bitfield begin="2" description="User Read Access" end="2" id="UR" rwaccess="RW" width="1"/>
    
  <bitfield begin="1" description="User Write Access" end="1" id="UW" rwaccess="RW" width="1"/>
    
  <bitfield begin="0" description="User Execute Access" end="0" id="UX" rwaccess="RW" width="1"/>
  </register>
  
  
  <register acronym="L2MPPA_7" description="L2 Memory Protection Page Attribute register" id="L2MPPA_7" offset="0x4A21C" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="16" id="RESV_1" rwaccess="" width="16"/>
    
  <bitfield begin="15" description="Allow ID 5 to access page" end="15" id="AID5" rwaccess="RW" width="1"/>
    
  <bitfield begin="14" description="Allow ID 4 to access page" end="14" id="AID4" rwaccess="RW" width="1"/>
    
  <bitfield begin="13" description="Allow ID 3 to access page" end="13" id="AID3" rwaccess="RW" width="1"/>
    
  <bitfield begin="12" description="Allow ID 2 to access page" end="12" id="AID2" rwaccess="RW" width="1"/>
    
  <bitfield begin="11" description="Allow ID 1 to access page" end="11" id="AID1" rwaccess="RW" width="1"/>
    
  <bitfield begin="10" description="Allow ID 0 to access page" end="10" id="AID0" rwaccess="RW" width="1"/>
    
  <bitfield begin="9" description="Allow IDs > 5 to access page" end="9" id="AIDX" rwaccess="RW" width="1"/>
    
  <bitfield begin="8" description="Allow CPU to access page" end="8" id="LOCAL" rwaccess="RW" width="1"/>
    
  <bitfield begin="7" description="Non-secure (Secure devices only)" end="7" id="NS" rwaccess="" width="1"/>
    
  <bitfield begin="6" description="Emulatable (Secure devices only)" end="6" id="EMU" rwaccess="" width="1"/>
    
  <bitfield begin="5" description="Supervisor Read Access" end="5" id="SR" rwaccess="RW" width="1"/>
    
  <bitfield begin="4" description="Supervisor Write Access" end="4" id="SW" rwaccess="RW" width="1"/>
    
  <bitfield begin="3" description="Supervisor Execute Access" end="3" id="SX" rwaccess="RW" width="1"/>
    
  <bitfield begin="2" description="User Read Access" end="2" id="UR" rwaccess="RW" width="1"/>
    
  <bitfield begin="1" description="User Write Access" end="1" id="UW" rwaccess="RW" width="1"/>
    
  <bitfield begin="0" description="User Execute Access" end="0" id="UX" rwaccess="RW" width="1"/>
  </register>
  
  
  <register acronym="L2MPPA_8" description="L2 Memory Protection Page Attribute register" id="L2MPPA_8" offset="0x4A220" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="16" id="RESV_1" rwaccess="" width="16"/>
    
  <bitfield begin="15" description="Allow ID 5 to access page" end="15" id="AID5" rwaccess="RW" width="1"/>
    
  <bitfield begin="14" description="Allow ID 4 to access page" end="14" id="AID4" rwaccess="RW" width="1"/>
    
  <bitfield begin="13" description="Allow ID 3 to access page" end="13" id="AID3" rwaccess="RW" width="1"/>
    
  <bitfield begin="12" description="Allow ID 2 to access page" end="12" id="AID2" rwaccess="RW" width="1"/>
    
  <bitfield begin="11" description="Allow ID 1 to access page" end="11" id="AID1" rwaccess="RW" width="1"/>
    
  <bitfield begin="10" description="Allow ID 0 to access page" end="10" id="AID0" rwaccess="RW" width="1"/>
    
  <bitfield begin="9" description="Allow IDs > 5 to access page" end="9" id="AIDX" rwaccess="RW" width="1"/>
    
  <bitfield begin="8" description="Allow CPU to access page" end="8" id="LOCAL" rwaccess="RW" width="1"/>
    
  <bitfield begin="7" description="Non-secure (Secure devices only)" end="7" id="NS" rwaccess="" width="1"/>
    
  <bitfield begin="6" description="Emulatable (Secure devices only)" end="6" id="EMU" rwaccess="" width="1"/>
    
  <bitfield begin="5" description="Supervisor Read Access" end="5" id="SR" rwaccess="RW" width="1"/>
    
  <bitfield begin="4" description="Supervisor Write Access" end="4" id="SW" rwaccess="RW" width="1"/>
    
  <bitfield begin="3" description="Supervisor Execute Access" end="3" id="SX" rwaccess="RW" width="1"/>
    
  <bitfield begin="2" description="User Read Access" end="2" id="UR" rwaccess="RW" width="1"/>
    
  <bitfield begin="1" description="User Write Access" end="1" id="UW" rwaccess="RW" width="1"/>
    
  <bitfield begin="0" description="User Execute Access" end="0" id="UX" rwaccess="RW" width="1"/>
  </register>
  
  
  <register acronym="L2MPPA_9" description="L2 Memory Protection Page Attribute register" id="L2MPPA_9" offset="0x4A224" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="16" id="RESV_1" rwaccess="" width="16"/>
    
  <bitfield begin="15" description="Allow ID 5 to access page" end="15" id="AID5" rwaccess="RW" width="1"/>
    
  <bitfield begin="14" description="Allow ID 4 to access page" end="14" id="AID4" rwaccess="RW" width="1"/>
    
  <bitfield begin="13" description="Allow ID 3 to access page" end="13" id="AID3" rwaccess="RW" width="1"/>
    
  <bitfield begin="12" description="Allow ID 2 to access page" end="12" id="AID2" rwaccess="RW" width="1"/>
    
  <bitfield begin="11" description="Allow ID 1 to access page" end="11" id="AID1" rwaccess="RW" width="1"/>
    
  <bitfield begin="10" description="Allow ID 0 to access page" end="10" id="AID0" rwaccess="RW" width="1"/>
    
  <bitfield begin="9" description="Allow IDs > 5 to access page" end="9" id="AIDX" rwaccess="RW" width="1"/>
    
  <bitfield begin="8" description="Allow CPU to access page" end="8" id="LOCAL" rwaccess="RW" width="1"/>
    
  <bitfield begin="7" description="Non-secure (Secure devices only)" end="7" id="NS" rwaccess="" width="1"/>
    
  <bitfield begin="6" description="Emulatable (Secure devices only)" end="6" id="EMU" rwaccess="" width="1"/>
    
  <bitfield begin="5" description="Supervisor Read Access" end="5" id="SR" rwaccess="RW" width="1"/>
    
  <bitfield begin="4" description="Supervisor Write Access" end="4" id="SW" rwaccess="RW" width="1"/>
    
  <bitfield begin="3" description="Supervisor Execute Access" end="3" id="SX" rwaccess="RW" width="1"/>
    
  <bitfield begin="2" description="User Read Access" end="2" id="UR" rwaccess="RW" width="1"/>
    
  <bitfield begin="1" description="User Write Access" end="1" id="UW" rwaccess="RW" width="1"/>
    
  <bitfield begin="0" description="User Execute Access" end="0" id="UX" rwaccess="RW" width="1"/>
  </register>
  
  
  <register acronym="L2MPPA_10" description="L2 Memory Protection Page Attribute register" id="L2MPPA_10" offset="0x4A228" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="16" id="RESV_1" rwaccess="" width="16"/>
    
  <bitfield begin="15" description="Allow ID 5 to access page" end="15" id="AID5" rwaccess="RW" width="1"/>
    
  <bitfield begin="14" description="Allow ID 4 to access page" end="14" id="AID4" rwaccess="RW" width="1"/>
    
  <bitfield begin="13" description="Allow ID 3 to access page" end="13" id="AID3" rwaccess="RW" width="1"/>
    
  <bitfield begin="12" description="Allow ID 2 to access page" end="12" id="AID2" rwaccess="RW" width="1"/>
    
  <bitfield begin="11" description="Allow ID 1 to access page" end="11" id="AID1" rwaccess="RW" width="1"/>
    
  <bitfield begin="10" description="Allow ID 0 to access page" end="10" id="AID0" rwaccess="RW" width="1"/>
    
  <bitfield begin="9" description="Allow IDs > 5 to access page" end="9" id="AIDX" rwaccess="RW" width="1"/>
    
  <bitfield begin="8" description="Allow CPU to access page" end="8" id="LOCAL" rwaccess="RW" width="1"/>
    
  <bitfield begin="7" description="Non-secure (Secure devices only)" end="7" id="NS" rwaccess="" width="1"/>
    
  <bitfield begin="6" description="Emulatable (Secure devices only)" end="6" id="EMU" rwaccess="" width="1"/>
    
  <bitfield begin="5" description="Supervisor Read Access" end="5" id="SR" rwaccess="RW" width="1"/>
    
  <bitfield begin="4" description="Supervisor Write Access" end="4" id="SW" rwaccess="RW" width="1"/>
    
  <bitfield begin="3" description="Supervisor Execute Access" end="3" id="SX" rwaccess="RW" width="1"/>
    
  <bitfield begin="2" description="User Read Access" end="2" id="UR" rwaccess="RW" width="1"/>
    
  <bitfield begin="1" description="User Write Access" end="1" id="UW" rwaccess="RW" width="1"/>
    
  <bitfield begin="0" description="User Execute Access" end="0" id="UX" rwaccess="RW" width="1"/>
  </register>
  
  
  <register acronym="L2MPPA_11" description="L2 Memory Protection Page Attribute register" id="L2MPPA_11" offset="0x4A22C" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="16" id="RESV_1" rwaccess="" width="16"/>
    
  <bitfield begin="15" description="Allow ID 5 to access page" end="15" id="AID5" rwaccess="RW" width="1"/>
    
  <bitfield begin="14" description="Allow ID 4 to access page" end="14" id="AID4" rwaccess="RW" width="1"/>
    
  <bitfield begin="13" description="Allow ID 3 to access page" end="13" id="AID3" rwaccess="RW" width="1"/>
    
  <bitfield begin="12" description="Allow ID 2 to access page" end="12" id="AID2" rwaccess="RW" width="1"/>
    
  <bitfield begin="11" description="Allow ID 1 to access page" end="11" id="AID1" rwaccess="RW" width="1"/>
    
  <bitfield begin="10" description="Allow ID 0 to access page" end="10" id="AID0" rwaccess="RW" width="1"/>
    
  <bitfield begin="9" description="Allow IDs > 5 to access page" end="9" id="AIDX" rwaccess="RW" width="1"/>
    
  <bitfield begin="8" description="Allow CPU to access page" end="8" id="LOCAL" rwaccess="RW" width="1"/>
    
  <bitfield begin="7" description="Non-secure (Secure devices only)" end="7" id="NS" rwaccess="" width="1"/>
    
  <bitfield begin="6" description="Emulatable (Secure devices only)" end="6" id="EMU" rwaccess="" width="1"/>
    
  <bitfield begin="5" description="Supervisor Read Access" end="5" id="SR" rwaccess="RW" width="1"/>
    
  <bitfield begin="4" description="Supervisor Write Access" end="4" id="SW" rwaccess="RW" width="1"/>
    
  <bitfield begin="3" description="Supervisor Execute Access" end="3" id="SX" rwaccess="RW" width="1"/>
    
  <bitfield begin="2" description="User Read Access" end="2" id="UR" rwaccess="RW" width="1"/>
    
  <bitfield begin="1" description="User Write Access" end="1" id="UW" rwaccess="RW" width="1"/>
    
  <bitfield begin="0" description="User Execute Access" end="0" id="UX" rwaccess="RW" width="1"/>
  </register>
  
  
  <register acronym="L2MPPA_12" description="L2 Memory Protection Page Attribute register" id="L2MPPA_12" offset="0x4A230" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="16" id="RESV_1" rwaccess="" width="16"/>
    
  <bitfield begin="15" description="Allow ID 5 to access page" end="15" id="AID5" rwaccess="RW" width="1"/>
    
  <bitfield begin="14" description="Allow ID 4 to access page" end="14" id="AID4" rwaccess="RW" width="1"/>
    
  <bitfield begin="13" description="Allow ID 3 to access page" end="13" id="AID3" rwaccess="RW" width="1"/>
    
  <bitfield begin="12" description="Allow ID 2 to access page" end="12" id="AID2" rwaccess="RW" width="1"/>
    
  <bitfield begin="11" description="Allow ID 1 to access page" end="11" id="AID1" rwaccess="RW" width="1"/>
    
  <bitfield begin="10" description="Allow ID 0 to access page" end="10" id="AID0" rwaccess="RW" width="1"/>
    
  <bitfield begin="9" description="Allow IDs > 5 to access page" end="9" id="AIDX" rwaccess="RW" width="1"/>
    
  <bitfield begin="8" description="Allow CPU to access page" end="8" id="LOCAL" rwaccess="RW" width="1"/>
    
  <bitfield begin="7" description="Non-secure (Secure devices only)" end="7" id="NS" rwaccess="" width="1"/>
    
  <bitfield begin="6" description="Emulatable (Secure devices only)" end="6" id="EMU" rwaccess="" width="1"/>
    
  <bitfield begin="5" description="Supervisor Read Access" end="5" id="SR" rwaccess="RW" width="1"/>
    
  <bitfield begin="4" description="Supervisor Write Access" end="4" id="SW" rwaccess="RW" width="1"/>
    
  <bitfield begin="3" description="Supervisor Execute Access" end="3" id="SX" rwaccess="RW" width="1"/>
    
  <bitfield begin="2" description="User Read Access" end="2" id="UR" rwaccess="RW" width="1"/>
    
  <bitfield begin="1" description="User Write Access" end="1" id="UW" rwaccess="RW" width="1"/>
    
  <bitfield begin="0" description="User Execute Access" end="0" id="UX" rwaccess="RW" width="1"/>
  </register>
  
  
  <register acronym="L2MPPA_13" description="L2 Memory Protection Page Attribute register" id="L2MPPA_13" offset="0x4A234" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="16" id="RESV_1" rwaccess="" width="16"/>
    
  <bitfield begin="15" description="Allow ID 5 to access page" end="15" id="AID5" rwaccess="RW" width="1"/>
    
  <bitfield begin="14" description="Allow ID 4 to access page" end="14" id="AID4" rwaccess="RW" width="1"/>
    
  <bitfield begin="13" description="Allow ID 3 to access page" end="13" id="AID3" rwaccess="RW" width="1"/>
    
  <bitfield begin="12" description="Allow ID 2 to access page" end="12" id="AID2" rwaccess="RW" width="1"/>
    
  <bitfield begin="11" description="Allow ID 1 to access page" end="11" id="AID1" rwaccess="RW" width="1"/>
    
  <bitfield begin="10" description="Allow ID 0 to access page" end="10" id="AID0" rwaccess="RW" width="1"/>
    
  <bitfield begin="9" description="Allow IDs > 5 to access page" end="9" id="AIDX" rwaccess="RW" width="1"/>
    
  <bitfield begin="8" description="Allow CPU to access page" end="8" id="LOCAL" rwaccess="RW" width="1"/>
    
  <bitfield begin="7" description="Non-secure (Secure devices only)" end="7" id="NS" rwaccess="" width="1"/>
    
  <bitfield begin="6" description="Emulatable (Secure devices only)" end="6" id="EMU" rwaccess="" width="1"/>
    
  <bitfield begin="5" description="Supervisor Read Access" end="5" id="SR" rwaccess="RW" width="1"/>
    
  <bitfield begin="4" description="Supervisor Write Access" end="4" id="SW" rwaccess="RW" width="1"/>
    
  <bitfield begin="3" description="Supervisor Execute Access" end="3" id="SX" rwaccess="RW" width="1"/>
    
  <bitfield begin="2" description="User Read Access" end="2" id="UR" rwaccess="RW" width="1"/>
    
  <bitfield begin="1" description="User Write Access" end="1" id="UW" rwaccess="RW" width="1"/>
    
  <bitfield begin="0" description="User Execute Access" end="0" id="UX" rwaccess="RW" width="1"/>
  </register>
  
  
  <register acronym="L2MPPA_14" description="L2 Memory Protection Page Attribute register" id="L2MPPA_14" offset="0x4A238" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="16" id="RESV_1" rwaccess="" width="16"/>
    
  <bitfield begin="15" description="Allow ID 5 to access page" end="15" id="AID5" rwaccess="RW" width="1"/>
    
  <bitfield begin="14" description="Allow ID 4 to access page" end="14" id="AID4" rwaccess="RW" width="1"/>
    
  <bitfield begin="13" description="Allow ID 3 to access page" end="13" id="AID3" rwaccess="RW" width="1"/>
    
  <bitfield begin="12" description="Allow ID 2 to access page" end="12" id="AID2" rwaccess="RW" width="1"/>
    
  <bitfield begin="11" description="Allow ID 1 to access page" end="11" id="AID1" rwaccess="RW" width="1"/>
    
  <bitfield begin="10" description="Allow ID 0 to access page" end="10" id="AID0" rwaccess="RW" width="1"/>
    
  <bitfield begin="9" description="Allow IDs > 5 to access page" end="9" id="AIDX" rwaccess="RW" width="1"/>
    
  <bitfield begin="8" description="Allow CPU to access page" end="8" id="LOCAL" rwaccess="RW" width="1"/>
    
  <bitfield begin="7" description="Non-secure (Secure devices only)" end="7" id="NS" rwaccess="" width="1"/>
    
  <bitfield begin="6" description="Emulatable (Secure devices only)" end="6" id="EMU" rwaccess="" width="1"/>
    
  <bitfield begin="5" description="Supervisor Read Access" end="5" id="SR" rwaccess="RW" width="1"/>
    
  <bitfield begin="4" description="Supervisor Write Access" end="4" id="SW" rwaccess="RW" width="1"/>
    
  <bitfield begin="3" description="Supervisor Execute Access" end="3" id="SX" rwaccess="RW" width="1"/>
    
  <bitfield begin="2" description="User Read Access" end="2" id="UR" rwaccess="RW" width="1"/>
    
  <bitfield begin="1" description="User Write Access" end="1" id="UW" rwaccess="RW" width="1"/>
    
  <bitfield begin="0" description="User Execute Access" end="0" id="UX" rwaccess="RW" width="1"/>
  </register>
  
  
  <register acronym="L2MPPA_15" description="L2 Memory Protection Page Attribute register" id="L2MPPA_15" offset="0x4A23C" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="16" id="RESV_1" rwaccess="" width="16"/>
    
  <bitfield begin="15" description="Allow ID 5 to access page" end="15" id="AID5" rwaccess="RW" width="1"/>
    
  <bitfield begin="14" description="Allow ID 4 to access page" end="14" id="AID4" rwaccess="RW" width="1"/>
    
  <bitfield begin="13" description="Allow ID 3 to access page" end="13" id="AID3" rwaccess="RW" width="1"/>
    
  <bitfield begin="12" description="Allow ID 2 to access page" end="12" id="AID2" rwaccess="RW" width="1"/>
    
  <bitfield begin="11" description="Allow ID 1 to access page" end="11" id="AID1" rwaccess="RW" width="1"/>
    
  <bitfield begin="10" description="Allow ID 0 to access page" end="10" id="AID0" rwaccess="RW" width="1"/>
    
  <bitfield begin="9" description="Allow IDs > 5 to access page" end="9" id="AIDX" rwaccess="RW" width="1"/>
    
  <bitfield begin="8" description="Allow CPU to access page" end="8" id="LOCAL" rwaccess="RW" width="1"/>
    
  <bitfield begin="7" description="Non-secure (Secure devices only)" end="7" id="NS" rwaccess="" width="1"/>
    
  <bitfield begin="6" description="Emulatable (Secure devices only)" end="6" id="EMU" rwaccess="" width="1"/>
    
  <bitfield begin="5" description="Supervisor Read Access" end="5" id="SR" rwaccess="RW" width="1"/>
    
  <bitfield begin="4" description="Supervisor Write Access" end="4" id="SW" rwaccess="RW" width="1"/>
    
  <bitfield begin="3" description="Supervisor Execute Access" end="3" id="SX" rwaccess="RW" width="1"/>
    
  <bitfield begin="2" description="User Read Access" end="2" id="UR" rwaccess="RW" width="1"/>
    
  <bitfield begin="1" description="User Write Access" end="1" id="UW" rwaccess="RW" width="1"/>
    
  <bitfield begin="0" description="User Execute Access" end="0" id="UX" rwaccess="RW" width="1"/>
  </register>
  
  
  <register acronym="L2MPPA_16" description="L2 Memory Protection Page Attribute register" id="L2MPPA_16" offset="0x4A240" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="16" id="RESV_1" rwaccess="" width="16"/>
    
  <bitfield begin="15" description="Allow ID 5 to access page" end="15" id="AID5" rwaccess="RW" width="1"/>
    
  <bitfield begin="14" description="Allow ID 4 to access page" end="14" id="AID4" rwaccess="RW" width="1"/>
    
  <bitfield begin="13" description="Allow ID 3 to access page" end="13" id="AID3" rwaccess="RW" width="1"/>
    
  <bitfield begin="12" description="Allow ID 2 to access page" end="12" id="AID2" rwaccess="RW" width="1"/>
    
  <bitfield begin="11" description="Allow ID 1 to access page" end="11" id="AID1" rwaccess="RW" width="1"/>
    
  <bitfield begin="10" description="Allow ID 0 to access page" end="10" id="AID0" rwaccess="RW" width="1"/>
    
  <bitfield begin="9" description="Allow IDs > 5 to access page" end="9" id="AIDX" rwaccess="RW" width="1"/>
    
  <bitfield begin="8" description="Allow CPU to access page" end="8" id="LOCAL" rwaccess="RW" width="1"/>
    
  <bitfield begin="7" description="Non-secure (Secure devices only)" end="7" id="NS" rwaccess="" width="1"/>
    
  <bitfield begin="6" description="Emulatable (Secure devices only)" end="6" id="EMU" rwaccess="" width="1"/>
    
  <bitfield begin="5" description="Supervisor Read Access" end="5" id="SR" rwaccess="RW" width="1"/>
    
  <bitfield begin="4" description="Supervisor Write Access" end="4" id="SW" rwaccess="RW" width="1"/>
    
  <bitfield begin="3" description="Supervisor Execute Access" end="3" id="SX" rwaccess="RW" width="1"/>
    
  <bitfield begin="2" description="User Read Access" end="2" id="UR" rwaccess="RW" width="1"/>
    
  <bitfield begin="1" description="User Write Access" end="1" id="UW" rwaccess="RW" width="1"/>
    
  <bitfield begin="0" description="User Execute Access" end="0" id="UX" rwaccess="RW" width="1"/>
  </register>
  
  
  <register acronym="L2MPPA_17" description="L2 Memory Protection Page Attribute register" id="L2MPPA_17" offset="0x4A244" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="16" id="RESV_1" rwaccess="" width="16"/>
    
  <bitfield begin="15" description="Allow ID 5 to access page" end="15" id="AID5" rwaccess="RW" width="1"/>
    
  <bitfield begin="14" description="Allow ID 4 to access page" end="14" id="AID4" rwaccess="RW" width="1"/>
    
  <bitfield begin="13" description="Allow ID 3 to access page" end="13" id="AID3" rwaccess="RW" width="1"/>
    
  <bitfield begin="12" description="Allow ID 2 to access page" end="12" id="AID2" rwaccess="RW" width="1"/>
    
  <bitfield begin="11" description="Allow ID 1 to access page" end="11" id="AID1" rwaccess="RW" width="1"/>
    
  <bitfield begin="10" description="Allow ID 0 to access page" end="10" id="AID0" rwaccess="RW" width="1"/>
    
  <bitfield begin="9" description="Allow IDs > 5 to access page" end="9" id="AIDX" rwaccess="RW" width="1"/>
    
  <bitfield begin="8" description="Allow CPU to access page" end="8" id="LOCAL" rwaccess="RW" width="1"/>
    
  <bitfield begin="7" description="Non-secure (Secure devices only)" end="7" id="NS" rwaccess="" width="1"/>
    
  <bitfield begin="6" description="Emulatable (Secure devices only)" end="6" id="EMU" rwaccess="" width="1"/>
    
  <bitfield begin="5" description="Supervisor Read Access" end="5" id="SR" rwaccess="RW" width="1"/>
    
  <bitfield begin="4" description="Supervisor Write Access" end="4" id="SW" rwaccess="RW" width="1"/>
    
  <bitfield begin="3" description="Supervisor Execute Access" end="3" id="SX" rwaccess="RW" width="1"/>
    
  <bitfield begin="2" description="User Read Access" end="2" id="UR" rwaccess="RW" width="1"/>
    
  <bitfield begin="1" description="User Write Access" end="1" id="UW" rwaccess="RW" width="1"/>
    
  <bitfield begin="0" description="User Execute Access" end="0" id="UX" rwaccess="RW" width="1"/>
  </register>
  
  
  <register acronym="L2MPPA_18" description="L2 Memory Protection Page Attribute register" id="L2MPPA_18" offset="0x4A248" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="16" id="RESV_1" rwaccess="" width="16"/>
    
  <bitfield begin="15" description="Allow ID 5 to access page" end="15" id="AID5" rwaccess="RW" width="1"/>
    
  <bitfield begin="14" description="Allow ID 4 to access page" end="14" id="AID4" rwaccess="RW" width="1"/>
    
  <bitfield begin="13" description="Allow ID 3 to access page" end="13" id="AID3" rwaccess="RW" width="1"/>
    
  <bitfield begin="12" description="Allow ID 2 to access page" end="12" id="AID2" rwaccess="RW" width="1"/>
    
  <bitfield begin="11" description="Allow ID 1 to access page" end="11" id="AID1" rwaccess="RW" width="1"/>
    
  <bitfield begin="10" description="Allow ID 0 to access page" end="10" id="AID0" rwaccess="RW" width="1"/>
    
  <bitfield begin="9" description="Allow IDs > 5 to access page" end="9" id="AIDX" rwaccess="RW" width="1"/>
    
  <bitfield begin="8" description="Allow CPU to access page" end="8" id="LOCAL" rwaccess="RW" width="1"/>
    
  <bitfield begin="7" description="Non-secure (Secure devices only)" end="7" id="NS" rwaccess="" width="1"/>
    
  <bitfield begin="6" description="Emulatable (Secure devices only)" end="6" id="EMU" rwaccess="" width="1"/>
    
  <bitfield begin="5" description="Supervisor Read Access" end="5" id="SR" rwaccess="RW" width="1"/>
    
  <bitfield begin="4" description="Supervisor Write Access" end="4" id="SW" rwaccess="RW" width="1"/>
    
  <bitfield begin="3" description="Supervisor Execute Access" end="3" id="SX" rwaccess="RW" width="1"/>
    
  <bitfield begin="2" description="User Read Access" end="2" id="UR" rwaccess="RW" width="1"/>
    
  <bitfield begin="1" description="User Write Access" end="1" id="UW" rwaccess="RW" width="1"/>
    
  <bitfield begin="0" description="User Execute Access" end="0" id="UX" rwaccess="RW" width="1"/>
  </register>
  
  
  <register acronym="L2MPPA_19" description="L2 Memory Protection Page Attribute register" id="L2MPPA_19" offset="0x4A24C" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="16" id="RESV_1" rwaccess="" width="16"/>
    
  <bitfield begin="15" description="Allow ID 5 to access page" end="15" id="AID5" rwaccess="RW" width="1"/>
    
  <bitfield begin="14" description="Allow ID 4 to access page" end="14" id="AID4" rwaccess="RW" width="1"/>
    
  <bitfield begin="13" description="Allow ID 3 to access page" end="13" id="AID3" rwaccess="RW" width="1"/>
    
  <bitfield begin="12" description="Allow ID 2 to access page" end="12" id="AID2" rwaccess="RW" width="1"/>
    
  <bitfield begin="11" description="Allow ID 1 to access page" end="11" id="AID1" rwaccess="RW" width="1"/>
    
  <bitfield begin="10" description="Allow ID 0 to access page" end="10" id="AID0" rwaccess="RW" width="1"/>
    
  <bitfield begin="9" description="Allow IDs > 5 to access page" end="9" id="AIDX" rwaccess="RW" width="1"/>
    
  <bitfield begin="8" description="Allow CPU to access page" end="8" id="LOCAL" rwaccess="RW" width="1"/>
    
  <bitfield begin="7" description="Non-secure (Secure devices only)" end="7" id="NS" rwaccess="" width="1"/>
    
  <bitfield begin="6" description="Emulatable (Secure devices only)" end="6" id="EMU" rwaccess="" width="1"/>
    
  <bitfield begin="5" description="Supervisor Read Access" end="5" id="SR" rwaccess="RW" width="1"/>
    
  <bitfield begin="4" description="Supervisor Write Access" end="4" id="SW" rwaccess="RW" width="1"/>
    
  <bitfield begin="3" description="Supervisor Execute Access" end="3" id="SX" rwaccess="RW" width="1"/>
    
  <bitfield begin="2" description="User Read Access" end="2" id="UR" rwaccess="RW" width="1"/>
    
  <bitfield begin="1" description="User Write Access" end="1" id="UW" rwaccess="RW" width="1"/>
    
  <bitfield begin="0" description="User Execute Access" end="0" id="UX" rwaccess="RW" width="1"/>
  </register>
  
  
  <register acronym="L2MPPA_20" description="L2 Memory Protection Page Attribute register" id="L2MPPA_20" offset="0x4A250" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="16" id="RESV_1" rwaccess="" width="16"/>
    
  <bitfield begin="15" description="Allow ID 5 to access page" end="15" id="AID5" rwaccess="RW" width="1"/>
    
  <bitfield begin="14" description="Allow ID 4 to access page" end="14" id="AID4" rwaccess="RW" width="1"/>
    
  <bitfield begin="13" description="Allow ID 3 to access page" end="13" id="AID3" rwaccess="RW" width="1"/>
    
  <bitfield begin="12" description="Allow ID 2 to access page" end="12" id="AID2" rwaccess="RW" width="1"/>
    
  <bitfield begin="11" description="Allow ID 1 to access page" end="11" id="AID1" rwaccess="RW" width="1"/>
    
  <bitfield begin="10" description="Allow ID 0 to access page" end="10" id="AID0" rwaccess="RW" width="1"/>
    
  <bitfield begin="9" description="Allow IDs > 5 to access page" end="9" id="AIDX" rwaccess="RW" width="1"/>
    
  <bitfield begin="8" description="Allow CPU to access page" end="8" id="LOCAL" rwaccess="RW" width="1"/>
    
  <bitfield begin="7" description="Non-secure (Secure devices only)" end="7" id="NS" rwaccess="" width="1"/>
    
  <bitfield begin="6" description="Emulatable (Secure devices only)" end="6" id="EMU" rwaccess="" width="1"/>
    
  <bitfield begin="5" description="Supervisor Read Access" end="5" id="SR" rwaccess="RW" width="1"/>
    
  <bitfield begin="4" description="Supervisor Write Access" end="4" id="SW" rwaccess="RW" width="1"/>
    
  <bitfield begin="3" description="Supervisor Execute Access" end="3" id="SX" rwaccess="RW" width="1"/>
    
  <bitfield begin="2" description="User Read Access" end="2" id="UR" rwaccess="RW" width="1"/>
    
  <bitfield begin="1" description="User Write Access" end="1" id="UW" rwaccess="RW" width="1"/>
    
  <bitfield begin="0" description="User Execute Access" end="0" id="UX" rwaccess="RW" width="1"/>
  </register>
  
  
  <register acronym="L2MPPA_21" description="L2 Memory Protection Page Attribute register" id="L2MPPA_21" offset="0x4A254" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="16" id="RESV_1" rwaccess="" width="16"/>
    
  <bitfield begin="15" description="Allow ID 5 to access page" end="15" id="AID5" rwaccess="RW" width="1"/>
    
  <bitfield begin="14" description="Allow ID 4 to access page" end="14" id="AID4" rwaccess="RW" width="1"/>
    
  <bitfield begin="13" description="Allow ID 3 to access page" end="13" id="AID3" rwaccess="RW" width="1"/>
    
  <bitfield begin="12" description="Allow ID 2 to access page" end="12" id="AID2" rwaccess="RW" width="1"/>
    
  <bitfield begin="11" description="Allow ID 1 to access page" end="11" id="AID1" rwaccess="RW" width="1"/>
    
  <bitfield begin="10" description="Allow ID 0 to access page" end="10" id="AID0" rwaccess="RW" width="1"/>
    
  <bitfield begin="9" description="Allow IDs > 5 to access page" end="9" id="AIDX" rwaccess="RW" width="1"/>
    
  <bitfield begin="8" description="Allow CPU to access page" end="8" id="LOCAL" rwaccess="RW" width="1"/>
    
  <bitfield begin="7" description="Non-secure (Secure devices only)" end="7" id="NS" rwaccess="" width="1"/>
    
  <bitfield begin="6" description="Emulatable (Secure devices only)" end="6" id="EMU" rwaccess="" width="1"/>
    
  <bitfield begin="5" description="Supervisor Read Access" end="5" id="SR" rwaccess="RW" width="1"/>
    
  <bitfield begin="4" description="Supervisor Write Access" end="4" id="SW" rwaccess="RW" width="1"/>
    
  <bitfield begin="3" description="Supervisor Execute Access" end="3" id="SX" rwaccess="RW" width="1"/>
    
  <bitfield begin="2" description="User Read Access" end="2" id="UR" rwaccess="RW" width="1"/>
    
  <bitfield begin="1" description="User Write Access" end="1" id="UW" rwaccess="RW" width="1"/>
    
  <bitfield begin="0" description="User Execute Access" end="0" id="UX" rwaccess="RW" width="1"/>
  </register>
  
  
  <register acronym="L2MPPA_22" description="L2 Memory Protection Page Attribute register" id="L2MPPA_22" offset="0x4A258" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="16" id="RESV_1" rwaccess="" width="16"/>
    
  <bitfield begin="15" description="Allow ID 5 to access page" end="15" id="AID5" rwaccess="RW" width="1"/>
    
  <bitfield begin="14" description="Allow ID 4 to access page" end="14" id="AID4" rwaccess="RW" width="1"/>
    
  <bitfield begin="13" description="Allow ID 3 to access page" end="13" id="AID3" rwaccess="RW" width="1"/>
    
  <bitfield begin="12" description="Allow ID 2 to access page" end="12" id="AID2" rwaccess="RW" width="1"/>
    
  <bitfield begin="11" description="Allow ID 1 to access page" end="11" id="AID1" rwaccess="RW" width="1"/>
    
  <bitfield begin="10" description="Allow ID 0 to access page" end="10" id="AID0" rwaccess="RW" width="1"/>
    
  <bitfield begin="9" description="Allow IDs > 5 to access page" end="9" id="AIDX" rwaccess="RW" width="1"/>
    
  <bitfield begin="8" description="Allow CPU to access page" end="8" id="LOCAL" rwaccess="RW" width="1"/>
    
  <bitfield begin="7" description="Non-secure (Secure devices only)" end="7" id="NS" rwaccess="" width="1"/>
    
  <bitfield begin="6" description="Emulatable (Secure devices only)" end="6" id="EMU" rwaccess="" width="1"/>
    
  <bitfield begin="5" description="Supervisor Read Access" end="5" id="SR" rwaccess="RW" width="1"/>
    
  <bitfield begin="4" description="Supervisor Write Access" end="4" id="SW" rwaccess="RW" width="1"/>
    
  <bitfield begin="3" description="Supervisor Execute Access" end="3" id="SX" rwaccess="RW" width="1"/>
    
  <bitfield begin="2" description="User Read Access" end="2" id="UR" rwaccess="RW" width="1"/>
    
  <bitfield begin="1" description="User Write Access" end="1" id="UW" rwaccess="RW" width="1"/>
    
  <bitfield begin="0" description="User Execute Access" end="0" id="UX" rwaccess="RW" width="1"/>
  </register>
  
  
  <register acronym="L2MPPA_23" description="L2 Memory Protection Page Attribute register" id="L2MPPA_23" offset="0x4A25C" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="16" id="RESV_1" rwaccess="" width="16"/>
    
  <bitfield begin="15" description="Allow ID 5 to access page" end="15" id="AID5" rwaccess="RW" width="1"/>
    
  <bitfield begin="14" description="Allow ID 4 to access page" end="14" id="AID4" rwaccess="RW" width="1"/>
    
  <bitfield begin="13" description="Allow ID 3 to access page" end="13" id="AID3" rwaccess="RW" width="1"/>
    
  <bitfield begin="12" description="Allow ID 2 to access page" end="12" id="AID2" rwaccess="RW" width="1"/>
    
  <bitfield begin="11" description="Allow ID 1 to access page" end="11" id="AID1" rwaccess="RW" width="1"/>
    
  <bitfield begin="10" description="Allow ID 0 to access page" end="10" id="AID0" rwaccess="RW" width="1"/>
    
  <bitfield begin="9" description="Allow IDs > 5 to access page" end="9" id="AIDX" rwaccess="RW" width="1"/>
    
  <bitfield begin="8" description="Allow CPU to access page" end="8" id="LOCAL" rwaccess="RW" width="1"/>
    
  <bitfield begin="7" description="Non-secure (Secure devices only)" end="7" id="NS" rwaccess="" width="1"/>
    
  <bitfield begin="6" description="Emulatable (Secure devices only)" end="6" id="EMU" rwaccess="" width="1"/>
    
  <bitfield begin="5" description="Supervisor Read Access" end="5" id="SR" rwaccess="RW" width="1"/>
    
  <bitfield begin="4" description="Supervisor Write Access" end="4" id="SW" rwaccess="RW" width="1"/>
    
  <bitfield begin="3" description="Supervisor Execute Access" end="3" id="SX" rwaccess="RW" width="1"/>
    
  <bitfield begin="2" description="User Read Access" end="2" id="UR" rwaccess="RW" width="1"/>
    
  <bitfield begin="1" description="User Write Access" end="1" id="UW" rwaccess="RW" width="1"/>
    
  <bitfield begin="0" description="User Execute Access" end="0" id="UX" rwaccess="RW" width="1"/>
  </register>
  
  
  <register acronym="L2MPPA_24" description="L2 Memory Protection Page Attribute register" id="L2MPPA_24" offset="0x4A260" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="16" id="RESV_1" rwaccess="" width="16"/>
    
  <bitfield begin="15" description="Allow ID 5 to access page" end="15" id="AID5" rwaccess="RW" width="1"/>
    
  <bitfield begin="14" description="Allow ID 4 to access page" end="14" id="AID4" rwaccess="RW" width="1"/>
    
  <bitfield begin="13" description="Allow ID 3 to access page" end="13" id="AID3" rwaccess="RW" width="1"/>
    
  <bitfield begin="12" description="Allow ID 2 to access page" end="12" id="AID2" rwaccess="RW" width="1"/>
    
  <bitfield begin="11" description="Allow ID 1 to access page" end="11" id="AID1" rwaccess="RW" width="1"/>
    
  <bitfield begin="10" description="Allow ID 0 to access page" end="10" id="AID0" rwaccess="RW" width="1"/>
    
  <bitfield begin="9" description="Allow IDs > 5 to access page" end="9" id="AIDX" rwaccess="RW" width="1"/>
    
  <bitfield begin="8" description="Allow CPU to access page" end="8" id="LOCAL" rwaccess="RW" width="1"/>
    
  <bitfield begin="7" description="Non-secure (Secure devices only)" end="7" id="NS" rwaccess="" width="1"/>
    
  <bitfield begin="6" description="Emulatable (Secure devices only)" end="6" id="EMU" rwaccess="" width="1"/>
    
  <bitfield begin="5" description="Supervisor Read Access" end="5" id="SR" rwaccess="RW" width="1"/>
    
  <bitfield begin="4" description="Supervisor Write Access" end="4" id="SW" rwaccess="RW" width="1"/>
    
  <bitfield begin="3" description="Supervisor Execute Access" end="3" id="SX" rwaccess="RW" width="1"/>
    
  <bitfield begin="2" description="User Read Access" end="2" id="UR" rwaccess="RW" width="1"/>
    
  <bitfield begin="1" description="User Write Access" end="1" id="UW" rwaccess="RW" width="1"/>
    
  <bitfield begin="0" description="User Execute Access" end="0" id="UX" rwaccess="RW" width="1"/>
  </register>
  
  
  <register acronym="L2MPPA_25" description="L2 Memory Protection Page Attribute register" id="L2MPPA_25" offset="0x4A264" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="16" id="RESV_1" rwaccess="" width="16"/>
    
  <bitfield begin="15" description="Allow ID 5 to access page" end="15" id="AID5" rwaccess="RW" width="1"/>
    
  <bitfield begin="14" description="Allow ID 4 to access page" end="14" id="AID4" rwaccess="RW" width="1"/>
    
  <bitfield begin="13" description="Allow ID 3 to access page" end="13" id="AID3" rwaccess="RW" width="1"/>
    
  <bitfield begin="12" description="Allow ID 2 to access page" end="12" id="AID2" rwaccess="RW" width="1"/>
    
  <bitfield begin="11" description="Allow ID 1 to access page" end="11" id="AID1" rwaccess="RW" width="1"/>
    
  <bitfield begin="10" description="Allow ID 0 to access page" end="10" id="AID0" rwaccess="RW" width="1"/>
    
  <bitfield begin="9" description="Allow IDs > 5 to access page" end="9" id="AIDX" rwaccess="RW" width="1"/>
    
  <bitfield begin="8" description="Allow CPU to access page" end="8" id="LOCAL" rwaccess="RW" width="1"/>
    
  <bitfield begin="7" description="Non-secure (Secure devices only)" end="7" id="NS" rwaccess="" width="1"/>
    
  <bitfield begin="6" description="Emulatable (Secure devices only)" end="6" id="EMU" rwaccess="" width="1"/>
    
  <bitfield begin="5" description="Supervisor Read Access" end="5" id="SR" rwaccess="RW" width="1"/>
    
  <bitfield begin="4" description="Supervisor Write Access" end="4" id="SW" rwaccess="RW" width="1"/>
    
  <bitfield begin="3" description="Supervisor Execute Access" end="3" id="SX" rwaccess="RW" width="1"/>
    
  <bitfield begin="2" description="User Read Access" end="2" id="UR" rwaccess="RW" width="1"/>
    
  <bitfield begin="1" description="User Write Access" end="1" id="UW" rwaccess="RW" width="1"/>
    
  <bitfield begin="0" description="User Execute Access" end="0" id="UX" rwaccess="RW" width="1"/>
  </register>
  
  
  <register acronym="L2MPPA_26" description="L2 Memory Protection Page Attribute register" id="L2MPPA_26" offset="0x4A268" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="16" id="RESV_1" rwaccess="" width="16"/>
    
  <bitfield begin="15" description="Allow ID 5 to access page" end="15" id="AID5" rwaccess="RW" width="1"/>
    
  <bitfield begin="14" description="Allow ID 4 to access page" end="14" id="AID4" rwaccess="RW" width="1"/>
    
  <bitfield begin="13" description="Allow ID 3 to access page" end="13" id="AID3" rwaccess="RW" width="1"/>
    
  <bitfield begin="12" description="Allow ID 2 to access page" end="12" id="AID2" rwaccess="RW" width="1"/>
    
  <bitfield begin="11" description="Allow ID 1 to access page" end="11" id="AID1" rwaccess="RW" width="1"/>
    
  <bitfield begin="10" description="Allow ID 0 to access page" end="10" id="AID0" rwaccess="RW" width="1"/>
    
  <bitfield begin="9" description="Allow IDs > 5 to access page" end="9" id="AIDX" rwaccess="RW" width="1"/>
    
  <bitfield begin="8" description="Allow CPU to access page" end="8" id="LOCAL" rwaccess="RW" width="1"/>
    
  <bitfield begin="7" description="Non-secure (Secure devices only)" end="7" id="NS" rwaccess="" width="1"/>
    
  <bitfield begin="6" description="Emulatable (Secure devices only)" end="6" id="EMU" rwaccess="" width="1"/>
    
  <bitfield begin="5" description="Supervisor Read Access" end="5" id="SR" rwaccess="RW" width="1"/>
    
  <bitfield begin="4" description="Supervisor Write Access" end="4" id="SW" rwaccess="RW" width="1"/>
    
  <bitfield begin="3" description="Supervisor Execute Access" end="3" id="SX" rwaccess="RW" width="1"/>
    
  <bitfield begin="2" description="User Read Access" end="2" id="UR" rwaccess="RW" width="1"/>
    
  <bitfield begin="1" description="User Write Access" end="1" id="UW" rwaccess="RW" width="1"/>
    
  <bitfield begin="0" description="User Execute Access" end="0" id="UX" rwaccess="RW" width="1"/>
  </register>
  
  
  <register acronym="L2MPPA_27" description="L2 Memory Protection Page Attribute register" id="L2MPPA_27" offset="0x4A26C" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="16" id="RESV_1" rwaccess="" width="16"/>
    
  <bitfield begin="15" description="Allow ID 5 to access page" end="15" id="AID5" rwaccess="RW" width="1"/>
    
  <bitfield begin="14" description="Allow ID 4 to access page" end="14" id="AID4" rwaccess="RW" width="1"/>
    
  <bitfield begin="13" description="Allow ID 3 to access page" end="13" id="AID3" rwaccess="RW" width="1"/>
    
  <bitfield begin="12" description="Allow ID 2 to access page" end="12" id="AID2" rwaccess="RW" width="1"/>
    
  <bitfield begin="11" description="Allow ID 1 to access page" end="11" id="AID1" rwaccess="RW" width="1"/>
    
  <bitfield begin="10" description="Allow ID 0 to access page" end="10" id="AID0" rwaccess="RW" width="1"/>
    
  <bitfield begin="9" description="Allow IDs > 5 to access page" end="9" id="AIDX" rwaccess="RW" width="1"/>
    
  <bitfield begin="8" description="Allow CPU to access page" end="8" id="LOCAL" rwaccess="RW" width="1"/>
    
  <bitfield begin="7" description="Non-secure (Secure devices only)" end="7" id="NS" rwaccess="" width="1"/>
    
  <bitfield begin="6" description="Emulatable (Secure devices only)" end="6" id="EMU" rwaccess="" width="1"/>
    
  <bitfield begin="5" description="Supervisor Read Access" end="5" id="SR" rwaccess="RW" width="1"/>
    
  <bitfield begin="4" description="Supervisor Write Access" end="4" id="SW" rwaccess="RW" width="1"/>
    
  <bitfield begin="3" description="Supervisor Execute Access" end="3" id="SX" rwaccess="RW" width="1"/>
    
  <bitfield begin="2" description="User Read Access" end="2" id="UR" rwaccess="RW" width="1"/>
    
  <bitfield begin="1" description="User Write Access" end="1" id="UW" rwaccess="RW" width="1"/>
    
  <bitfield begin="0" description="User Execute Access" end="0" id="UX" rwaccess="RW" width="1"/>
  </register>
  
  
  <register acronym="L2MPPA_28" description="L2 Memory Protection Page Attribute register" id="L2MPPA_28" offset="0x4A270" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="16" id="RESV_1" rwaccess="" width="16"/>
    
  <bitfield begin="15" description="Allow ID 5 to access page" end="15" id="AID5" rwaccess="RW" width="1"/>
    
  <bitfield begin="14" description="Allow ID 4 to access page" end="14" id="AID4" rwaccess="RW" width="1"/>
    
  <bitfield begin="13" description="Allow ID 3 to access page" end="13" id="AID3" rwaccess="RW" width="1"/>
    
  <bitfield begin="12" description="Allow ID 2 to access page" end="12" id="AID2" rwaccess="RW" width="1"/>
    
  <bitfield begin="11" description="Allow ID 1 to access page" end="11" id="AID1" rwaccess="RW" width="1"/>
    
  <bitfield begin="10" description="Allow ID 0 to access page" end="10" id="AID0" rwaccess="RW" width="1"/>
    
  <bitfield begin="9" description="Allow IDs > 5 to access page" end="9" id="AIDX" rwaccess="RW" width="1"/>
    
  <bitfield begin="8" description="Allow CPU to access page" end="8" id="LOCAL" rwaccess="RW" width="1"/>
    
  <bitfield begin="7" description="Non-secure (Secure devices only)" end="7" id="NS" rwaccess="" width="1"/>
    
  <bitfield begin="6" description="Emulatable (Secure devices only)" end="6" id="EMU" rwaccess="" width="1"/>
    
  <bitfield begin="5" description="Supervisor Read Access" end="5" id="SR" rwaccess="RW" width="1"/>
    
  <bitfield begin="4" description="Supervisor Write Access" end="4" id="SW" rwaccess="RW" width="1"/>
    
  <bitfield begin="3" description="Supervisor Execute Access" end="3" id="SX" rwaccess="RW" width="1"/>
    
  <bitfield begin="2" description="User Read Access" end="2" id="UR" rwaccess="RW" width="1"/>
    
  <bitfield begin="1" description="User Write Access" end="1" id="UW" rwaccess="RW" width="1"/>
    
  <bitfield begin="0" description="User Execute Access" end="0" id="UX" rwaccess="RW" width="1"/>
  </register>
  
  
  <register acronym="L2MPPA_29" description="L2 Memory Protection Page Attribute register" id="L2MPPA_29" offset="0x4A274" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="16" id="RESV_1" rwaccess="" width="16"/>
    
  <bitfield begin="15" description="Allow ID 5 to access page" end="15" id="AID5" rwaccess="RW" width="1"/>
    
  <bitfield begin="14" description="Allow ID 4 to access page" end="14" id="AID4" rwaccess="RW" width="1"/>
    
  <bitfield begin="13" description="Allow ID 3 to access page" end="13" id="AID3" rwaccess="RW" width="1"/>
    
  <bitfield begin="12" description="Allow ID 2 to access page" end="12" id="AID2" rwaccess="RW" width="1"/>
    
  <bitfield begin="11" description="Allow ID 1 to access page" end="11" id="AID1" rwaccess="RW" width="1"/>
    
  <bitfield begin="10" description="Allow ID 0 to access page" end="10" id="AID0" rwaccess="RW" width="1"/>
    
  <bitfield begin="9" description="Allow IDs > 5 to access page" end="9" id="AIDX" rwaccess="RW" width="1"/>
    
  <bitfield begin="8" description="Allow CPU to access page" end="8" id="LOCAL" rwaccess="RW" width="1"/>
    
  <bitfield begin="7" description="Non-secure (Secure devices only)" end="7" id="NS" rwaccess="" width="1"/>
    
  <bitfield begin="6" description="Emulatable (Secure devices only)" end="6" id="EMU" rwaccess="" width="1"/>
    
  <bitfield begin="5" description="Supervisor Read Access" end="5" id="SR" rwaccess="RW" width="1"/>
    
  <bitfield begin="4" description="Supervisor Write Access" end="4" id="SW" rwaccess="RW" width="1"/>
    
  <bitfield begin="3" description="Supervisor Execute Access" end="3" id="SX" rwaccess="RW" width="1"/>
    
  <bitfield begin="2" description="User Read Access" end="2" id="UR" rwaccess="RW" width="1"/>
    
  <bitfield begin="1" description="User Write Access" end="1" id="UW" rwaccess="RW" width="1"/>
    
  <bitfield begin="0" description="User Execute Access" end="0" id="UX" rwaccess="RW" width="1"/>
  </register>
  
  
  <register acronym="L2MPPA_30" description="L2 Memory Protection Page Attribute register" id="L2MPPA_30" offset="0x4A278" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="16" id="RESV_1" rwaccess="" width="16"/>
    
  <bitfield begin="15" description="Allow ID 5 to access page" end="15" id="AID5" rwaccess="RW" width="1"/>
    
  <bitfield begin="14" description="Allow ID 4 to access page" end="14" id="AID4" rwaccess="RW" width="1"/>
    
  <bitfield begin="13" description="Allow ID 3 to access page" end="13" id="AID3" rwaccess="RW" width="1"/>
    
  <bitfield begin="12" description="Allow ID 2 to access page" end="12" id="AID2" rwaccess="RW" width="1"/>
    
  <bitfield begin="11" description="Allow ID 1 to access page" end="11" id="AID1" rwaccess="RW" width="1"/>
    
  <bitfield begin="10" description="Allow ID 0 to access page" end="10" id="AID0" rwaccess="RW" width="1"/>
    
  <bitfield begin="9" description="Allow IDs > 5 to access page" end="9" id="AIDX" rwaccess="RW" width="1"/>
    
  <bitfield begin="8" description="Allow CPU to access page" end="8" id="LOCAL" rwaccess="RW" width="1"/>
    
  <bitfield begin="7" description="Non-secure (Secure devices only)" end="7" id="NS" rwaccess="" width="1"/>
    
  <bitfield begin="6" description="Emulatable (Secure devices only)" end="6" id="EMU" rwaccess="" width="1"/>
    
  <bitfield begin="5" description="Supervisor Read Access" end="5" id="SR" rwaccess="RW" width="1"/>
    
  <bitfield begin="4" description="Supervisor Write Access" end="4" id="SW" rwaccess="RW" width="1"/>
    
  <bitfield begin="3" description="Supervisor Execute Access" end="3" id="SX" rwaccess="RW" width="1"/>
    
  <bitfield begin="2" description="User Read Access" end="2" id="UR" rwaccess="RW" width="1"/>
    
  <bitfield begin="1" description="User Write Access" end="1" id="UW" rwaccess="RW" width="1"/>
    
  <bitfield begin="0" description="User Execute Access" end="0" id="UX" rwaccess="RW" width="1"/>
  </register>
  
  
  <register acronym="L2MPPA_31" description="L2 Memory Protection Page Attribute register" id="L2MPPA_31" offset="0x4A27C" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="16" id="RESV_1" rwaccess="" width="16"/>
    
  <bitfield begin="15" description="Allow ID 5 to access page" end="15" id="AID5" rwaccess="RW" width="1"/>
    
  <bitfield begin="14" description="Allow ID 4 to access page" end="14" id="AID4" rwaccess="RW" width="1"/>
    
  <bitfield begin="13" description="Allow ID 3 to access page" end="13" id="AID3" rwaccess="RW" width="1"/>
    
  <bitfield begin="12" description="Allow ID 2 to access page" end="12" id="AID2" rwaccess="RW" width="1"/>
    
  <bitfield begin="11" description="Allow ID 1 to access page" end="11" id="AID1" rwaccess="RW" width="1"/>
    
  <bitfield begin="10" description="Allow ID 0 to access page" end="10" id="AID0" rwaccess="RW" width="1"/>
    
  <bitfield begin="9" description="Allow IDs > 5 to access page" end="9" id="AIDX" rwaccess="RW" width="1"/>
    
  <bitfield begin="8" description="Allow CPU to access page" end="8" id="LOCAL" rwaccess="RW" width="1"/>
    
  <bitfield begin="7" description="Non-secure (Secure devices only)" end="7" id="NS" rwaccess="" width="1"/>
    
  <bitfield begin="6" description="Emulatable (Secure devices only)" end="6" id="EMU" rwaccess="" width="1"/>
    
  <bitfield begin="5" description="Supervisor Read Access" end="5" id="SR" rwaccess="RW" width="1"/>
    
  <bitfield begin="4" description="Supervisor Write Access" end="4" id="SW" rwaccess="RW" width="1"/>
    
  <bitfield begin="3" description="Supervisor Execute Access" end="3" id="SX" rwaccess="RW" width="1"/>
    
  <bitfield begin="2" description="User Read Access" end="2" id="UR" rwaccess="RW" width="1"/>
    
  <bitfield begin="1" description="User Write Access" end="1" id="UW" rwaccess="RW" width="1"/>
    
  <bitfield begin="0" description="User Execute Access" end="0" id="UX" rwaccess="RW" width="1"/>
  </register>
  
  
  <register acronym="L1PMPFAR" id="L1PMPFAR" offset="0x4A400" width="32">
    
  <bitfield begin="31" description="" end="0" id="ADDR" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="L1PMPFSR" id="L1PMPFSR" offset="0x4A404" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="16" id="RESV_1" rwaccess="" width="16"></bitfield>
    
  <bitfield begin="15" description="PrivID of faulting requestor" end="9" id="FID" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="8" description="Fault due to local CPU access" end="8" id="LOCAL" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="7" description="Fault due to non-secure code" end="7" id="NS" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="Always read as 0. Writes have no affect." end="6" id="RESV_2" rwaccess="" width="1"></bitfield>
    
  <bitfield begin="5" description="Fault due to Supervisor Read" end="5" id="SR" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description="Fault due to Supervisor Write" end="4" id="SW" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description="Fault due to Supervisor Execute" end="3" id="SX" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="Fault due to User Read" end="2" id="UR" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="Fault due to User Write" end="1" id="UW" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="Fault due to User Execute" end="0" id="UX" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="L1PMPFCR" id="L1PMPFCR" offset="0x4A408" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="1" id="RESV_1" rwaccess="" width="31"></bitfield>
    
  <bitfield begin="0" description="" end="0" id="MPFCLR" rwaccess="W" width="1"></bitfield>
  </register>
  
  
  <register acronym="L1PMPPA_0" description="L1P Memory Protection Page Attribute register" id="L1PMPPA_0" offset="0x4A640" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="16" id="RESV_1" rwaccess="" width="16"></bitfield>
    
  <bitfield begin="15" description="Allow ID 5 to access page" end="15" id="AID5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Allow ID 4 to access page" end="14" id="AID4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Allow ID 3 to access page" end="13" id="AID3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Allow ID 2 to access page" end="12" id="AID2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Allow ID 1 to access page" end="11" id="AID1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="Allow ID 0 to access page" end="10" id="AID0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="Allow IDs > 5 to access page" end="9" id="AIDX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Allow CPU to access page" end="8" id="LOCAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Non-secure (Secure devices only)" end="7" id="NS" rwaccess="" width="1"></bitfield>
    
  <bitfield begin="6" description="Emulatable (Secure devices only)" end="6" id="EMU" rwaccess="" width="1"></bitfield>
    
  <bitfield begin="5" description="Supervisor Read Access" end="5" id="SR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Supervisor Write Access" end="4" id="SW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Supervisor Execute Access" end="3" id="SX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="User Read Access" end="2" id="UR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="User Write Access" end="1" id="UW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="User Execute Access" end="0" id="UX" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L1PMPPA_1" description="L1P Memory Protection Page Attribute register" id="L1PMPPA_1" offset="0x4A644" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="16" id="RESV_1" rwaccess="" width="16"/>
    
  <bitfield begin="15" description="Allow ID 5 to access page" end="15" id="AID5" rwaccess="RW" width="1"/>
    
  <bitfield begin="14" description="Allow ID 4 to access page" end="14" id="AID4" rwaccess="RW" width="1"/>
    
  <bitfield begin="13" description="Allow ID 3 to access page" end="13" id="AID3" rwaccess="RW" width="1"/>
    
  <bitfield begin="12" description="Allow ID 2 to access page" end="12" id="AID2" rwaccess="RW" width="1"/>
    
  <bitfield begin="11" description="Allow ID 1 to access page" end="11" id="AID1" rwaccess="RW" width="1"/>
    
  <bitfield begin="10" description="Allow ID 0 to access page" end="10" id="AID0" rwaccess="RW" width="1"/>
    
  <bitfield begin="9" description="Allow IDs > 5 to access page" end="9" id="AIDX" rwaccess="RW" width="1"/>
    
  <bitfield begin="8" description="Allow CPU to access page" end="8" id="LOCAL" rwaccess="RW" width="1"/>
    
  <bitfield begin="7" description="Non-secure (Secure devices only)" end="7" id="NS" rwaccess="" width="1"/>
    
  <bitfield begin="6" description="Emulatable (Secure devices only)" end="6" id="EMU" rwaccess="" width="1"/>
    
  <bitfield begin="5" description="Supervisor Read Access" end="5" id="SR" rwaccess="RW" width="1"/>
    
  <bitfield begin="4" description="Supervisor Write Access" end="4" id="SW" rwaccess="RW" width="1"/>
    
  <bitfield begin="3" description="Supervisor Execute Access" end="3" id="SX" rwaccess="RW" width="1"/>
    
  <bitfield begin="2" description="User Read Access" end="2" id="UR" rwaccess="RW" width="1"/>
    
  <bitfield begin="1" description="User Write Access" end="1" id="UW" rwaccess="RW" width="1"/>
    
  <bitfield begin="0" description="User Execute Access" end="0" id="UX" rwaccess="RW" width="1"/>
  </register>
  
  
  <register acronym="L1PMPPA_2" description="L1P Memory Protection Page Attribute register" id="L1PMPPA_2" offset="0x4A648" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="16" id="RESV_1" rwaccess="" width="16"/>
    
  <bitfield begin="15" description="Allow ID 5 to access page" end="15" id="AID5" rwaccess="RW" width="1"/>
    
  <bitfield begin="14" description="Allow ID 4 to access page" end="14" id="AID4" rwaccess="RW" width="1"/>
    
  <bitfield begin="13" description="Allow ID 3 to access page" end="13" id="AID3" rwaccess="RW" width="1"/>
    
  <bitfield begin="12" description="Allow ID 2 to access page" end="12" id="AID2" rwaccess="RW" width="1"/>
    
  <bitfield begin="11" description="Allow ID 1 to access page" end="11" id="AID1" rwaccess="RW" width="1"/>
    
  <bitfield begin="10" description="Allow ID 0 to access page" end="10" id="AID0" rwaccess="RW" width="1"/>
    
  <bitfield begin="9" description="Allow IDs > 5 to access page" end="9" id="AIDX" rwaccess="RW" width="1"/>
    
  <bitfield begin="8" description="Allow CPU to access page" end="8" id="LOCAL" rwaccess="RW" width="1"/>
    
  <bitfield begin="7" description="Non-secure (Secure devices only)" end="7" id="NS" rwaccess="" width="1"/>
    
  <bitfield begin="6" description="Emulatable (Secure devices only)" end="6" id="EMU" rwaccess="" width="1"/>
    
  <bitfield begin="5" description="Supervisor Read Access" end="5" id="SR" rwaccess="RW" width="1"/>
    
  <bitfield begin="4" description="Supervisor Write Access" end="4" id="SW" rwaccess="RW" width="1"/>
    
  <bitfield begin="3" description="Supervisor Execute Access" end="3" id="SX" rwaccess="RW" width="1"/>
    
  <bitfield begin="2" description="User Read Access" end="2" id="UR" rwaccess="RW" width="1"/>
    
  <bitfield begin="1" description="User Write Access" end="1" id="UW" rwaccess="RW" width="1"/>
    
  <bitfield begin="0" description="User Execute Access" end="0" id="UX" rwaccess="RW" width="1"/>
  </register>
  
  
  <register acronym="L1PMPPA_3" description="L1P Memory Protection Page Attribute register" id="L1PMPPA_3" offset="0x4A64C" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="16" id="RESV_1" rwaccess="" width="16"/>
    
  <bitfield begin="15" description="Allow ID 5 to access page" end="15" id="AID5" rwaccess="RW" width="1"/>
    
  <bitfield begin="14" description="Allow ID 4 to access page" end="14" id="AID4" rwaccess="RW" width="1"/>
    
  <bitfield begin="13" description="Allow ID 3 to access page" end="13" id="AID3" rwaccess="RW" width="1"/>
    
  <bitfield begin="12" description="Allow ID 2 to access page" end="12" id="AID2" rwaccess="RW" width="1"/>
    
  <bitfield begin="11" description="Allow ID 1 to access page" end="11" id="AID1" rwaccess="RW" width="1"/>
    
  <bitfield begin="10" description="Allow ID 0 to access page" end="10" id="AID0" rwaccess="RW" width="1"/>
    
  <bitfield begin="9" description="Allow IDs > 5 to access page" end="9" id="AIDX" rwaccess="RW" width="1"/>
    
  <bitfield begin="8" description="Allow CPU to access page" end="8" id="LOCAL" rwaccess="RW" width="1"/>
    
  <bitfield begin="7" description="Non-secure (Secure devices only)" end="7" id="NS" rwaccess="" width="1"/>
    
  <bitfield begin="6" description="Emulatable (Secure devices only)" end="6" id="EMU" rwaccess="" width="1"/>
    
  <bitfield begin="5" description="Supervisor Read Access" end="5" id="SR" rwaccess="RW" width="1"/>
    
  <bitfield begin="4" description="Supervisor Write Access" end="4" id="SW" rwaccess="RW" width="1"/>
    
  <bitfield begin="3" description="Supervisor Execute Access" end="3" id="SX" rwaccess="RW" width="1"/>
    
  <bitfield begin="2" description="User Read Access" end="2" id="UR" rwaccess="RW" width="1"/>
    
  <bitfield begin="1" description="User Write Access" end="1" id="UW" rwaccess="RW" width="1"/>
    
  <bitfield begin="0" description="User Execute Access" end="0" id="UX" rwaccess="RW" width="1"/>
  </register>
  
  
  <register acronym="L1PMPPA_4" description="L1P Memory Protection Page Attribute register" id="L1PMPPA_4" offset="0x4A650" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="16" id="RESV_1" rwaccess="" width="16"/>
    
  <bitfield begin="15" description="Allow ID 5 to access page" end="15" id="AID5" rwaccess="RW" width="1"/>
    
  <bitfield begin="14" description="Allow ID 4 to access page" end="14" id="AID4" rwaccess="RW" width="1"/>
    
  <bitfield begin="13" description="Allow ID 3 to access page" end="13" id="AID3" rwaccess="RW" width="1"/>
    
  <bitfield begin="12" description="Allow ID 2 to access page" end="12" id="AID2" rwaccess="RW" width="1"/>
    
  <bitfield begin="11" description="Allow ID 1 to access page" end="11" id="AID1" rwaccess="RW" width="1"/>
    
  <bitfield begin="10" description="Allow ID 0 to access page" end="10" id="AID0" rwaccess="RW" width="1"/>
    
  <bitfield begin="9" description="Allow IDs > 5 to access page" end="9" id="AIDX" rwaccess="RW" width="1"/>
    
  <bitfield begin="8" description="Allow CPU to access page" end="8" id="LOCAL" rwaccess="RW" width="1"/>
    
  <bitfield begin="7" description="Non-secure (Secure devices only)" end="7" id="NS" rwaccess="" width="1"/>
    
  <bitfield begin="6" description="Emulatable (Secure devices only)" end="6" id="EMU" rwaccess="" width="1"/>
    
  <bitfield begin="5" description="Supervisor Read Access" end="5" id="SR" rwaccess="RW" width="1"/>
    
  <bitfield begin="4" description="Supervisor Write Access" end="4" id="SW" rwaccess="RW" width="1"/>
    
  <bitfield begin="3" description="Supervisor Execute Access" end="3" id="SX" rwaccess="RW" width="1"/>
    
  <bitfield begin="2" description="User Read Access" end="2" id="UR" rwaccess="RW" width="1"/>
    
  <bitfield begin="1" description="User Write Access" end="1" id="UW" rwaccess="RW" width="1"/>
    
  <bitfield begin="0" description="User Execute Access" end="0" id="UX" rwaccess="RW" width="1"/>
  </register>
  
  
  <register acronym="L1PMPPA_5" description="L1P Memory Protection Page Attribute register" id="L1PMPPA_5" offset="0x4A654" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="16" id="RESV_1" rwaccess="" width="16"/>
    
  <bitfield begin="15" description="Allow ID 5 to access page" end="15" id="AID5" rwaccess="RW" width="1"/>
    
  <bitfield begin="14" description="Allow ID 4 to access page" end="14" id="AID4" rwaccess="RW" width="1"/>
    
  <bitfield begin="13" description="Allow ID 3 to access page" end="13" id="AID3" rwaccess="RW" width="1"/>
    
  <bitfield begin="12" description="Allow ID 2 to access page" end="12" id="AID2" rwaccess="RW" width="1"/>
    
  <bitfield begin="11" description="Allow ID 1 to access page" end="11" id="AID1" rwaccess="RW" width="1"/>
    
  <bitfield begin="10" description="Allow ID 0 to access page" end="10" id="AID0" rwaccess="RW" width="1"/>
    
  <bitfield begin="9" description="Allow IDs > 5 to access page" end="9" id="AIDX" rwaccess="RW" width="1"/>
    
  <bitfield begin="8" description="Allow CPU to access page" end="8" id="LOCAL" rwaccess="RW" width="1"/>
    
  <bitfield begin="7" description="Non-secure (Secure devices only)" end="7" id="NS" rwaccess="" width="1"/>
    
  <bitfield begin="6" description="Emulatable (Secure devices only)" end="6" id="EMU" rwaccess="" width="1"/>
    
  <bitfield begin="5" description="Supervisor Read Access" end="5" id="SR" rwaccess="RW" width="1"/>
    
  <bitfield begin="4" description="Supervisor Write Access" end="4" id="SW" rwaccess="RW" width="1"/>
    
  <bitfield begin="3" description="Supervisor Execute Access" end="3" id="SX" rwaccess="RW" width="1"/>
    
  <bitfield begin="2" description="User Read Access" end="2" id="UR" rwaccess="RW" width="1"/>
    
  <bitfield begin="1" description="User Write Access" end="1" id="UW" rwaccess="RW" width="1"/>
    
  <bitfield begin="0" description="User Execute Access" end="0" id="UX" rwaccess="RW" width="1"/>
  </register>
  
  
  <register acronym="L1PMPPA_6" description="L1P Memory Protection Page Attribute register" id="L1PMPPA_6" offset="0x4A658" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="16" id="RESV_1" rwaccess="" width="16"/>
    
  <bitfield begin="15" description="Allow ID 5 to access page" end="15" id="AID5" rwaccess="RW" width="1"/>
    
  <bitfield begin="14" description="Allow ID 4 to access page" end="14" id="AID4" rwaccess="RW" width="1"/>
    
  <bitfield begin="13" description="Allow ID 3 to access page" end="13" id="AID3" rwaccess="RW" width="1"/>
    
  <bitfield begin="12" description="Allow ID 2 to access page" end="12" id="AID2" rwaccess="RW" width="1"/>
    
  <bitfield begin="11" description="Allow ID 1 to access page" end="11" id="AID1" rwaccess="RW" width="1"/>
    
  <bitfield begin="10" description="Allow ID 0 to access page" end="10" id="AID0" rwaccess="RW" width="1"/>
    
  <bitfield begin="9" description="Allow IDs > 5 to access page" end="9" id="AIDX" rwaccess="RW" width="1"/>
    
  <bitfield begin="8" description="Allow CPU to access page" end="8" id="LOCAL" rwaccess="RW" width="1"/>
    
  <bitfield begin="7" description="Non-secure (Secure devices only)" end="7" id="NS" rwaccess="" width="1"/>
    
  <bitfield begin="6" description="Emulatable (Secure devices only)" end="6" id="EMU" rwaccess="" width="1"/>
    
  <bitfield begin="5" description="Supervisor Read Access" end="5" id="SR" rwaccess="RW" width="1"/>
    
  <bitfield begin="4" description="Supervisor Write Access" end="4" id="SW" rwaccess="RW" width="1"/>
    
  <bitfield begin="3" description="Supervisor Execute Access" end="3" id="SX" rwaccess="RW" width="1"/>
    
  <bitfield begin="2" description="User Read Access" end="2" id="UR" rwaccess="RW" width="1"/>
    
  <bitfield begin="1" description="User Write Access" end="1" id="UW" rwaccess="RW" width="1"/>
    
  <bitfield begin="0" description="User Execute Access" end="0" id="UX" rwaccess="RW" width="1"/>
  </register>
  
  
  <register acronym="L1PMPPA_7" description="L1P Memory Protection Page Attribute register" id="L1PMPPA_7" offset="0x4A65C" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="16" id="RESV_1" rwaccess="" width="16"/>
    
  <bitfield begin="15" description="Allow ID 5 to access page" end="15" id="AID5" rwaccess="RW" width="1"/>
    
  <bitfield begin="14" description="Allow ID 4 to access page" end="14" id="AID4" rwaccess="RW" width="1"/>
    
  <bitfield begin="13" description="Allow ID 3 to access page" end="13" id="AID3" rwaccess="RW" width="1"/>
    
  <bitfield begin="12" description="Allow ID 2 to access page" end="12" id="AID2" rwaccess="RW" width="1"/>
    
  <bitfield begin="11" description="Allow ID 1 to access page" end="11" id="AID1" rwaccess="RW" width="1"/>
    
  <bitfield begin="10" description="Allow ID 0 to access page" end="10" id="AID0" rwaccess="RW" width="1"/>
    
  <bitfield begin="9" description="Allow IDs > 5 to access page" end="9" id="AIDX" rwaccess="RW" width="1"/>
    
  <bitfield begin="8" description="Allow CPU to access page" end="8" id="LOCAL" rwaccess="RW" width="1"/>
    
  <bitfield begin="7" description="Non-secure (Secure devices only)" end="7" id="NS" rwaccess="" width="1"/>
    
  <bitfield begin="6" description="Emulatable (Secure devices only)" end="6" id="EMU" rwaccess="" width="1"/>
    
  <bitfield begin="5" description="Supervisor Read Access" end="5" id="SR" rwaccess="RW" width="1"/>
    
  <bitfield begin="4" description="Supervisor Write Access" end="4" id="SW" rwaccess="RW" width="1"/>
    
  <bitfield begin="3" description="Supervisor Execute Access" end="3" id="SX" rwaccess="RW" width="1"/>
    
  <bitfield begin="2" description="User Read Access" end="2" id="UR" rwaccess="RW" width="1"/>
    
  <bitfield begin="1" description="User Write Access" end="1" id="UW" rwaccess="RW" width="1"/>
    
  <bitfield begin="0" description="User Execute Access" end="0" id="UX" rwaccess="RW" width="1"/>
  </register>
  
  
  <register acronym="L1PMPPA_8" description="L1P Memory Protection Page Attribute register" id="L1PMPPA_8" offset="0x4A660" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="16" id="RESV_1" rwaccess="" width="16"/>
    
  <bitfield begin="15" description="Allow ID 5 to access page" end="15" id="AID5" rwaccess="RW" width="1"/>
    
  <bitfield begin="14" description="Allow ID 4 to access page" end="14" id="AID4" rwaccess="RW" width="1"/>
    
  <bitfield begin="13" description="Allow ID 3 to access page" end="13" id="AID3" rwaccess="RW" width="1"/>
    
  <bitfield begin="12" description="Allow ID 2 to access page" end="12" id="AID2" rwaccess="RW" width="1"/>
    
  <bitfield begin="11" description="Allow ID 1 to access page" end="11" id="AID1" rwaccess="RW" width="1"/>
    
  <bitfield begin="10" description="Allow ID 0 to access page" end="10" id="AID0" rwaccess="RW" width="1"/>
    
  <bitfield begin="9" description="Allow IDs > 5 to access page" end="9" id="AIDX" rwaccess="RW" width="1"/>
    
  <bitfield begin="8" description="Allow CPU to access page" end="8" id="LOCAL" rwaccess="RW" width="1"/>
    
  <bitfield begin="7" description="Non-secure (Secure devices only)" end="7" id="NS" rwaccess="" width="1"/>
    
  <bitfield begin="6" description="Emulatable (Secure devices only)" end="6" id="EMU" rwaccess="" width="1"/>
    
  <bitfield begin="5" description="Supervisor Read Access" end="5" id="SR" rwaccess="RW" width="1"/>
    
  <bitfield begin="4" description="Supervisor Write Access" end="4" id="SW" rwaccess="RW" width="1"/>
    
  <bitfield begin="3" description="Supervisor Execute Access" end="3" id="SX" rwaccess="RW" width="1"/>
    
  <bitfield begin="2" description="User Read Access" end="2" id="UR" rwaccess="RW" width="1"/>
    
  <bitfield begin="1" description="User Write Access" end="1" id="UW" rwaccess="RW" width="1"/>
    
  <bitfield begin="0" description="User Execute Access" end="0" id="UX" rwaccess="RW" width="1"/>
  </register>
  
  
  <register acronym="L1PMPPA_9" description="L1P Memory Protection Page Attribute register" id="L1PMPPA_9" offset="0x4A664" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="16" id="RESV_1" rwaccess="" width="16"/>
    
  <bitfield begin="15" description="Allow ID 5 to access page" end="15" id="AID5" rwaccess="RW" width="1"/>
    
  <bitfield begin="14" description="Allow ID 4 to access page" end="14" id="AID4" rwaccess="RW" width="1"/>
    
  <bitfield begin="13" description="Allow ID 3 to access page" end="13" id="AID3" rwaccess="RW" width="1"/>
    
  <bitfield begin="12" description="Allow ID 2 to access page" end="12" id="AID2" rwaccess="RW" width="1"/>
    
  <bitfield begin="11" description="Allow ID 1 to access page" end="11" id="AID1" rwaccess="RW" width="1"/>
    
  <bitfield begin="10" description="Allow ID 0 to access page" end="10" id="AID0" rwaccess="RW" width="1"/>
    
  <bitfield begin="9" description="Allow IDs > 5 to access page" end="9" id="AIDX" rwaccess="RW" width="1"/>
    
  <bitfield begin="8" description="Allow CPU to access page" end="8" id="LOCAL" rwaccess="RW" width="1"/>
    
  <bitfield begin="7" description="Non-secure (Secure devices only)" end="7" id="NS" rwaccess="" width="1"/>
    
  <bitfield begin="6" description="Emulatable (Secure devices only)" end="6" id="EMU" rwaccess="" width="1"/>
    
  <bitfield begin="5" description="Supervisor Read Access" end="5" id="SR" rwaccess="RW" width="1"/>
    
  <bitfield begin="4" description="Supervisor Write Access" end="4" id="SW" rwaccess="RW" width="1"/>
    
  <bitfield begin="3" description="Supervisor Execute Access" end="3" id="SX" rwaccess="RW" width="1"/>
    
  <bitfield begin="2" description="User Read Access" end="2" id="UR" rwaccess="RW" width="1"/>
    
  <bitfield begin="1" description="User Write Access" end="1" id="UW" rwaccess="RW" width="1"/>
    
  <bitfield begin="0" description="User Execute Access" end="0" id="UX" rwaccess="RW" width="1"/>
  </register>
  
  
  <register acronym="L1PMPPA_10" description="L1P Memory Protection Page Attribute register" id="L1PMPPA_10" offset="0x4A668" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="16" id="RESV_1" rwaccess="" width="16"/>
    
  <bitfield begin="15" description="Allow ID 5 to access page" end="15" id="AID5" rwaccess="RW" width="1"/>
    
  <bitfield begin="14" description="Allow ID 4 to access page" end="14" id="AID4" rwaccess="RW" width="1"/>
    
  <bitfield begin="13" description="Allow ID 3 to access page" end="13" id="AID3" rwaccess="RW" width="1"/>
    
  <bitfield begin="12" description="Allow ID 2 to access page" end="12" id="AID2" rwaccess="RW" width="1"/>
    
  <bitfield begin="11" description="Allow ID 1 to access page" end="11" id="AID1" rwaccess="RW" width="1"/>
    
  <bitfield begin="10" description="Allow ID 0 to access page" end="10" id="AID0" rwaccess="RW" width="1"/>
    
  <bitfield begin="9" description="Allow IDs > 5 to access page" end="9" id="AIDX" rwaccess="RW" width="1"/>
    
  <bitfield begin="8" description="Allow CPU to access page" end="8" id="LOCAL" rwaccess="RW" width="1"/>
    
  <bitfield begin="7" description="Non-secure (Secure devices only)" end="7" id="NS" rwaccess="" width="1"/>
    
  <bitfield begin="6" description="Emulatable (Secure devices only)" end="6" id="EMU" rwaccess="" width="1"/>
    
  <bitfield begin="5" description="Supervisor Read Access" end="5" id="SR" rwaccess="RW" width="1"/>
    
  <bitfield begin="4" description="Supervisor Write Access" end="4" id="SW" rwaccess="RW" width="1"/>
    
  <bitfield begin="3" description="Supervisor Execute Access" end="3" id="SX" rwaccess="RW" width="1"/>
    
  <bitfield begin="2" description="User Read Access" end="2" id="UR" rwaccess="RW" width="1"/>
    
  <bitfield begin="1" description="User Write Access" end="1" id="UW" rwaccess="RW" width="1"/>
    
  <bitfield begin="0" description="User Execute Access" end="0" id="UX" rwaccess="RW" width="1"/>
  </register>
  
  
  <register acronym="L1PMPPA_11" description="L1P Memory Protection Page Attribute register" id="L1PMPPA_11" offset="0x4A66C" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="16" id="RESV_1" rwaccess="" width="16"/>
    
  <bitfield begin="15" description="Allow ID 5 to access page" end="15" id="AID5" rwaccess="RW" width="1"/>
    
  <bitfield begin="14" description="Allow ID 4 to access page" end="14" id="AID4" rwaccess="RW" width="1"/>
    
  <bitfield begin="13" description="Allow ID 3 to access page" end="13" id="AID3" rwaccess="RW" width="1"/>
    
  <bitfield begin="12" description="Allow ID 2 to access page" end="12" id="AID2" rwaccess="RW" width="1"/>
    
  <bitfield begin="11" description="Allow ID 1 to access page" end="11" id="AID1" rwaccess="RW" width="1"/>
    
  <bitfield begin="10" description="Allow ID 0 to access page" end="10" id="AID0" rwaccess="RW" width="1"/>
    
  <bitfield begin="9" description="Allow IDs > 5 to access page" end="9" id="AIDX" rwaccess="RW" width="1"/>
    
  <bitfield begin="8" description="Allow CPU to access page" end="8" id="LOCAL" rwaccess="RW" width="1"/>
    
  <bitfield begin="7" description="Non-secure (Secure devices only)" end="7" id="NS" rwaccess="" width="1"/>
    
  <bitfield begin="6" description="Emulatable (Secure devices only)" end="6" id="EMU" rwaccess="" width="1"/>
    
  <bitfield begin="5" description="Supervisor Read Access" end="5" id="SR" rwaccess="RW" width="1"/>
    
  <bitfield begin="4" description="Supervisor Write Access" end="4" id="SW" rwaccess="RW" width="1"/>
    
  <bitfield begin="3" description="Supervisor Execute Access" end="3" id="SX" rwaccess="RW" width="1"/>
    
  <bitfield begin="2" description="User Read Access" end="2" id="UR" rwaccess="RW" width="1"/>
    
  <bitfield begin="1" description="User Write Access" end="1" id="UW" rwaccess="RW" width="1"/>
    
  <bitfield begin="0" description="User Execute Access" end="0" id="UX" rwaccess="RW" width="1"/>
  </register>
  
  
  <register acronym="L1PMPPA_12" description="L1P Memory Protection Page Attribute register" id="L1PMPPA_12" offset="0x4A670" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="16" id="RESV_1" rwaccess="" width="16"/>
    
  <bitfield begin="15" description="Allow ID 5 to access page" end="15" id="AID5" rwaccess="RW" width="1"/>
    
  <bitfield begin="14" description="Allow ID 4 to access page" end="14" id="AID4" rwaccess="RW" width="1"/>
    
  <bitfield begin="13" description="Allow ID 3 to access page" end="13" id="AID3" rwaccess="RW" width="1"/>
    
  <bitfield begin="12" description="Allow ID 2 to access page" end="12" id="AID2" rwaccess="RW" width="1"/>
    
  <bitfield begin="11" description="Allow ID 1 to access page" end="11" id="AID1" rwaccess="RW" width="1"/>
    
  <bitfield begin="10" description="Allow ID 0 to access page" end="10" id="AID0" rwaccess="RW" width="1"/>
    
  <bitfield begin="9" description="Allow IDs > 5 to access page" end="9" id="AIDX" rwaccess="RW" width="1"/>
    
  <bitfield begin="8" description="Allow CPU to access page" end="8" id="LOCAL" rwaccess="RW" width="1"/>
    
  <bitfield begin="7" description="Non-secure (Secure devices only)" end="7" id="NS" rwaccess="" width="1"/>
    
  <bitfield begin="6" description="Emulatable (Secure devices only)" end="6" id="EMU" rwaccess="" width="1"/>
    
  <bitfield begin="5" description="Supervisor Read Access" end="5" id="SR" rwaccess="RW" width="1"/>
    
  <bitfield begin="4" description="Supervisor Write Access" end="4" id="SW" rwaccess="RW" width="1"/>
    
  <bitfield begin="3" description="Supervisor Execute Access" end="3" id="SX" rwaccess="RW" width="1"/>
    
  <bitfield begin="2" description="User Read Access" end="2" id="UR" rwaccess="RW" width="1"/>
    
  <bitfield begin="1" description="User Write Access" end="1" id="UW" rwaccess="RW" width="1"/>
    
  <bitfield begin="0" description="User Execute Access" end="0" id="UX" rwaccess="RW" width="1"/>
  </register>
  
  
  <register acronym="L1PMPPA_13" description="L1P Memory Protection Page Attribute register" id="L1PMPPA_13" offset="0x4A674" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="16" id="RESV_1" rwaccess="" width="16"/>
    
  <bitfield begin="15" description="Allow ID 5 to access page" end="15" id="AID5" rwaccess="RW" width="1"/>
    
  <bitfield begin="14" description="Allow ID 4 to access page" end="14" id="AID4" rwaccess="RW" width="1"/>
    
  <bitfield begin="13" description="Allow ID 3 to access page" end="13" id="AID3" rwaccess="RW" width="1"/>
    
  <bitfield begin="12" description="Allow ID 2 to access page" end="12" id="AID2" rwaccess="RW" width="1"/>
    
  <bitfield begin="11" description="Allow ID 1 to access page" end="11" id="AID1" rwaccess="RW" width="1"/>
    
  <bitfield begin="10" description="Allow ID 0 to access page" end="10" id="AID0" rwaccess="RW" width="1"/>
    
  <bitfield begin="9" description="Allow IDs > 5 to access page" end="9" id="AIDX" rwaccess="RW" width="1"/>
    
  <bitfield begin="8" description="Allow CPU to access page" end="8" id="LOCAL" rwaccess="RW" width="1"/>
    
  <bitfield begin="7" description="Non-secure (Secure devices only)" end="7" id="NS" rwaccess="" width="1"/>
    
  <bitfield begin="6" description="Emulatable (Secure devices only)" end="6" id="EMU" rwaccess="" width="1"/>
    
  <bitfield begin="5" description="Supervisor Read Access" end="5" id="SR" rwaccess="RW" width="1"/>
    
  <bitfield begin="4" description="Supervisor Write Access" end="4" id="SW" rwaccess="RW" width="1"/>
    
  <bitfield begin="3" description="Supervisor Execute Access" end="3" id="SX" rwaccess="RW" width="1"/>
    
  <bitfield begin="2" description="User Read Access" end="2" id="UR" rwaccess="RW" width="1"/>
    
  <bitfield begin="1" description="User Write Access" end="1" id="UW" rwaccess="RW" width="1"/>
    
  <bitfield begin="0" description="User Execute Access" end="0" id="UX" rwaccess="RW" width="1"/>
  </register>
  
  
  <register acronym="L1PMPPA_14" description="L1P Memory Protection Page Attribute register" id="L1PMPPA_14" offset="0x4A678" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="16" id="RESV_1" rwaccess="" width="16"/>
    
  <bitfield begin="15" description="Allow ID 5 to access page" end="15" id="AID5" rwaccess="RW" width="1"/>
    
  <bitfield begin="14" description="Allow ID 4 to access page" end="14" id="AID4" rwaccess="RW" width="1"/>
    
  <bitfield begin="13" description="Allow ID 3 to access page" end="13" id="AID3" rwaccess="RW" width="1"/>
    
  <bitfield begin="12" description="Allow ID 2 to access page" end="12" id="AID2" rwaccess="RW" width="1"/>
    
  <bitfield begin="11" description="Allow ID 1 to access page" end="11" id="AID1" rwaccess="RW" width="1"/>
    
  <bitfield begin="10" description="Allow ID 0 to access page" end="10" id="AID0" rwaccess="RW" width="1"/>
    
  <bitfield begin="9" description="Allow IDs > 5 to access page" end="9" id="AIDX" rwaccess="RW" width="1"/>
    
  <bitfield begin="8" description="Allow CPU to access page" end="8" id="LOCAL" rwaccess="RW" width="1"/>
    
  <bitfield begin="7" description="Non-secure (Secure devices only)" end="7" id="NS" rwaccess="" width="1"/>
    
  <bitfield begin="6" description="Emulatable (Secure devices only)" end="6" id="EMU" rwaccess="" width="1"/>
    
  <bitfield begin="5" description="Supervisor Read Access" end="5" id="SR" rwaccess="RW" width="1"/>
    
  <bitfield begin="4" description="Supervisor Write Access" end="4" id="SW" rwaccess="RW" width="1"/>
    
  <bitfield begin="3" description="Supervisor Execute Access" end="3" id="SX" rwaccess="RW" width="1"/>
    
  <bitfield begin="2" description="User Read Access" end="2" id="UR" rwaccess="RW" width="1"/>
    
  <bitfield begin="1" description="User Write Access" end="1" id="UW" rwaccess="RW" width="1"/>
    
  <bitfield begin="0" description="User Execute Access" end="0" id="UX" rwaccess="RW" width="1"/>
  </register>
  
  
  <register acronym="L1PMPPA_15" description="L1P Memory Protection Page Attribute register" id="L1PMPPA_15" offset="0x4A67C" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="16" id="RESV_1" rwaccess="" width="16"/>
    
  <bitfield begin="15" description="Allow ID 5 to access page" end="15" id="AID5" rwaccess="RW" width="1"/>
    
  <bitfield begin="14" description="Allow ID 4 to access page" end="14" id="AID4" rwaccess="RW" width="1"/>
    
  <bitfield begin="13" description="Allow ID 3 to access page" end="13" id="AID3" rwaccess="RW" width="1"/>
    
  <bitfield begin="12" description="Allow ID 2 to access page" end="12" id="AID2" rwaccess="RW" width="1"/>
    
  <bitfield begin="11" description="Allow ID 1 to access page" end="11" id="AID1" rwaccess="RW" width="1"/>
    
  <bitfield begin="10" description="Allow ID 0 to access page" end="10" id="AID0" rwaccess="RW" width="1"/>
    
  <bitfield begin="9" description="Allow IDs > 5 to access page" end="9" id="AIDX" rwaccess="RW" width="1"/>
    
  <bitfield begin="8" description="Allow CPU to access page" end="8" id="LOCAL" rwaccess="RW" width="1"/>
    
  <bitfield begin="7" description="Non-secure (Secure devices only)" end="7" id="NS" rwaccess="" width="1"/>
    
  <bitfield begin="6" description="Emulatable (Secure devices only)" end="6" id="EMU" rwaccess="" width="1"/>
    
  <bitfield begin="5" description="Supervisor Read Access" end="5" id="SR" rwaccess="RW" width="1"/>
    
  <bitfield begin="4" description="Supervisor Write Access" end="4" id="SW" rwaccess="RW" width="1"/>
    
  <bitfield begin="3" description="Supervisor Execute Access" end="3" id="SX" rwaccess="RW" width="1"/>
    
  <bitfield begin="2" description="User Read Access" end="2" id="UR" rwaccess="RW" width="1"/>
    
  <bitfield begin="1" description="User Write Access" end="1" id="UW" rwaccess="RW" width="1"/>
    
  <bitfield begin="0" description="User Execute Access" end="0" id="UX" rwaccess="RW" width="1"/>
  </register>
  
  
  <register acronym="L1DMPFAR" id="L1DMPFAR" offset="0x4AC00" width="32">
    
  <bitfield begin="31" description="" end="0" id="ADDR" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="L1DMPFSR" id="L1DMPFSR" offset="0x4AC04" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="16" id="RESV_1" rwaccess="" width="16"></bitfield>
    
  <bitfield begin="15" description="PrivID of faulting requestor" end="9" id="FID" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="8" description="Fault due to local CPU access" end="8" id="LOCAL" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="7" description="Fault due to non-secure code" end="7" id="NS" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="Always read as 0. Writes have no affect." end="6" id="RESV_2" rwaccess="" width="1"></bitfield>
    
  <bitfield begin="5" description="Fault due to Supervisor Read" end="5" id="SR" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description="Fault due to Supervisor Write" end="4" id="SW" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description="Fault due to Supervisor Execute" end="3" id="SX" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="Fault due to User Read" end="2" id="UR" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="Fault due to User Write" end="1" id="UW" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="Fault due to User Execute" end="0" id="UX" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="L1DMPFCR" id="L1DMPFCR" offset="0x4AC08" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="1" id="RESV_1" rwaccess="" width="31"></bitfield>
    
  <bitfield begin="0" description="" end="0" id="MPFCLR" rwaccess="W" width="1"></bitfield>
  </register>
  
  
  <register acronym="MPLK_0" description="MPLK register" id="MPLK_0" offset="0x4AD00" width="32">
    
  <bitfield begin="31" description="" end="0" id="MPLK" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="MPLK_1" description="MPLK register" id="MPLK_1" offset="0x4AD04" width="32">
    
  <bitfield begin="31" description="" end="0" id="MPLK" rwaccess="W" width="32"/>
  </register>
  
  
  <register acronym="MPLK_2" description="MPLK register" id="MPLK_2" offset="0x4AD08" width="32">
    
  <bitfield begin="31" description="" end="0" id="MPLK" rwaccess="W" width="32"/>
  </register>
  
  
  <register acronym="MPLK_3" description="MPLK register" id="MPLK_3" offset="0x4AD0C" width="32">
    
  <bitfield begin="31" description="" end="0" id="MPLK" rwaccess="W" width="32"/>
  </register>
  
  
  <register acronym="MPLKCMD" id="MPLKCMD" offset="0x4AD10" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="3" id="RESV_1" rwaccess="" width="29"></bitfield>
    
  <bitfield begin="2" description="" end="2" id="KEYR" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="1" description="" end="1" id="LOCK" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="0" description="" end="0" id="UNLOCK" rwaccess="W" width="1"></bitfield>
  </register>
  
  
  <register acronym="MPLKSTAT" id="MPLKSTAT" offset="0x4AD14" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="2" id="RESV_1" rwaccess="" width="30"></bitfield>
    
  <bitfield begin="1" description="" end="1" id="NSL" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="" end="0" id="LK" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="L1DMPPA_0" description="L1D Memory Protection Page Attribute register" id="L1DMPPA_0" offset="0x4AE40" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="16" id="RESV_1" rwaccess="" width="16"></bitfield>
    
  <bitfield begin="15" description="Allow ID 5 to access page" end="15" id="AID5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Allow ID 4 to access page" end="14" id="AID4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Allow ID 3 to access page" end="13" id="AID3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Allow ID 2 to access page" end="12" id="AID2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Allow ID 1 to access page" end="11" id="AID1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="Allow ID 0 to access page" end="10" id="AID0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="Allow IDs > 5 to access page" end="9" id="AIDX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Allow CPU to access page" end="8" id="LOCAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Non-secure (Secure devices only)" end="7" id="NS" rwaccess="" width="1"></bitfield>
    
  <bitfield begin="6" description="Emulatable (Secure devices only)" end="6" id="EMU" rwaccess="" width="1"></bitfield>
    
  <bitfield begin="5" description="Supervisor Read Access" end="5" id="SR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Supervisor Write Access" end="4" id="SW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Supervisor Execute Access" end="3" id="SX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="User Read Access" end="2" id="UR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="User Write Access" end="1" id="UW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="User Execute Access" end="0" id="UX" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L1DMPPA_1" description="L1D Memory Protection Page Attribute register" id="L1DMPPA_1" offset="0x4AE44" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="16" id="RESV_1" rwaccess="" width="16"/>
    
  <bitfield begin="15" description="Allow ID 5 to access page" end="15" id="AID5" rwaccess="RW" width="1"/>
    
  <bitfield begin="14" description="Allow ID 4 to access page" end="14" id="AID4" rwaccess="RW" width="1"/>
    
  <bitfield begin="13" description="Allow ID 3 to access page" end="13" id="AID3" rwaccess="RW" width="1"/>
    
  <bitfield begin="12" description="Allow ID 2 to access page" end="12" id="AID2" rwaccess="RW" width="1"/>
    
  <bitfield begin="11" description="Allow ID 1 to access page" end="11" id="AID1" rwaccess="RW" width="1"/>
    
  <bitfield begin="10" description="Allow ID 0 to access page" end="10" id="AID0" rwaccess="RW" width="1"/>
    
  <bitfield begin="9" description="Allow IDs > 5 to access page" end="9" id="AIDX" rwaccess="RW" width="1"/>
    
  <bitfield begin="8" description="Allow CPU to access page" end="8" id="LOCAL" rwaccess="RW" width="1"/>
    
  <bitfield begin="7" description="Non-secure (Secure devices only)" end="7" id="NS" rwaccess="" width="1"/>
    
  <bitfield begin="6" description="Emulatable (Secure devices only)" end="6" id="EMU" rwaccess="" width="1"/>
    
  <bitfield begin="5" description="Supervisor Read Access" end="5" id="SR" rwaccess="RW" width="1"/>
    
  <bitfield begin="4" description="Supervisor Write Access" end="4" id="SW" rwaccess="RW" width="1"/>
    
  <bitfield begin="3" description="Supervisor Execute Access" end="3" id="SX" rwaccess="RW" width="1"/>
    
  <bitfield begin="2" description="User Read Access" end="2" id="UR" rwaccess="RW" width="1"/>
    
  <bitfield begin="1" description="User Write Access" end="1" id="UW" rwaccess="RW" width="1"/>
    
  <bitfield begin="0" description="User Execute Access" end="0" id="UX" rwaccess="RW" width="1"/>
  </register>
  
  
  <register acronym="L1DMPPA_2" description="L1D Memory Protection Page Attribute register" id="L1DMPPA_2" offset="0x4AE48" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="16" id="RESV_1" rwaccess="" width="16"/>
    
  <bitfield begin="15" description="Allow ID 5 to access page" end="15" id="AID5" rwaccess="RW" width="1"/>
    
  <bitfield begin="14" description="Allow ID 4 to access page" end="14" id="AID4" rwaccess="RW" width="1"/>
    
  <bitfield begin="13" description="Allow ID 3 to access page" end="13" id="AID3" rwaccess="RW" width="1"/>
    
  <bitfield begin="12" description="Allow ID 2 to access page" end="12" id="AID2" rwaccess="RW" width="1"/>
    
  <bitfield begin="11" description="Allow ID 1 to access page" end="11" id="AID1" rwaccess="RW" width="1"/>
    
  <bitfield begin="10" description="Allow ID 0 to access page" end="10" id="AID0" rwaccess="RW" width="1"/>
    
  <bitfield begin="9" description="Allow IDs > 5 to access page" end="9" id="AIDX" rwaccess="RW" width="1"/>
    
  <bitfield begin="8" description="Allow CPU to access page" end="8" id="LOCAL" rwaccess="RW" width="1"/>
    
  <bitfield begin="7" description="Non-secure (Secure devices only)" end="7" id="NS" rwaccess="" width="1"/>
    
  <bitfield begin="6" description="Emulatable (Secure devices only)" end="6" id="EMU" rwaccess="" width="1"/>
    
  <bitfield begin="5" description="Supervisor Read Access" end="5" id="SR" rwaccess="RW" width="1"/>
    
  <bitfield begin="4" description="Supervisor Write Access" end="4" id="SW" rwaccess="RW" width="1"/>
    
  <bitfield begin="3" description="Supervisor Execute Access" end="3" id="SX" rwaccess="RW" width="1"/>
    
  <bitfield begin="2" description="User Read Access" end="2" id="UR" rwaccess="RW" width="1"/>
    
  <bitfield begin="1" description="User Write Access" end="1" id="UW" rwaccess="RW" width="1"/>
    
  <bitfield begin="0" description="User Execute Access" end="0" id="UX" rwaccess="RW" width="1"/>
  </register>
  
  
  <register acronym="L1DMPPA_3" description="L1D Memory Protection Page Attribute register" id="L1DMPPA_3" offset="0x4AE4C" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="16" id="RESV_1" rwaccess="" width="16"/>
    
  <bitfield begin="15" description="Allow ID 5 to access page" end="15" id="AID5" rwaccess="RW" width="1"/>
    
  <bitfield begin="14" description="Allow ID 4 to access page" end="14" id="AID4" rwaccess="RW" width="1"/>
    
  <bitfield begin="13" description="Allow ID 3 to access page" end="13" id="AID3" rwaccess="RW" width="1"/>
    
  <bitfield begin="12" description="Allow ID 2 to access page" end="12" id="AID2" rwaccess="RW" width="1"/>
    
  <bitfield begin="11" description="Allow ID 1 to access page" end="11" id="AID1" rwaccess="RW" width="1"/>
    
  <bitfield begin="10" description="Allow ID 0 to access page" end="10" id="AID0" rwaccess="RW" width="1"/>
    
  <bitfield begin="9" description="Allow IDs > 5 to access page" end="9" id="AIDX" rwaccess="RW" width="1"/>
    
  <bitfield begin="8" description="Allow CPU to access page" end="8" id="LOCAL" rwaccess="RW" width="1"/>
    
  <bitfield begin="7" description="Non-secure (Secure devices only)" end="7" id="NS" rwaccess="" width="1"/>
    
  <bitfield begin="6" description="Emulatable (Secure devices only)" end="6" id="EMU" rwaccess="" width="1"/>
    
  <bitfield begin="5" description="Supervisor Read Access" end="5" id="SR" rwaccess="RW" width="1"/>
    
  <bitfield begin="4" description="Supervisor Write Access" end="4" id="SW" rwaccess="RW" width="1"/>
    
  <bitfield begin="3" description="Supervisor Execute Access" end="3" id="SX" rwaccess="RW" width="1"/>
    
  <bitfield begin="2" description="User Read Access" end="2" id="UR" rwaccess="RW" width="1"/>
    
  <bitfield begin="1" description="User Write Access" end="1" id="UW" rwaccess="RW" width="1"/>
    
  <bitfield begin="0" description="User Execute Access" end="0" id="UX" rwaccess="RW" width="1"/>
  </register>
  
  
  <register acronym="L1DMPPA_4" description="L1D Memory Protection Page Attribute register" id="L1DMPPA_4" offset="0x4AE50" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="16" id="RESV_1" rwaccess="" width="16"/>
    
  <bitfield begin="15" description="Allow ID 5 to access page" end="15" id="AID5" rwaccess="RW" width="1"/>
    
  <bitfield begin="14" description="Allow ID 4 to access page" end="14" id="AID4" rwaccess="RW" width="1"/>
    
  <bitfield begin="13" description="Allow ID 3 to access page" end="13" id="AID3" rwaccess="RW" width="1"/>
    
  <bitfield begin="12" description="Allow ID 2 to access page" end="12" id="AID2" rwaccess="RW" width="1"/>
    
  <bitfield begin="11" description="Allow ID 1 to access page" end="11" id="AID1" rwaccess="RW" width="1"/>
    
  <bitfield begin="10" description="Allow ID 0 to access page" end="10" id="AID0" rwaccess="RW" width="1"/>
    
  <bitfield begin="9" description="Allow IDs > 5 to access page" end="9" id="AIDX" rwaccess="RW" width="1"/>
    
  <bitfield begin="8" description="Allow CPU to access page" end="8" id="LOCAL" rwaccess="RW" width="1"/>
    
  <bitfield begin="7" description="Non-secure (Secure devices only)" end="7" id="NS" rwaccess="" width="1"/>
    
  <bitfield begin="6" description="Emulatable (Secure devices only)" end="6" id="EMU" rwaccess="" width="1"/>
    
  <bitfield begin="5" description="Supervisor Read Access" end="5" id="SR" rwaccess="RW" width="1"/>
    
  <bitfield begin="4" description="Supervisor Write Access" end="4" id="SW" rwaccess="RW" width="1"/>
    
  <bitfield begin="3" description="Supervisor Execute Access" end="3" id="SX" rwaccess="RW" width="1"/>
    
  <bitfield begin="2" description="User Read Access" end="2" id="UR" rwaccess="RW" width="1"/>
    
  <bitfield begin="1" description="User Write Access" end="1" id="UW" rwaccess="RW" width="1"/>
    
  <bitfield begin="0" description="User Execute Access" end="0" id="UX" rwaccess="RW" width="1"/>
  </register>
  
  
  <register acronym="L1DMPPA_5" description="L1D Memory Protection Page Attribute register" id="L1DMPPA_5" offset="0x4AE54" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="16" id="RESV_1" rwaccess="" width="16"/>
    
  <bitfield begin="15" description="Allow ID 5 to access page" end="15" id="AID5" rwaccess="RW" width="1"/>
    
  <bitfield begin="14" description="Allow ID 4 to access page" end="14" id="AID4" rwaccess="RW" width="1"/>
    
  <bitfield begin="13" description="Allow ID 3 to access page" end="13" id="AID3" rwaccess="RW" width="1"/>
    
  <bitfield begin="12" description="Allow ID 2 to access page" end="12" id="AID2" rwaccess="RW" width="1"/>
    
  <bitfield begin="11" description="Allow ID 1 to access page" end="11" id="AID1" rwaccess="RW" width="1"/>
    
  <bitfield begin="10" description="Allow ID 0 to access page" end="10" id="AID0" rwaccess="RW" width="1"/>
    
  <bitfield begin="9" description="Allow IDs > 5 to access page" end="9" id="AIDX" rwaccess="RW" width="1"/>
    
  <bitfield begin="8" description="Allow CPU to access page" end="8" id="LOCAL" rwaccess="RW" width="1"/>
    
  <bitfield begin="7" description="Non-secure (Secure devices only)" end="7" id="NS" rwaccess="" width="1"/>
    
  <bitfield begin="6" description="Emulatable (Secure devices only)" end="6" id="EMU" rwaccess="" width="1"/>
    
  <bitfield begin="5" description="Supervisor Read Access" end="5" id="SR" rwaccess="RW" width="1"/>
    
  <bitfield begin="4" description="Supervisor Write Access" end="4" id="SW" rwaccess="RW" width="1"/>
    
  <bitfield begin="3" description="Supervisor Execute Access" end="3" id="SX" rwaccess="RW" width="1"/>
    
  <bitfield begin="2" description="User Read Access" end="2" id="UR" rwaccess="RW" width="1"/>
    
  <bitfield begin="1" description="User Write Access" end="1" id="UW" rwaccess="RW" width="1"/>
    
  <bitfield begin="0" description="User Execute Access" end="0" id="UX" rwaccess="RW" width="1"/>
  </register>
  
  
  <register acronym="L1DMPPA_6" description="L1D Memory Protection Page Attribute register" id="L1DMPPA_6" offset="0x4AE58" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="16" id="RESV_1" rwaccess="" width="16"/>
    
  <bitfield begin="15" description="Allow ID 5 to access page" end="15" id="AID5" rwaccess="RW" width="1"/>
    
  <bitfield begin="14" description="Allow ID 4 to access page" end="14" id="AID4" rwaccess="RW" width="1"/>
    
  <bitfield begin="13" description="Allow ID 3 to access page" end="13" id="AID3" rwaccess="RW" width="1"/>
    
  <bitfield begin="12" description="Allow ID 2 to access page" end="12" id="AID2" rwaccess="RW" width="1"/>
    
  <bitfield begin="11" description="Allow ID 1 to access page" end="11" id="AID1" rwaccess="RW" width="1"/>
    
  <bitfield begin="10" description="Allow ID 0 to access page" end="10" id="AID0" rwaccess="RW" width="1"/>
    
  <bitfield begin="9" description="Allow IDs > 5 to access page" end="9" id="AIDX" rwaccess="RW" width="1"/>
    
  <bitfield begin="8" description="Allow CPU to access page" end="8" id="LOCAL" rwaccess="RW" width="1"/>
    
  <bitfield begin="7" description="Non-secure (Secure devices only)" end="7" id="NS" rwaccess="" width="1"/>
    
  <bitfield begin="6" description="Emulatable (Secure devices only)" end="6" id="EMU" rwaccess="" width="1"/>
    
  <bitfield begin="5" description="Supervisor Read Access" end="5" id="SR" rwaccess="RW" width="1"/>
    
  <bitfield begin="4" description="Supervisor Write Access" end="4" id="SW" rwaccess="RW" width="1"/>
    
  <bitfield begin="3" description="Supervisor Execute Access" end="3" id="SX" rwaccess="RW" width="1"/>
    
  <bitfield begin="2" description="User Read Access" end="2" id="UR" rwaccess="RW" width="1"/>
    
  <bitfield begin="1" description="User Write Access" end="1" id="UW" rwaccess="RW" width="1"/>
    
  <bitfield begin="0" description="User Execute Access" end="0" id="UX" rwaccess="RW" width="1"/>
  </register>
  
  
  <register acronym="L1DMPPA_7" description="L1D Memory Protection Page Attribute register" id="L1DMPPA_7" offset="0x4AE5C" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="16" id="RESV_1" rwaccess="" width="16"/>
    
  <bitfield begin="15" description="Allow ID 5 to access page" end="15" id="AID5" rwaccess="RW" width="1"/>
    
  <bitfield begin="14" description="Allow ID 4 to access page" end="14" id="AID4" rwaccess="RW" width="1"/>
    
  <bitfield begin="13" description="Allow ID 3 to access page" end="13" id="AID3" rwaccess="RW" width="1"/>
    
  <bitfield begin="12" description="Allow ID 2 to access page" end="12" id="AID2" rwaccess="RW" width="1"/>
    
  <bitfield begin="11" description="Allow ID 1 to access page" end="11" id="AID1" rwaccess="RW" width="1"/>
    
  <bitfield begin="10" description="Allow ID 0 to access page" end="10" id="AID0" rwaccess="RW" width="1"/>
    
  <bitfield begin="9" description="Allow IDs > 5 to access page" end="9" id="AIDX" rwaccess="RW" width="1"/>
    
  <bitfield begin="8" description="Allow CPU to access page" end="8" id="LOCAL" rwaccess="RW" width="1"/>
    
  <bitfield begin="7" description="Non-secure (Secure devices only)" end="7" id="NS" rwaccess="" width="1"/>
    
  <bitfield begin="6" description="Emulatable (Secure devices only)" end="6" id="EMU" rwaccess="" width="1"/>
    
  <bitfield begin="5" description="Supervisor Read Access" end="5" id="SR" rwaccess="RW" width="1"/>
    
  <bitfield begin="4" description="Supervisor Write Access" end="4" id="SW" rwaccess="RW" width="1"/>
    
  <bitfield begin="3" description="Supervisor Execute Access" end="3" id="SX" rwaccess="RW" width="1"/>
    
  <bitfield begin="2" description="User Read Access" end="2" id="UR" rwaccess="RW" width="1"/>
    
  <bitfield begin="1" description="User Write Access" end="1" id="UW" rwaccess="RW" width="1"/>
    
  <bitfield begin="0" description="User Execute Access" end="0" id="UX" rwaccess="RW" width="1"/>
  </register>
  
  
  <register acronym="L1DMPPA_8" description="L1D Memory Protection Page Attribute register" id="L1DMPPA_8" offset="0x4AE60" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="16" id="RESV_1" rwaccess="" width="16"/>
    
  <bitfield begin="15" description="Allow ID 5 to access page" end="15" id="AID5" rwaccess="RW" width="1"/>
    
  <bitfield begin="14" description="Allow ID 4 to access page" end="14" id="AID4" rwaccess="RW" width="1"/>
    
  <bitfield begin="13" description="Allow ID 3 to access page" end="13" id="AID3" rwaccess="RW" width="1"/>
    
  <bitfield begin="12" description="Allow ID 2 to access page" end="12" id="AID2" rwaccess="RW" width="1"/>
    
  <bitfield begin="11" description="Allow ID 1 to access page" end="11" id="AID1" rwaccess="RW" width="1"/>
    
  <bitfield begin="10" description="Allow ID 0 to access page" end="10" id="AID0" rwaccess="RW" width="1"/>
    
  <bitfield begin="9" description="Allow IDs > 5 to access page" end="9" id="AIDX" rwaccess="RW" width="1"/>
    
  <bitfield begin="8" description="Allow CPU to access page" end="8" id="LOCAL" rwaccess="RW" width="1"/>
    
  <bitfield begin="7" description="Non-secure (Secure devices only)" end="7" id="NS" rwaccess="" width="1"/>
    
  <bitfield begin="6" description="Emulatable (Secure devices only)" end="6" id="EMU" rwaccess="" width="1"/>
    
  <bitfield begin="5" description="Supervisor Read Access" end="5" id="SR" rwaccess="RW" width="1"/>
    
  <bitfield begin="4" description="Supervisor Write Access" end="4" id="SW" rwaccess="RW" width="1"/>
    
  <bitfield begin="3" description="Supervisor Execute Access" end="3" id="SX" rwaccess="RW" width="1"/>
    
  <bitfield begin="2" description="User Read Access" end="2" id="UR" rwaccess="RW" width="1"/>
    
  <bitfield begin="1" description="User Write Access" end="1" id="UW" rwaccess="RW" width="1"/>
    
  <bitfield begin="0" description="User Execute Access" end="0" id="UX" rwaccess="RW" width="1"/>
  </register>
  
  
  <register acronym="L1DMPPA_9" description="L1D Memory Protection Page Attribute register" id="L1DMPPA_9" offset="0x4AE64" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="16" id="RESV_1" rwaccess="" width="16"/>
    
  <bitfield begin="15" description="Allow ID 5 to access page" end="15" id="AID5" rwaccess="RW" width="1"/>
    
  <bitfield begin="14" description="Allow ID 4 to access page" end="14" id="AID4" rwaccess="RW" width="1"/>
    
  <bitfield begin="13" description="Allow ID 3 to access page" end="13" id="AID3" rwaccess="RW" width="1"/>
    
  <bitfield begin="12" description="Allow ID 2 to access page" end="12" id="AID2" rwaccess="RW" width="1"/>
    
  <bitfield begin="11" description="Allow ID 1 to access page" end="11" id="AID1" rwaccess="RW" width="1"/>
    
  <bitfield begin="10" description="Allow ID 0 to access page" end="10" id="AID0" rwaccess="RW" width="1"/>
    
  <bitfield begin="9" description="Allow IDs > 5 to access page" end="9" id="AIDX" rwaccess="RW" width="1"/>
    
  <bitfield begin="8" description="Allow CPU to access page" end="8" id="LOCAL" rwaccess="RW" width="1"/>
    
  <bitfield begin="7" description="Non-secure (Secure devices only)" end="7" id="NS" rwaccess="" width="1"/>
    
  <bitfield begin="6" description="Emulatable (Secure devices only)" end="6" id="EMU" rwaccess="" width="1"/>
    
  <bitfield begin="5" description="Supervisor Read Access" end="5" id="SR" rwaccess="RW" width="1"/>
    
  <bitfield begin="4" description="Supervisor Write Access" end="4" id="SW" rwaccess="RW" width="1"/>
    
  <bitfield begin="3" description="Supervisor Execute Access" end="3" id="SX" rwaccess="RW" width="1"/>
    
  <bitfield begin="2" description="User Read Access" end="2" id="UR" rwaccess="RW" width="1"/>
    
  <bitfield begin="1" description="User Write Access" end="1" id="UW" rwaccess="RW" width="1"/>
    
  <bitfield begin="0" description="User Execute Access" end="0" id="UX" rwaccess="RW" width="1"/>
  </register>
  
  
  <register acronym="L1DMPPA_10" description="L1D Memory Protection Page Attribute register" id="L1DMPPA_10" offset="0x4AE68" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="16" id="RESV_1" rwaccess="" width="16"/>
    
  <bitfield begin="15" description="Allow ID 5 to access page" end="15" id="AID5" rwaccess="RW" width="1"/>
    
  <bitfield begin="14" description="Allow ID 4 to access page" end="14" id="AID4" rwaccess="RW" width="1"/>
    
  <bitfield begin="13" description="Allow ID 3 to access page" end="13" id="AID3" rwaccess="RW" width="1"/>
    
  <bitfield begin="12" description="Allow ID 2 to access page" end="12" id="AID2" rwaccess="RW" width="1"/>
    
  <bitfield begin="11" description="Allow ID 1 to access page" end="11" id="AID1" rwaccess="RW" width="1"/>
    
  <bitfield begin="10" description="Allow ID 0 to access page" end="10" id="AID0" rwaccess="RW" width="1"/>
    
  <bitfield begin="9" description="Allow IDs > 5 to access page" end="9" id="AIDX" rwaccess="RW" width="1"/>
    
  <bitfield begin="8" description="Allow CPU to access page" end="8" id="LOCAL" rwaccess="RW" width="1"/>
    
  <bitfield begin="7" description="Non-secure (Secure devices only)" end="7" id="NS" rwaccess="" width="1"/>
    
  <bitfield begin="6" description="Emulatable (Secure devices only)" end="6" id="EMU" rwaccess="" width="1"/>
    
  <bitfield begin="5" description="Supervisor Read Access" end="5" id="SR" rwaccess="RW" width="1"/>
    
  <bitfield begin="4" description="Supervisor Write Access" end="4" id="SW" rwaccess="RW" width="1"/>
    
  <bitfield begin="3" description="Supervisor Execute Access" end="3" id="SX" rwaccess="RW" width="1"/>
    
  <bitfield begin="2" description="User Read Access" end="2" id="UR" rwaccess="RW" width="1"/>
    
  <bitfield begin="1" description="User Write Access" end="1" id="UW" rwaccess="RW" width="1"/>
    
  <bitfield begin="0" description="User Execute Access" end="0" id="UX" rwaccess="RW" width="1"/>
  </register>
  
  
  <register acronym="L1DMPPA_11" description="L1D Memory Protection Page Attribute register" id="L1DMPPA_11" offset="0x4AE6C" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="16" id="RESV_1" rwaccess="" width="16"/>
    
  <bitfield begin="15" description="Allow ID 5 to access page" end="15" id="AID5" rwaccess="RW" width="1"/>
    
  <bitfield begin="14" description="Allow ID 4 to access page" end="14" id="AID4" rwaccess="RW" width="1"/>
    
  <bitfield begin="13" description="Allow ID 3 to access page" end="13" id="AID3" rwaccess="RW" width="1"/>
    
  <bitfield begin="12" description="Allow ID 2 to access page" end="12" id="AID2" rwaccess="RW" width="1"/>
    
  <bitfield begin="11" description="Allow ID 1 to access page" end="11" id="AID1" rwaccess="RW" width="1"/>
    
  <bitfield begin="10" description="Allow ID 0 to access page" end="10" id="AID0" rwaccess="RW" width="1"/>
    
  <bitfield begin="9" description="Allow IDs > 5 to access page" end="9" id="AIDX" rwaccess="RW" width="1"/>
    
  <bitfield begin="8" description="Allow CPU to access page" end="8" id="LOCAL" rwaccess="RW" width="1"/>
    
  <bitfield begin="7" description="Non-secure (Secure devices only)" end="7" id="NS" rwaccess="" width="1"/>
    
  <bitfield begin="6" description="Emulatable (Secure devices only)" end="6" id="EMU" rwaccess="" width="1"/>
    
  <bitfield begin="5" description="Supervisor Read Access" end="5" id="SR" rwaccess="RW" width="1"/>
    
  <bitfield begin="4" description="Supervisor Write Access" end="4" id="SW" rwaccess="RW" width="1"/>
    
  <bitfield begin="3" description="Supervisor Execute Access" end="3" id="SX" rwaccess="RW" width="1"/>
    
  <bitfield begin="2" description="User Read Access" end="2" id="UR" rwaccess="RW" width="1"/>
    
  <bitfield begin="1" description="User Write Access" end="1" id="UW" rwaccess="RW" width="1"/>
    
  <bitfield begin="0" description="User Execute Access" end="0" id="UX" rwaccess="RW" width="1"/>
  </register>
  
  
  <register acronym="L1DMPPA_12" description="L1D Memory Protection Page Attribute register" id="L1DMPPA_12" offset="0x4AE70" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="16" id="RESV_1" rwaccess="" width="16"/>
    
  <bitfield begin="15" description="Allow ID 5 to access page" end="15" id="AID5" rwaccess="RW" width="1"/>
    
  <bitfield begin="14" description="Allow ID 4 to access page" end="14" id="AID4" rwaccess="RW" width="1"/>
    
  <bitfield begin="13" description="Allow ID 3 to access page" end="13" id="AID3" rwaccess="RW" width="1"/>
    
  <bitfield begin="12" description="Allow ID 2 to access page" end="12" id="AID2" rwaccess="RW" width="1"/>
    
  <bitfield begin="11" description="Allow ID 1 to access page" end="11" id="AID1" rwaccess="RW" width="1"/>
    
  <bitfield begin="10" description="Allow ID 0 to access page" end="10" id="AID0" rwaccess="RW" width="1"/>
    
  <bitfield begin="9" description="Allow IDs > 5 to access page" end="9" id="AIDX" rwaccess="RW" width="1"/>
    
  <bitfield begin="8" description="Allow CPU to access page" end="8" id="LOCAL" rwaccess="RW" width="1"/>
    
  <bitfield begin="7" description="Non-secure (Secure devices only)" end="7" id="NS" rwaccess="" width="1"/>
    
  <bitfield begin="6" description="Emulatable (Secure devices only)" end="6" id="EMU" rwaccess="" width="1"/>
    
  <bitfield begin="5" description="Supervisor Read Access" end="5" id="SR" rwaccess="RW" width="1"/>
    
  <bitfield begin="4" description="Supervisor Write Access" end="4" id="SW" rwaccess="RW" width="1"/>
    
  <bitfield begin="3" description="Supervisor Execute Access" end="3" id="SX" rwaccess="RW" width="1"/>
    
  <bitfield begin="2" description="User Read Access" end="2" id="UR" rwaccess="RW" width="1"/>
    
  <bitfield begin="1" description="User Write Access" end="1" id="UW" rwaccess="RW" width="1"/>
    
  <bitfield begin="0" description="User Execute Access" end="0" id="UX" rwaccess="RW" width="1"/>
  </register>
  
  
  <register acronym="L1DMPPA_13" description="L1D Memory Protection Page Attribute register" id="L1DMPPA_13" offset="0x4AE74" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="16" id="RESV_1" rwaccess="" width="16"/>
    
  <bitfield begin="15" description="Allow ID 5 to access page" end="15" id="AID5" rwaccess="RW" width="1"/>
    
  <bitfield begin="14" description="Allow ID 4 to access page" end="14" id="AID4" rwaccess="RW" width="1"/>
    
  <bitfield begin="13" description="Allow ID 3 to access page" end="13" id="AID3" rwaccess="RW" width="1"/>
    
  <bitfield begin="12" description="Allow ID 2 to access page" end="12" id="AID2" rwaccess="RW" width="1"/>
    
  <bitfield begin="11" description="Allow ID 1 to access page" end="11" id="AID1" rwaccess="RW" width="1"/>
    
  <bitfield begin="10" description="Allow ID 0 to access page" end="10" id="AID0" rwaccess="RW" width="1"/>
    
  <bitfield begin="9" description="Allow IDs > 5 to access page" end="9" id="AIDX" rwaccess="RW" width="1"/>
    
  <bitfield begin="8" description="Allow CPU to access page" end="8" id="LOCAL" rwaccess="RW" width="1"/>
    
  <bitfield begin="7" description="Non-secure (Secure devices only)" end="7" id="NS" rwaccess="" width="1"/>
    
  <bitfield begin="6" description="Emulatable (Secure devices only)" end="6" id="EMU" rwaccess="" width="1"/>
    
  <bitfield begin="5" description="Supervisor Read Access" end="5" id="SR" rwaccess="RW" width="1"/>
    
  <bitfield begin="4" description="Supervisor Write Access" end="4" id="SW" rwaccess="RW" width="1"/>
    
  <bitfield begin="3" description="Supervisor Execute Access" end="3" id="SX" rwaccess="RW" width="1"/>
    
  <bitfield begin="2" description="User Read Access" end="2" id="UR" rwaccess="RW" width="1"/>
    
  <bitfield begin="1" description="User Write Access" end="1" id="UW" rwaccess="RW" width="1"/>
    
  <bitfield begin="0" description="User Execute Access" end="0" id="UX" rwaccess="RW" width="1"/>
  </register>
  
  
  <register acronym="L1DMPPA_14" description="L1D Memory Protection Page Attribute register" id="L1DMPPA_14" offset="0x4AE78" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="16" id="RESV_1" rwaccess="" width="16"/>
    
  <bitfield begin="15" description="Allow ID 5 to access page" end="15" id="AID5" rwaccess="RW" width="1"/>
    
  <bitfield begin="14" description="Allow ID 4 to access page" end="14" id="AID4" rwaccess="RW" width="1"/>
    
  <bitfield begin="13" description="Allow ID 3 to access page" end="13" id="AID3" rwaccess="RW" width="1"/>
    
  <bitfield begin="12" description="Allow ID 2 to access page" end="12" id="AID2" rwaccess="RW" width="1"/>
    
  <bitfield begin="11" description="Allow ID 1 to access page" end="11" id="AID1" rwaccess="RW" width="1"/>
    
  <bitfield begin="10" description="Allow ID 0 to access page" end="10" id="AID0" rwaccess="RW" width="1"/>
    
  <bitfield begin="9" description="Allow IDs > 5 to access page" end="9" id="AIDX" rwaccess="RW" width="1"/>
    
  <bitfield begin="8" description="Allow CPU to access page" end="8" id="LOCAL" rwaccess="RW" width="1"/>
    
  <bitfield begin="7" description="Non-secure (Secure devices only)" end="7" id="NS" rwaccess="" width="1"/>
    
  <bitfield begin="6" description="Emulatable (Secure devices only)" end="6" id="EMU" rwaccess="" width="1"/>
    
  <bitfield begin="5" description="Supervisor Read Access" end="5" id="SR" rwaccess="RW" width="1"/>
    
  <bitfield begin="4" description="Supervisor Write Access" end="4" id="SW" rwaccess="RW" width="1"/>
    
  <bitfield begin="3" description="Supervisor Execute Access" end="3" id="SX" rwaccess="RW" width="1"/>
    
  <bitfield begin="2" description="User Read Access" end="2" id="UR" rwaccess="RW" width="1"/>
    
  <bitfield begin="1" description="User Write Access" end="1" id="UW" rwaccess="RW" width="1"/>
    
  <bitfield begin="0" description="User Execute Access" end="0" id="UX" rwaccess="RW" width="1"/>
  </register>
  
  
  <register acronym="L1DMPPA_15" description="L1D Memory Protection Page Attribute register" id="L1DMPPA_15" offset="0x4AE7C" width="32">
    
  <bitfield begin="31" description="Always read as 0. Writes have no affect." end="16" id="RESV_1" rwaccess="" width="16"/>
    
  <bitfield begin="15" description="Allow ID 5 to access page" end="15" id="AID5" rwaccess="RW" width="1"/>
    
  <bitfield begin="14" description="Allow ID 4 to access page" end="14" id="AID4" rwaccess="RW" width="1"/>
    
  <bitfield begin="13" description="Allow ID 3 to access page" end="13" id="AID3" rwaccess="RW" width="1"/>
    
  <bitfield begin="12" description="Allow ID 2 to access page" end="12" id="AID2" rwaccess="RW" width="1"/>
    
  <bitfield begin="11" description="Allow ID 1 to access page" end="11" id="AID1" rwaccess="RW" width="1"/>
    
  <bitfield begin="10" description="Allow ID 0 to access page" end="10" id="AID0" rwaccess="RW" width="1"/>
    
  <bitfield begin="9" description="Allow IDs > 5 to access page" end="9" id="AIDX" rwaccess="RW" width="1"/>
    
  <bitfield begin="8" description="Allow CPU to access page" end="8" id="LOCAL" rwaccess="RW" width="1"/>
    
  <bitfield begin="7" description="Non-secure (Secure devices only)" end="7" id="NS" rwaccess="" width="1"/>
    
  <bitfield begin="6" description="Emulatable (Secure devices only)" end="6" id="EMU" rwaccess="" width="1"/>
    
  <bitfield begin="5" description="Supervisor Read Access" end="5" id="SR" rwaccess="RW" width="1"/>
    
  <bitfield begin="4" description="Supervisor Write Access" end="4" id="SW" rwaccess="RW" width="1"/>
    
  <bitfield begin="3" description="Supervisor Execute Access" end="3" id="SX" rwaccess="RW" width="1"/>
    
  <bitfield begin="2" description="User Read Access" end="2" id="UR" rwaccess="RW" width="1"/>
    
  <bitfield begin="1" description="User Write Access" end="1" id="UW" rwaccess="RW" width="1"/>
    
  <bitfield begin="0" description="User Execute Access" end="0" id="UX" rwaccess="RW" width="1"/>
  </register>
</module>
