{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702662994790 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702662994809 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 15 12:56:34 2023 " "Processing started: Fri Dec 15 12:56:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702662994809 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702662994809 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simon_says -c simon_says " "Command: quartus_map --read_settings_files=on --write_settings_files=off simon_says -c simon_says" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702662994810 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702662995443 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702662995443 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "rand simon_says.v(25) " "Verilog HDL Declaration warning at simon_says.v(25): \"rand\" is SystemVerilog-2005 keyword" {  } { { "simon_says.v" "" { Text "M:/ECE 287/Final Project/finalized/simon_says/simon_says.v" 25 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1702663004724 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START simon_says.v(4) " "Verilog HDL Declaration information at simon_says.v(4): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "simon_says.v" "" { Text "M:/ECE 287/Final Project/finalized/simon_says/simon_says.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702663004725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simon_says.v 1 1 " "Found 1 design units, including 1 entities, in source file simon_says.v" { { "Info" "ISGN_ENTITY_NAME" "1 simon_says " "Found entity 1: simon_says" {  } { { "simon_says.v" "" { Text "M:/ECE 287/Final Project/finalized/simon_says/simon_says.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702663004727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702663004727 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "random_number_generator.v(19) " "Verilog HDL information at random_number_generator.v(19): always construct contains both blocking and non-blocking assignments" {  } { { "random_number_generator.v" "" { Text "M:/ECE 287/Final Project/finalized/simon_says/random_number_generator.v" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1702663004746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_number_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file random_number_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 random_number_generator " "Found entity 1: random_number_generator" {  } { { "random_number_generator.v" "" { Text "M:/ECE 287/Final Project/finalized/simon_says/random_number_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702663004748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702663004748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment " "Found entity 1: seven_segment" {  } { { "seven_segment.v" "" { Text "M:/ECE 287/Final Project/finalized/simon_says/seven_segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702663004769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702663004769 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "simon_says " "Elaborating entity \"simon_says\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702663004833 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "simon_says.v(227) " "Verilog HDL Case Statement information at simon_says.v(227): all case item expressions in this case statement are onehot" {  } { { "simon_says.v" "" { Text "M:/ECE 287/Final Project/finalized/simon_says/simon_says.v" 227 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1702663004837 "|simon_says"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "vga_R simon_says.v(381) " "Verilog HDL Always Construct warning at simon_says.v(381): inferring latch(es) for variable \"vga_R\", which holds its previous value in one or more paths through the always construct" {  } { { "simon_says.v" "" { Text "M:/ECE 287/Final Project/finalized/simon_says/simon_says.v" 381 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702663004839 "|simon_says"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "vga_B simon_says.v(381) " "Verilog HDL Always Construct warning at simon_says.v(381): inferring latch(es) for variable \"vga_B\", which holds its previous value in one or more paths through the always construct" {  } { { "simon_says.v" "" { Text "M:/ECE 287/Final Project/finalized/simon_says/simon_says.v" 381 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702663004839 "|simon_says"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "vga_G simon_says.v(381) " "Verilog HDL Always Construct warning at simon_says.v(381): inferring latch(es) for variable \"vga_G\", which holds its previous value in one or more paths through the always construct" {  } { { "simon_says.v" "" { Text "M:/ECE 287/Final Project/finalized/simon_says/simon_says.v" 381 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702663004839 "|simon_says"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_G\[0\] simon_says.v(387) " "Inferred latch for \"vga_G\[0\]\" at simon_says.v(387)" {  } { { "simon_says.v" "" { Text "M:/ECE 287/Final Project/finalized/simon_says/simon_says.v" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702663004845 "|simon_says"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_G\[1\] simon_says.v(387) " "Inferred latch for \"vga_G\[1\]\" at simon_says.v(387)" {  } { { "simon_says.v" "" { Text "M:/ECE 287/Final Project/finalized/simon_says/simon_says.v" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702663004845 "|simon_says"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_G\[2\] simon_says.v(387) " "Inferred latch for \"vga_G\[2\]\" at simon_says.v(387)" {  } { { "simon_says.v" "" { Text "M:/ECE 287/Final Project/finalized/simon_says/simon_says.v" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702663004846 "|simon_says"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_G\[3\] simon_says.v(387) " "Inferred latch for \"vga_G\[3\]\" at simon_says.v(387)" {  } { { "simon_says.v" "" { Text "M:/ECE 287/Final Project/finalized/simon_says/simon_says.v" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702663004846 "|simon_says"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_G\[4\] simon_says.v(387) " "Inferred latch for \"vga_G\[4\]\" at simon_says.v(387)" {  } { { "simon_says.v" "" { Text "M:/ECE 287/Final Project/finalized/simon_says/simon_says.v" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702663004846 "|simon_says"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_G\[5\] simon_says.v(387) " "Inferred latch for \"vga_G\[5\]\" at simon_says.v(387)" {  } { { "simon_says.v" "" { Text "M:/ECE 287/Final Project/finalized/simon_says/simon_says.v" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702663004846 "|simon_says"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_G\[6\] simon_says.v(387) " "Inferred latch for \"vga_G\[6\]\" at simon_says.v(387)" {  } { { "simon_says.v" "" { Text "M:/ECE 287/Final Project/finalized/simon_says/simon_says.v" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702663004846 "|simon_says"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_G\[7\] simon_says.v(387) " "Inferred latch for \"vga_G\[7\]\" at simon_says.v(387)" {  } { { "simon_says.v" "" { Text "M:/ECE 287/Final Project/finalized/simon_says/simon_says.v" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702663004846 "|simon_says"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_B\[0\] simon_says.v(387) " "Inferred latch for \"vga_B\[0\]\" at simon_says.v(387)" {  } { { "simon_says.v" "" { Text "M:/ECE 287/Final Project/finalized/simon_says/simon_says.v" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702663004846 "|simon_says"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_B\[1\] simon_says.v(387) " "Inferred latch for \"vga_B\[1\]\" at simon_says.v(387)" {  } { { "simon_says.v" "" { Text "M:/ECE 287/Final Project/finalized/simon_says/simon_says.v" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702663004847 "|simon_says"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_B\[2\] simon_says.v(387) " "Inferred latch for \"vga_B\[2\]\" at simon_says.v(387)" {  } { { "simon_says.v" "" { Text "M:/ECE 287/Final Project/finalized/simon_says/simon_says.v" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702663004847 "|simon_says"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_B\[3\] simon_says.v(387) " "Inferred latch for \"vga_B\[3\]\" at simon_says.v(387)" {  } { { "simon_says.v" "" { Text "M:/ECE 287/Final Project/finalized/simon_says/simon_says.v" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702663004847 "|simon_says"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_B\[4\] simon_says.v(387) " "Inferred latch for \"vga_B\[4\]\" at simon_says.v(387)" {  } { { "simon_says.v" "" { Text "M:/ECE 287/Final Project/finalized/simon_says/simon_says.v" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702663004847 "|simon_says"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_B\[5\] simon_says.v(387) " "Inferred latch for \"vga_B\[5\]\" at simon_says.v(387)" {  } { { "simon_says.v" "" { Text "M:/ECE 287/Final Project/finalized/simon_says/simon_says.v" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702663004847 "|simon_says"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_B\[6\] simon_says.v(387) " "Inferred latch for \"vga_B\[6\]\" at simon_says.v(387)" {  } { { "simon_says.v" "" { Text "M:/ECE 287/Final Project/finalized/simon_says/simon_says.v" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702663004848 "|simon_says"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_B\[7\] simon_says.v(387) " "Inferred latch for \"vga_B\[7\]\" at simon_says.v(387)" {  } { { "simon_says.v" "" { Text "M:/ECE 287/Final Project/finalized/simon_says/simon_says.v" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702663004848 "|simon_says"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_R\[0\] simon_says.v(387) " "Inferred latch for \"vga_R\[0\]\" at simon_says.v(387)" {  } { { "simon_says.v" "" { Text "M:/ECE 287/Final Project/finalized/simon_says/simon_says.v" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702663004848 "|simon_says"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_R\[1\] simon_says.v(387) " "Inferred latch for \"vga_R\[1\]\" at simon_says.v(387)" {  } { { "simon_says.v" "" { Text "M:/ECE 287/Final Project/finalized/simon_says/simon_says.v" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702663004848 "|simon_says"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_R\[2\] simon_says.v(387) " "Inferred latch for \"vga_R\[2\]\" at simon_says.v(387)" {  } { { "simon_says.v" "" { Text "M:/ECE 287/Final Project/finalized/simon_says/simon_says.v" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702663004848 "|simon_says"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_R\[3\] simon_says.v(387) " "Inferred latch for \"vga_R\[3\]\" at simon_says.v(387)" {  } { { "simon_says.v" "" { Text "M:/ECE 287/Final Project/finalized/simon_says/simon_says.v" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702663004848 "|simon_says"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_R\[4\] simon_says.v(387) " "Inferred latch for \"vga_R\[4\]\" at simon_says.v(387)" {  } { { "simon_says.v" "" { Text "M:/ECE 287/Final Project/finalized/simon_says/simon_says.v" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702663004848 "|simon_says"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_R\[5\] simon_says.v(387) " "Inferred latch for \"vga_R\[5\]\" at simon_says.v(387)" {  } { { "simon_says.v" "" { Text "M:/ECE 287/Final Project/finalized/simon_says/simon_says.v" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702663004849 "|simon_says"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_R\[6\] simon_says.v(387) " "Inferred latch for \"vga_R\[6\]\" at simon_says.v(387)" {  } { { "simon_says.v" "" { Text "M:/ECE 287/Final Project/finalized/simon_says/simon_says.v" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702663004849 "|simon_says"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_R\[7\] simon_says.v(387) " "Inferred latch for \"vga_R\[7\]\" at simon_says.v(387)" {  } { { "simon_says.v" "" { Text "M:/ECE 287/Final Project/finalized/simon_says/simon_says.v" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702663004849 "|simon_says"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_number_generator random_number_generator:rand " "Elaborating entity \"random_number_generator\" for hierarchy \"random_number_generator:rand\"" {  } { { "simon_says.v" "rand" { Text "M:/ECE 287/Final Project/finalized/simon_says/simon_says.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702663004948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment seven_segment:segmentDisplay " "Elaborating entity \"seven_segment\" for hierarchy \"seven_segment:segmentDisplay\"" {  } { { "simon_says.v" "segmentDisplay" { Text "M:/ECE 287/Final Project/finalized/simon_says/simon_says.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702663004963 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "random_number_generator.v" "" { Text "M:/ECE 287/Final Project/finalized/simon_says/random_number_generator.v" 28 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1702663005790 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1702663005790 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "vga_sync VCC " "Pin \"vga_sync\" is stuck at VCC" {  } { { "simon_says.v" "" { Text "M:/ECE 287/Final Project/finalized/simon_says/simon_says.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702663005921 "|simon_says|vga_sync"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1702663005921 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702663005998 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702663006949 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "M:/ECE 287/Final Project/finalized/simon_says/output_files/simon_says.map.smsg " "Generated suppressed messages file M:/ECE 287/Final Project/finalized/simon_says/output_files/simon_says.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702663007014 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702663007381 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702663007381 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "492 " "Implemented 492 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702663007889 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702663007889 ""} { "Info" "ICUT_CUT_TM_LCELLS" "437 " "Implemented 437 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702663007889 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702663007889 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702663007988 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 15 12:56:47 2023 " "Processing ended: Fri Dec 15 12:56:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702663007988 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702663007988 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702663007988 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702663007988 ""}
