<profile>

<section name = "Vivado HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_32u_config2_s'" level="0">
<item name = "Date">Sun May 25 00:19:49 2025
</item>
<item name = "Version">2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 4.321 ns, 0.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2, 8, 10.000 ns, 40.000 ns, 2, 8, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_285">dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s, 4, 4, 20.000 ns, 20.000 ns, 4, 4, none</column>
<column name="call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_316">shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s, 0, 0, 0 ns, 0 ns, 1, 1, function</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 342, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, -, 1112, 3358, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 366, -</column>
<column name="Register">-, -, 671, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 1, 7, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_285">dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s, 0, 0, 727, 3070, 0</column>
<column name="call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_316">shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s, 0, 0, 385, 288, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln311_fu_913_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln313_fu_924_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln316_fu_873_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln318_fu_884_p2">+, 0, 0, 39, 32, 1</column>
<column name="and_ln284_1_fu_728_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln284_2_fu_734_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln284_fu_722_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_371">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_380">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op153">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln284_1_fu_676_p2">icmp, 0, 0, 18, 32, 2</column>
<column name="icmp_ln284_2_fu_696_p2">icmp, 0, 0, 18, 31, 1</column>
<column name="icmp_ln284_3_fu_716_p2">icmp, 0, 0, 18, 31, 1</column>
<column name="icmp_ln284_fu_666_p2">icmp, 0, 0, 18, 32, 2</column>
<column name="icmp_ln303_fu_868_p2">icmp, 0, 0, 18, 32, 6</column>
<column name="icmp_ln307_fu_908_p2">icmp, 0, 0, 18, 32, 6</column>
<column name="select_ln313_fu_929_p3">select, 0, 0, 32, 1, 2</column>
<column name="select_ln318_fu_889_p3">select, 0, 0, 32, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">33, 6, 1, 6</column>
<column name="ap_phi_mux_storemerge_phi_fu_278_p4">9, 2, 32, 64</column>
<column name="pX_1">9, 2, 32, 64</column>
<column name="pY_1">9, 2, 32, 64</column>
<column name="res_stream_V_data_0_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_10_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_11_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_12_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_13_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_14_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_15_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_16_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_17_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_18_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_19_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_1_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_20_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_21_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_22_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_23_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_24_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_25_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_26_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_27_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_28_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_29_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_2_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_30_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_31_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_3_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_4_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_5_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_6_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_7_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_8_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_9_V_blk_n">9, 2, 1, 2</column>
<column name="sX_1">9, 2, 32, 64</column>
<column name="storemerge_reg_274">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="and_ln284_2_reg_1120">1, 0, 1, 0</column>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_285_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln284_1_reg_1103">1, 0, 1, 0</column>
<column name="icmp_ln284_reg_1093">1, 0, 1, 0</column>
<column name="icmp_ln303_reg_1284">1, 0, 1, 0</column>
<column name="icmp_ln307_reg_1293">1, 0, 1, 0</column>
<column name="kernel_data_V_1_0_ret_reg_993">4, 0, 4, 0</column>
<column name="kernel_data_V_1_10_ret_reg_973">4, 0, 4, 0</column>
<column name="kernel_data_V_1_11_ret_reg_968">4, 0, 4, 0</column>
<column name="kernel_data_V_1_12">4, 0, 4, 0</column>
<column name="kernel_data_V_1_12_ret_reg_1028">4, 0, 4, 0</column>
<column name="kernel_data_V_1_13">4, 0, 4, 0</column>
<column name="kernel_data_V_1_13_ret_reg_1033">4, 0, 4, 0</column>
<column name="kernel_data_V_1_14">4, 0, 4, 0</column>
<column name="kernel_data_V_1_14_ret_reg_1038">4, 0, 4, 0</column>
<column name="kernel_data_V_1_15">4, 0, 4, 0</column>
<column name="kernel_data_V_1_15_ret_reg_1043">4, 0, 4, 0</column>
<column name="kernel_data_V_1_16">4, 0, 4, 0</column>
<column name="kernel_data_V_1_16_ret_reg_1048">4, 0, 4, 0</column>
<column name="kernel_data_V_1_17">4, 0, 4, 0</column>
<column name="kernel_data_V_1_17_ret_reg_1053">4, 0, 4, 0</column>
<column name="kernel_data_V_1_18_ret_reg_963">4, 0, 4, 0</column>
<column name="kernel_data_V_1_19_ret_reg_958">4, 0, 4, 0</column>
<column name="kernel_data_V_1_1_ret_reg_988">4, 0, 4, 0</column>
<column name="kernel_data_V_1_20_ret_reg_953">4, 0, 4, 0</column>
<column name="kernel_data_V_1_21">4, 0, 4, 0</column>
<column name="kernel_data_V_1_21_ret_reg_1058">4, 0, 4, 0</column>
<column name="kernel_data_V_1_22">4, 0, 4, 0</column>
<column name="kernel_data_V_1_22_ret_reg_1063">4, 0, 4, 0</column>
<column name="kernel_data_V_1_23">4, 0, 4, 0</column>
<column name="kernel_data_V_1_23_ret_reg_1068">4, 0, 4, 0</column>
<column name="kernel_data_V_1_24">4, 0, 4, 0</column>
<column name="kernel_data_V_1_24_ret_reg_1073">4, 0, 4, 0</column>
<column name="kernel_data_V_1_25">4, 0, 4, 0</column>
<column name="kernel_data_V_1_25_ret_reg_1078">4, 0, 4, 0</column>
<column name="kernel_data_V_1_26">4, 0, 4, 0</column>
<column name="kernel_data_V_1_26_ret_reg_1083">4, 0, 4, 0</column>
<column name="kernel_data_V_1_2_ret_reg_983">4, 0, 4, 0</column>
<column name="kernel_data_V_1_3">4, 0, 4, 0</column>
<column name="kernel_data_V_1_3_ret_reg_998">4, 0, 4, 0</column>
<column name="kernel_data_V_1_4">4, 0, 4, 0</column>
<column name="kernel_data_V_1_4_ret_reg_1003">4, 0, 4, 0</column>
<column name="kernel_data_V_1_5">4, 0, 4, 0</column>
<column name="kernel_data_V_1_5_ret_reg_1008">4, 0, 4, 0</column>
<column name="kernel_data_V_1_6">4, 0, 4, 0</column>
<column name="kernel_data_V_1_6_ret_reg_1013">4, 0, 4, 0</column>
<column name="kernel_data_V_1_7">4, 0, 4, 0</column>
<column name="kernel_data_V_1_7_ret_reg_1018">4, 0, 4, 0</column>
<column name="kernel_data_V_1_8">4, 0, 4, 0</column>
<column name="kernel_data_V_1_8_ret_reg_1023">4, 0, 4, 0</column>
<column name="kernel_data_V_1_9_ret_reg_978">4, 0, 4, 0</column>
<column name="pX_1">32, 0, 32, 0</column>
<column name="pX_1_load_reg_1114">32, 0, 32, 0</column>
<column name="pY_1">32, 0, 32, 0</column>
<column name="pY_1_load_reg_1108">32, 0, 32, 0</column>
<column name="sX_1">32, 0, 32, 0</column>
<column name="sX_1_load_reg_1088">32, 0, 32, 0</column>
<column name="sY_1">32, 0, 32, 0</column>
<column name="sY_1_load_reg_1098">32, 0, 32, 0</column>
<column name="select_ln313_reg_1297">32, 0, 32, 0</column>
<column name="select_ln318_reg_1288">32, 0, 32, 0</column>
<column name="storemerge_reg_274">32, 0, 32, 0</column>
<column name="tmp_data_0_V_reg_1124">4, 0, 4, 0</column>
<column name="tmp_data_10_V_reg_1174">4, 0, 4, 0</column>
<column name="tmp_data_11_V_reg_1179">4, 0, 4, 0</column>
<column name="tmp_data_12_V_reg_1184">4, 0, 4, 0</column>
<column name="tmp_data_13_V_reg_1189">4, 0, 4, 0</column>
<column name="tmp_data_14_V_reg_1194">4, 0, 4, 0</column>
<column name="tmp_data_15_V_reg_1199">4, 0, 4, 0</column>
<column name="tmp_data_16_V_reg_1204">4, 0, 4, 0</column>
<column name="tmp_data_17_V_reg_1209">4, 0, 4, 0</column>
<column name="tmp_data_18_V_reg_1214">4, 0, 4, 0</column>
<column name="tmp_data_19_V_reg_1219">4, 0, 4, 0</column>
<column name="tmp_data_1_V_reg_1129">4, 0, 4, 0</column>
<column name="tmp_data_20_V_reg_1224">4, 0, 4, 0</column>
<column name="tmp_data_21_V_reg_1229">4, 0, 4, 0</column>
<column name="tmp_data_22_V_reg_1234">4, 0, 4, 0</column>
<column name="tmp_data_23_V_reg_1239">4, 0, 4, 0</column>
<column name="tmp_data_24_V_reg_1244">4, 0, 4, 0</column>
<column name="tmp_data_25_V_reg_1249">4, 0, 4, 0</column>
<column name="tmp_data_26_V_reg_1254">4, 0, 4, 0</column>
<column name="tmp_data_27_V_reg_1259">4, 0, 4, 0</column>
<column name="tmp_data_28_V_reg_1264">4, 0, 4, 0</column>
<column name="tmp_data_29_V_reg_1269">4, 0, 4, 0</column>
<column name="tmp_data_2_V_reg_1134">4, 0, 4, 0</column>
<column name="tmp_data_30_V_reg_1274">4, 0, 4, 0</column>
<column name="tmp_data_31_V_reg_1279">4, 0, 4, 0</column>
<column name="tmp_data_3_V_reg_1139">4, 0, 4, 0</column>
<column name="tmp_data_4_V_reg_1144">4, 0, 4, 0</column>
<column name="tmp_data_5_V_reg_1149">4, 0, 4, 0</column>
<column name="tmp_data_6_V_reg_1154">4, 0, 4, 0</column>
<column name="tmp_data_7_V_reg_1159">4, 0, 4, 0</column>
<column name="tmp_data_8_V_reg_1164">4, 0, 4, 0</column>
<column name="tmp_data_9_V_reg_1169">4, 0, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;4,2,5,3,0&gt;,32u&gt;,config2&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;4,2,5,3,0&gt;,32u&gt;,config2&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;4,2,5,3,0&gt;,32u&gt;,config2&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;4,2,5,3,0&gt;,32u&gt;,config2&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;4,2,5,3,0&gt;,32u&gt;,config2&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;4,2,5,3,0&gt;,32u&gt;,config2&gt;, return value</column>
<column name="in_elem_data_0_V_read">in, 4, ap_none, in_elem_data_0_V_read, scalar</column>
<column name="in_elem_data_1_V_read">in, 4, ap_none, in_elem_data_1_V_read, scalar</column>
<column name="in_elem_data_2_V_read">in, 4, ap_none, in_elem_data_2_V_read, scalar</column>
<column name="res_stream_V_data_0_V_din">out, 4, ap_fifo, res_stream_V_data_0_V, pointer</column>
<column name="res_stream_V_data_0_V_full_n">in, 1, ap_fifo, res_stream_V_data_0_V, pointer</column>
<column name="res_stream_V_data_0_V_write">out, 1, ap_fifo, res_stream_V_data_0_V, pointer</column>
<column name="res_stream_V_data_1_V_din">out, 4, ap_fifo, res_stream_V_data_1_V, pointer</column>
<column name="res_stream_V_data_1_V_full_n">in, 1, ap_fifo, res_stream_V_data_1_V, pointer</column>
<column name="res_stream_V_data_1_V_write">out, 1, ap_fifo, res_stream_V_data_1_V, pointer</column>
<column name="res_stream_V_data_2_V_din">out, 4, ap_fifo, res_stream_V_data_2_V, pointer</column>
<column name="res_stream_V_data_2_V_full_n">in, 1, ap_fifo, res_stream_V_data_2_V, pointer</column>
<column name="res_stream_V_data_2_V_write">out, 1, ap_fifo, res_stream_V_data_2_V, pointer</column>
<column name="res_stream_V_data_3_V_din">out, 4, ap_fifo, res_stream_V_data_3_V, pointer</column>
<column name="res_stream_V_data_3_V_full_n">in, 1, ap_fifo, res_stream_V_data_3_V, pointer</column>
<column name="res_stream_V_data_3_V_write">out, 1, ap_fifo, res_stream_V_data_3_V, pointer</column>
<column name="res_stream_V_data_4_V_din">out, 4, ap_fifo, res_stream_V_data_4_V, pointer</column>
<column name="res_stream_V_data_4_V_full_n">in, 1, ap_fifo, res_stream_V_data_4_V, pointer</column>
<column name="res_stream_V_data_4_V_write">out, 1, ap_fifo, res_stream_V_data_4_V, pointer</column>
<column name="res_stream_V_data_5_V_din">out, 4, ap_fifo, res_stream_V_data_5_V, pointer</column>
<column name="res_stream_V_data_5_V_full_n">in, 1, ap_fifo, res_stream_V_data_5_V, pointer</column>
<column name="res_stream_V_data_5_V_write">out, 1, ap_fifo, res_stream_V_data_5_V, pointer</column>
<column name="res_stream_V_data_6_V_din">out, 4, ap_fifo, res_stream_V_data_6_V, pointer</column>
<column name="res_stream_V_data_6_V_full_n">in, 1, ap_fifo, res_stream_V_data_6_V, pointer</column>
<column name="res_stream_V_data_6_V_write">out, 1, ap_fifo, res_stream_V_data_6_V, pointer</column>
<column name="res_stream_V_data_7_V_din">out, 4, ap_fifo, res_stream_V_data_7_V, pointer</column>
<column name="res_stream_V_data_7_V_full_n">in, 1, ap_fifo, res_stream_V_data_7_V, pointer</column>
<column name="res_stream_V_data_7_V_write">out, 1, ap_fifo, res_stream_V_data_7_V, pointer</column>
<column name="res_stream_V_data_8_V_din">out, 4, ap_fifo, res_stream_V_data_8_V, pointer</column>
<column name="res_stream_V_data_8_V_full_n">in, 1, ap_fifo, res_stream_V_data_8_V, pointer</column>
<column name="res_stream_V_data_8_V_write">out, 1, ap_fifo, res_stream_V_data_8_V, pointer</column>
<column name="res_stream_V_data_9_V_din">out, 4, ap_fifo, res_stream_V_data_9_V, pointer</column>
<column name="res_stream_V_data_9_V_full_n">in, 1, ap_fifo, res_stream_V_data_9_V, pointer</column>
<column name="res_stream_V_data_9_V_write">out, 1, ap_fifo, res_stream_V_data_9_V, pointer</column>
<column name="res_stream_V_data_10_V_din">out, 4, ap_fifo, res_stream_V_data_10_V, pointer</column>
<column name="res_stream_V_data_10_V_full_n">in, 1, ap_fifo, res_stream_V_data_10_V, pointer</column>
<column name="res_stream_V_data_10_V_write">out, 1, ap_fifo, res_stream_V_data_10_V, pointer</column>
<column name="res_stream_V_data_11_V_din">out, 4, ap_fifo, res_stream_V_data_11_V, pointer</column>
<column name="res_stream_V_data_11_V_full_n">in, 1, ap_fifo, res_stream_V_data_11_V, pointer</column>
<column name="res_stream_V_data_11_V_write">out, 1, ap_fifo, res_stream_V_data_11_V, pointer</column>
<column name="res_stream_V_data_12_V_din">out, 4, ap_fifo, res_stream_V_data_12_V, pointer</column>
<column name="res_stream_V_data_12_V_full_n">in, 1, ap_fifo, res_stream_V_data_12_V, pointer</column>
<column name="res_stream_V_data_12_V_write">out, 1, ap_fifo, res_stream_V_data_12_V, pointer</column>
<column name="res_stream_V_data_13_V_din">out, 4, ap_fifo, res_stream_V_data_13_V, pointer</column>
<column name="res_stream_V_data_13_V_full_n">in, 1, ap_fifo, res_stream_V_data_13_V, pointer</column>
<column name="res_stream_V_data_13_V_write">out, 1, ap_fifo, res_stream_V_data_13_V, pointer</column>
<column name="res_stream_V_data_14_V_din">out, 4, ap_fifo, res_stream_V_data_14_V, pointer</column>
<column name="res_stream_V_data_14_V_full_n">in, 1, ap_fifo, res_stream_V_data_14_V, pointer</column>
<column name="res_stream_V_data_14_V_write">out, 1, ap_fifo, res_stream_V_data_14_V, pointer</column>
<column name="res_stream_V_data_15_V_din">out, 4, ap_fifo, res_stream_V_data_15_V, pointer</column>
<column name="res_stream_V_data_15_V_full_n">in, 1, ap_fifo, res_stream_V_data_15_V, pointer</column>
<column name="res_stream_V_data_15_V_write">out, 1, ap_fifo, res_stream_V_data_15_V, pointer</column>
<column name="res_stream_V_data_16_V_din">out, 4, ap_fifo, res_stream_V_data_16_V, pointer</column>
<column name="res_stream_V_data_16_V_full_n">in, 1, ap_fifo, res_stream_V_data_16_V, pointer</column>
<column name="res_stream_V_data_16_V_write">out, 1, ap_fifo, res_stream_V_data_16_V, pointer</column>
<column name="res_stream_V_data_17_V_din">out, 4, ap_fifo, res_stream_V_data_17_V, pointer</column>
<column name="res_stream_V_data_17_V_full_n">in, 1, ap_fifo, res_stream_V_data_17_V, pointer</column>
<column name="res_stream_V_data_17_V_write">out, 1, ap_fifo, res_stream_V_data_17_V, pointer</column>
<column name="res_stream_V_data_18_V_din">out, 4, ap_fifo, res_stream_V_data_18_V, pointer</column>
<column name="res_stream_V_data_18_V_full_n">in, 1, ap_fifo, res_stream_V_data_18_V, pointer</column>
<column name="res_stream_V_data_18_V_write">out, 1, ap_fifo, res_stream_V_data_18_V, pointer</column>
<column name="res_stream_V_data_19_V_din">out, 4, ap_fifo, res_stream_V_data_19_V, pointer</column>
<column name="res_stream_V_data_19_V_full_n">in, 1, ap_fifo, res_stream_V_data_19_V, pointer</column>
<column name="res_stream_V_data_19_V_write">out, 1, ap_fifo, res_stream_V_data_19_V, pointer</column>
<column name="res_stream_V_data_20_V_din">out, 4, ap_fifo, res_stream_V_data_20_V, pointer</column>
<column name="res_stream_V_data_20_V_full_n">in, 1, ap_fifo, res_stream_V_data_20_V, pointer</column>
<column name="res_stream_V_data_20_V_write">out, 1, ap_fifo, res_stream_V_data_20_V, pointer</column>
<column name="res_stream_V_data_21_V_din">out, 4, ap_fifo, res_stream_V_data_21_V, pointer</column>
<column name="res_stream_V_data_21_V_full_n">in, 1, ap_fifo, res_stream_V_data_21_V, pointer</column>
<column name="res_stream_V_data_21_V_write">out, 1, ap_fifo, res_stream_V_data_21_V, pointer</column>
<column name="res_stream_V_data_22_V_din">out, 4, ap_fifo, res_stream_V_data_22_V, pointer</column>
<column name="res_stream_V_data_22_V_full_n">in, 1, ap_fifo, res_stream_V_data_22_V, pointer</column>
<column name="res_stream_V_data_22_V_write">out, 1, ap_fifo, res_stream_V_data_22_V, pointer</column>
<column name="res_stream_V_data_23_V_din">out, 4, ap_fifo, res_stream_V_data_23_V, pointer</column>
<column name="res_stream_V_data_23_V_full_n">in, 1, ap_fifo, res_stream_V_data_23_V, pointer</column>
<column name="res_stream_V_data_23_V_write">out, 1, ap_fifo, res_stream_V_data_23_V, pointer</column>
<column name="res_stream_V_data_24_V_din">out, 4, ap_fifo, res_stream_V_data_24_V, pointer</column>
<column name="res_stream_V_data_24_V_full_n">in, 1, ap_fifo, res_stream_V_data_24_V, pointer</column>
<column name="res_stream_V_data_24_V_write">out, 1, ap_fifo, res_stream_V_data_24_V, pointer</column>
<column name="res_stream_V_data_25_V_din">out, 4, ap_fifo, res_stream_V_data_25_V, pointer</column>
<column name="res_stream_V_data_25_V_full_n">in, 1, ap_fifo, res_stream_V_data_25_V, pointer</column>
<column name="res_stream_V_data_25_V_write">out, 1, ap_fifo, res_stream_V_data_25_V, pointer</column>
<column name="res_stream_V_data_26_V_din">out, 4, ap_fifo, res_stream_V_data_26_V, pointer</column>
<column name="res_stream_V_data_26_V_full_n">in, 1, ap_fifo, res_stream_V_data_26_V, pointer</column>
<column name="res_stream_V_data_26_V_write">out, 1, ap_fifo, res_stream_V_data_26_V, pointer</column>
<column name="res_stream_V_data_27_V_din">out, 4, ap_fifo, res_stream_V_data_27_V, pointer</column>
<column name="res_stream_V_data_27_V_full_n">in, 1, ap_fifo, res_stream_V_data_27_V, pointer</column>
<column name="res_stream_V_data_27_V_write">out, 1, ap_fifo, res_stream_V_data_27_V, pointer</column>
<column name="res_stream_V_data_28_V_din">out, 4, ap_fifo, res_stream_V_data_28_V, pointer</column>
<column name="res_stream_V_data_28_V_full_n">in, 1, ap_fifo, res_stream_V_data_28_V, pointer</column>
<column name="res_stream_V_data_28_V_write">out, 1, ap_fifo, res_stream_V_data_28_V, pointer</column>
<column name="res_stream_V_data_29_V_din">out, 4, ap_fifo, res_stream_V_data_29_V, pointer</column>
<column name="res_stream_V_data_29_V_full_n">in, 1, ap_fifo, res_stream_V_data_29_V, pointer</column>
<column name="res_stream_V_data_29_V_write">out, 1, ap_fifo, res_stream_V_data_29_V, pointer</column>
<column name="res_stream_V_data_30_V_din">out, 4, ap_fifo, res_stream_V_data_30_V, pointer</column>
<column name="res_stream_V_data_30_V_full_n">in, 1, ap_fifo, res_stream_V_data_30_V, pointer</column>
<column name="res_stream_V_data_30_V_write">out, 1, ap_fifo, res_stream_V_data_30_V, pointer</column>
<column name="res_stream_V_data_31_V_din">out, 4, ap_fifo, res_stream_V_data_31_V, pointer</column>
<column name="res_stream_V_data_31_V_full_n">in, 1, ap_fifo, res_stream_V_data_31_V, pointer</column>
<column name="res_stream_V_data_31_V_write">out, 1, ap_fifo, res_stream_V_data_31_V, pointer</column>
</table>
</item>
</section>
</profile>
