# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../demo_rec.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../demo_rec.gen/sources_1/bd/design_1/ipshared/a317/hdl" --include "C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
"../../../../demo_rec.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../../demo_rec.gen/sources_1/bd/design_1/ipshared/c59b/hdl/verilog/example_acc_control_s_axi.v" \
"../../../../demo_rec.gen/sources_1/bd/design_1/ipshared/c59b/hdl/verilog/example_acc_flow_control_loop_pipe.v" \
"../../../../demo_rec.gen/sources_1/bd/design_1/ipshared/c59b/hdl/verilog/example_acc.v" \
"../../../../demo_rec.ip_user_files/bd/design_1/ip/design_1_example_acc_0_0/sim/design_1_example_acc_0_0.v" \
"../../../../demo_rec.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../../demo_rec.ip_user_files/bd/design_1/ip/design_1_auto_ds_0/sim/design_1_auto_ds_0.v" \
"../../../../demo_rec.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../../demo_rec.gen/sources_1/bd/design_1/ipshared/ed73/hdl/verilog/pulse_gen_control_s_axi.v" \
"../../../../demo_rec.gen/sources_1/bd/design_1/ipshared/ed73/hdl/verilog/pulse_gen.v" \
"../../../../demo_rec.ip_user_files/bd/design_1/ip/design_1_pulse_gen_0_1/sim/design_1_pulse_gen_0_1.v" \
"../../../../demo_rec.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../demo_rec.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
