// Seed: 1872971063
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    input wire id_0,
    input wor id_1
    , id_13,
    output logic id_2,
    input wand id_3,
    output wand id_4,
    output tri0 id_5,
    output wand id_6,
    output supply0 id_7,
    input wand id_8,
    input tri1 id_9,
    input wor id_10,
    input uwire id_11
);
  always id_2 <= 1;
  assign id_5 = 1;
  wire id_14;
  wire id_15;
  module_0 modCall_1 (
      id_14,
      id_15,
      id_15,
      id_14,
      id_13,
      id_14,
      id_15
  );
endmodule
