"C:/Users/Duncan/git/ForthCPU/constants.v=work,Verilog 2001"
"C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v=work,Verilog 2001"
"C:/Users/Duncan/git/ForthCPU/addressBusController/source/addressBusController.v=work,Verilog 2001"
"C:/Users/Duncan/git/ForthCPU/alu/source/fullALU.v=work,Verilog 2001"
"C:/Users/Duncan/git/ForthCPU/alu/source/incrementer.v=work,Verilog 2001"
"C:/Users/Duncan/git/ForthCPU/alu/source/aluBlock.v=work,Verilog 2001"
"C:/Users/Duncan/git/ForthCPU/alu/source/aluBMux.v=work,Verilog 2001"
"C:/Users/Duncan/git/ForthCPU/alu/source/alu.v=work,Verilog 2001"
"C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v=work,Verilog 2001"
"C:/Users/Duncan/git/ForthCPU/processorCore/source/opxMultiplexer.v=work,Verilog 2001"
"C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v=work,Verilog 2001"
"C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v=work,Verilog 2001"
"C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v=work,Verilog 2001"
"C:/Users/Duncan/git/ForthCPU/registerFile/source/register_file.v=work,Verilog 2001"
"C:/Users/Duncan/git/ForthCPU/registerFile/source/dpram.v=work,"
"C:/Users/Duncan/git/ForthCPU/registerFile/source/dpram.v=work,"
"C:/Users/Duncan/git/ForthCPU/registerFile/source/dpram.v=work,Verilog 2001"
"C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreTests.v=work,Verilog 2001"
"C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v=work,Verilog 2001"
"C:/Users/Duncan/git/ForthCPU/dataBusController/source/dataBusController.v=work,Verilog 2001"
