LV DRAM sensing scheme; low-voltage sensing scheme; offset-cancellation sense
	amplifier scheme; bitline sensing scheme; low power dissipation;
	low-voltage CMOS compatibility; data-retention time; memory cell;
	differential amplifier configuration; power-consuming refresh
	operations; sensing margin; 1.5 V
