$date
	Tue Oct 15 15:30:15 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ram_tb $end
$var wire 8 ! outp [7:0] $end
$var reg 3 " addr [2:0] $end
$var reg 8 # inp [7:0] $end
$var reg 1 $ op $end
$var reg 1 % sel $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
b0 #
b0 "
bz !
$end
#10
b1 "
b10101010 #
1$
1%
#20
0%
#30
b10101010 !
0$
1%
#40
bz !
0%
#50
bx !
b10 "
1%
#60
bz !
b10101011 #
1$
#70
b10101011 !
0$
#80
