// Seed: 3619583452
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    input logic id_3
);
  assign id_4 = 1 == id_4;
  type_10(
      id_2[1]
  );
  logic id_6 = id_0, id_7;
endmodule
