# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../question_4.srcs/sources_1/new/arthicmetic_mean.vhd" \
"../../../../question_4.srcs/sim_1/new/question_4_tb.vhd" \

# Do not sort compile order
nosort
