{
  "module_name": "header.h",
  "hash_id": "145d971258b9eb7070a3fd86f015ebdc6f76eb88a0f6283b163466d97ba0b5f6",
  "original_prompt": "Ingested from linux-6.6.14/include/sound/sof/ipc4/header.h",
  "human_readable_source": " \n \n\n#ifndef __INCLUDE_SOUND_SOF_IPC4_HEADER_H__\n#define __INCLUDE_SOUND_SOF_IPC4_HEADER_H__\n\n#include <linux/types.h>\n#include <uapi/sound/sof/abi.h>\n\n \n#define SOF_IPC4_MSG_MAX_SIZE\t\t\t4096\n\n \n\n \nstruct sof_ipc4_msg {\n\tunion {\n\t\tu64 header_u64;\n\t\tstruct {\n\t\t\tu32 primary;\n\t\t\tu32 extension;\n\t\t};\n\t};\n\n\tsize_t data_size;\n\tvoid *data_ptr;\n};\n\n \nstruct sof_ipc4_tuple {\n\tuint32_t type;\n\tuint32_t size;\n\tuint32_t value[];\n} __packed;\n\n \n\n \n\n \nenum sof_ipc4_msg_target {\n\t \n\tSOF_IPC4_FW_GEN_MSG,\n\n\t \n\tSOF_IPC4_MODULE_MSG\n};\n\n \nenum sof_ipc4_global_msg {\n\tSOF_IPC4_GLB_BOOT_CONFIG,\n\tSOF_IPC4_GLB_ROM_CONTROL,\n\tSOF_IPC4_GLB_IPCGATEWAY_CMD,\n\n\t \n\n\tSOF_IPC4_GLB_PERF_MEASUREMENTS_CMD = 13,\n\tSOF_IPC4_GLB_CHAIN_DMA,\n\n\tSOF_IPC4_GLB_LOAD_MULTIPLE_MODULES,\n\tSOF_IPC4_GLB_UNLOAD_MULTIPLE_MODULES,\n\n\t \n\tSOF_IPC4_GLB_CREATE_PIPELINE,\n\tSOF_IPC4_GLB_DELETE_PIPELINE,\n\tSOF_IPC4_GLB_SET_PIPELINE_STATE,\n\tSOF_IPC4_GLB_GET_PIPELINE_STATE,\n\tSOF_IPC4_GLB_GET_PIPELINE_CONTEXT_SIZE,\n\tSOF_IPC4_GLB_SAVE_PIPELINE,\n\tSOF_IPC4_GLB_RESTORE_PIPELINE,\n\n\t \n\tSOF_IPC4_GLB_LOAD_LIBRARY,\n\n\t \n\n\tSOF_IPC4_GLB_INTERNAL_MESSAGE = 26,\n\n\t \n\tSOF_IPC4_GLB_NOTIFICATION,\n\n\t \n\n\tSOF_IPC4_GLB_TYPE_LAST,\n};\n\n \nenum sof_ipc4_msg_dir {\n\tSOF_IPC4_MSG_REQUEST,\n\tSOF_IPC4_MSG_REPLY,\n};\n\nenum sof_ipc4_pipeline_state {\n\tSOF_IPC4_PIPE_INVALID_STATE,\n\tSOF_IPC4_PIPE_UNINITIALIZED,\n\tSOF_IPC4_PIPE_RESET,\n\tSOF_IPC4_PIPE_PAUSED,\n\tSOF_IPC4_PIPE_RUNNING,\n\tSOF_IPC4_PIPE_EOS\n};\n\n \n\n \n#define SOF_IPC4_MSG_TARGET_SHIFT\t\t30\n#define SOF_IPC4_MSG_TARGET_MASK\t\tBIT(30)\n#define SOF_IPC4_MSG_TARGET(x)\t\t\t((x) << SOF_IPC4_MSG_TARGET_SHIFT)\n#define SOF_IPC4_MSG_IS_MODULE_MSG(x)\t\t((x) & SOF_IPC4_MSG_TARGET_MASK ? 1 : 0)\n\n \n#define SOF_IPC4_MSG_DIR_SHIFT\t\t\t29\n#define SOF_IPC4_MSG_DIR_MASK\t\t\tBIT(29)\n#define SOF_IPC4_MSG_DIR(x)\t\t\t((x) << SOF_IPC4_MSG_DIR_SHIFT)\n\n \n#define SOF_IPC4_MSG_TYPE_SHIFT\t\t\t24\n#define SOF_IPC4_MSG_TYPE_MASK\t\t\tGENMASK(28, 24)\n#define SOF_IPC4_MSG_TYPE_SET(x)\t\t(((x) << SOF_IPC4_MSG_TYPE_SHIFT) & \\\n\t\t\t\t\t\t SOF_IPC4_MSG_TYPE_MASK)\n#define SOF_IPC4_MSG_TYPE_GET(x)\t\t(((x) & SOF_IPC4_MSG_TYPE_MASK) >> \\\n\t\t\t\t\t\t SOF_IPC4_MSG_TYPE_SHIFT)\n\n \n\n \n#define SOF_IPC4_GLB_PIPE_INSTANCE_SHIFT\t16\n#define SOF_IPC4_GLB_PIPE_INSTANCE_MASK\t\tGENMASK(23, 16)\n#define SOF_IPC4_GLB_PIPE_INSTANCE_ID(x)\t((x) << SOF_IPC4_GLB_PIPE_INSTANCE_SHIFT)\n\n#define SOF_IPC4_GLB_PIPE_PRIORITY_SHIFT\t11\n#define SOF_IPC4_GLB_PIPE_PRIORITY_MASK\t\tGENMASK(15, 11)\n#define SOF_IPC4_GLB_PIPE_PRIORITY(x)\t\t((x) << SOF_IPC4_GLB_PIPE_PRIORITY_SHIFT)\n\n#define SOF_IPC4_GLB_PIPE_MEM_SIZE_SHIFT\t0\n#define SOF_IPC4_GLB_PIPE_MEM_SIZE_MASK\t\tGENMASK(10, 0)\n#define SOF_IPC4_GLB_PIPE_MEM_SIZE(x)\t\t((x) << SOF_IPC4_GLB_PIPE_MEM_SIZE_SHIFT)\n\n#define SOF_IPC4_GLB_PIPE_EXT_LP_SHIFT\t\t0\n#define SOF_IPC4_GLB_PIPE_EXT_LP_MASK\t\tBIT(0)\n#define SOF_IPC4_GLB_PIPE_EXT_LP(x)\t\t((x) << SOF_IPC4_GLB_PIPE_EXT_LP_SHIFT)\n\n#define SOF_IPC4_GLB_PIPE_EXT_CORE_ID_SHIFT\t20\n#define SOF_IPC4_GLB_PIPE_EXT_CORE_ID_MASK\tGENMASK(23, 20)\n#define SOF_IPC4_GLB_PIPE_EXT_CORE_ID(x)\t((x) << SOF_IPC4_GLB_PIPE_EXT_CORE_ID_SHIFT)\n\n \n#define SOF_IPC4_GLB_PIPE_STATE_ID_SHIFT\t\t16\n#define SOF_IPC4_GLB_PIPE_STATE_ID_MASK\t\tGENMASK(23, 16)\n#define SOF_IPC4_GLB_PIPE_STATE_ID(x)\t\t((x) << SOF_IPC4_GLB_PIPE_STATE_ID_SHIFT)\n\n#define SOF_IPC4_GLB_PIPE_STATE_SHIFT\t\t0\n#define SOF_IPC4_GLB_PIPE_STATE_MASK\t\tGENMASK(15, 0)\n#define SOF_IPC4_GLB_PIPE_STATE(x)\t\t((x) << SOF_IPC4_GLB_PIPE_STATE_SHIFT)\n\n \n#define SOF_IPC4_GLB_PIPE_STATE_EXT_MULTI\tBIT(0)\n\n \n#define SOF_IPC4_GLB_LOAD_LIBRARY_LIB_ID_SHIFT\t16\n#define SOF_IPC4_GLB_LOAD_LIBRARY_LIB_ID(x)\t((x) << SOF_IPC4_GLB_LOAD_LIBRARY_LIB_ID_SHIFT)\n\n \n#define SOF_IPC4_GLB_CHAIN_DMA_HOST_ID_SHIFT\t0\n#define SOF_IPC4_GLB_CHAIN_DMA_HOST_ID_MASK\tGENMASK(4, 0)\n#define SOF_IPC4_GLB_CHAIN_DMA_HOST_ID(x)\t(((x) << SOF_IPC4_GLB_CHAIN_DMA_HOST_ID_SHIFT) & \\\n\t\t\t\t\t\t SOF_IPC4_GLB_CHAIN_DMA_HOST_ID_MASK)\n\n#define SOF_IPC4_GLB_CHAIN_DMA_LINK_ID_SHIFT\t8\n#define SOF_IPC4_GLB_CHAIN_DMA_LINK_ID_MASK\tGENMASK(12, 8)\n#define SOF_IPC4_GLB_CHAIN_DMA_LINK_ID(x)\t(((x) << SOF_IPC4_GLB_CHAIN_DMA_LINK_ID_SHIFT) & \\\n\t\t\t\t\t\t SOF_IPC4_GLB_CHAIN_DMA_LINK_ID_MASK)\n\n#define SOF_IPC4_GLB_CHAIN_DMA_ALLOCATE_SHIFT\t16\n#define SOF_IPC4_GLB_CHAIN_DMA_ALLOCATE_MASK\tBIT(16)\n#define SOF_IPC4_GLB_CHAIN_DMA_ALLOCATE(x)\t(((x) & 1) << SOF_IPC4_GLB_CHAIN_DMA_ALLOCATE_SHIFT)\n\n#define SOF_IPC4_GLB_CHAIN_DMA_ENABLE_SHIFT\t17\n#define SOF_IPC4_GLB_CHAIN_DMA_ENABLE_MASK\tBIT(17)\n#define SOF_IPC4_GLB_CHAIN_DMA_ENABLE(x)\t(((x) & 1) << SOF_IPC4_GLB_CHAIN_DMA_ENABLE_SHIFT)\n\n#define SOF_IPC4_GLB_CHAIN_DMA_SCS_SHIFT\t18\n#define SOF_IPC4_GLB_CHAIN_DMA_SCS_MASK\t\tBIT(18)\n#define SOF_IPC4_GLB_CHAIN_DMA_SCS(x)\t\t(((x) & 1) << SOF_IPC4_GLB_CHAIN_DMA_SCS_SHIFT)\n\n#define SOF_IPC4_GLB_EXT_CHAIN_DMA_FIFO_SIZE_SHIFT 0\n#define SOF_IPC4_GLB_EXT_CHAIN_DMA_FIFO_SIZE_MASK  GENMASK(24, 0)\n#define SOF_IPC4_GLB_EXT_CHAIN_DMA_FIFO_SIZE(x)\t   (((x) << \\\n\t\t\t\t\t\t     SOF_IPC4_GLB_EXT_CHAIN_DMA_FIFO_SIZE_SHIFT) & \\\n\t\t\t\t\t\t    SOF_IPC4_GLB_EXT_CHAIN_DMA_FIFO_SIZE_MASK)\n\nenum sof_ipc4_channel_config {\n\t \n\tSOF_IPC4_CHANNEL_CONFIG_MONO,\n\t \n\tSOF_IPC4_CHANNEL_CONFIG_STEREO,\n\t \n\tSOF_IPC4_CHANNEL_CONFIG_2_POINT_1,\n\t \n\tSOF_IPC4_CHANNEL_CONFIG_3_POINT_0,\n\t \n\tSOF_IPC4_CHANNEL_CONFIG_3_POINT_1,\n\t \n\tSOF_IPC4_CHANNEL_CONFIG_QUATRO,\n\t \n\tSOF_IPC4_CHANNEL_CONFIG_4_POINT_0,\n\t \n\tSOF_IPC4_CHANNEL_CONFIG_5_POINT_0,\n\t \n\tSOF_IPC4_CHANNEL_CONFIG_5_POINT_1,\n\t \n\tSOF_IPC4_CHANNEL_CONFIG_DUAL_MONO,\n\t \n\tSOF_IPC4_CHANNEL_CONFIG_I2S_DUAL_STEREO_0,\n\t \n\tSOF_IPC4_CHANNEL_CONFIG_I2S_DUAL_STEREO_1,\n\t \n\tSOF_IPC4_CHANNEL_CONFIG_7_POINT_1,\n};\n\nenum sof_ipc4_interleaved_style {\n\tSOF_IPC4_CHANNELS_INTERLEAVED,\n\tSOF_IPC4_CHANNELS_NONINTERLEAVED,\n};\n\nenum sof_ipc4_sample_type {\n\tSOF_IPC4_MSB_INTEGER,  \n\tSOF_IPC4_LSB_INTEGER,  \n};\n\nstruct sof_ipc4_audio_format {\n\tuint32_t sampling_frequency;\n\tuint32_t bit_depth;\n\tuint32_t ch_map;\n\tuint32_t ch_cfg;  \n\tuint32_t interleaving_style;\n\tuint32_t fmt_cfg;  \n} __packed __aligned(4);\n\n#define SOF_IPC4_AUDIO_FORMAT_CFG_CHANNELS_COUNT_SHIFT\t0\n#define SOF_IPC4_AUDIO_FORMAT_CFG_CHANNELS_COUNT_MASK\tGENMASK(7, 0)\n#define SOF_IPC4_AUDIO_FORMAT_CFG_CHANNELS_COUNT(x)\t\\\n\t((x) & SOF_IPC4_AUDIO_FORMAT_CFG_CHANNELS_COUNT_MASK)\n#define SOF_IPC4_AUDIO_FORMAT_CFG_V_BIT_DEPTH_SHIFT\t8\n#define SOF_IPC4_AUDIO_FORMAT_CFG_V_BIT_DEPTH_MASK\tGENMASK(15, 8)\n#define SOF_IPC4_AUDIO_FORMAT_CFG_V_BIT_DEPTH(x)\t\\\n\t(((x) & SOF_IPC4_AUDIO_FORMAT_CFG_V_BIT_DEPTH_MASK) >> \\\n\t SOF_IPC4_AUDIO_FORMAT_CFG_V_BIT_DEPTH_SHIFT)\n#define SOF_IPC4_AUDIO_FORMAT_CFG_SAMPLE_TYPE_SHIFT\t16\n#define SOF_IPC4_AUDIO_FORMAT_CFG_SAMPLE_TYPE_MASK\tGENMASK(23, 16)\n#define SOF_IPC4_AUDIO_FORMAT_CFG_SAMPLE_TYPE(x)\t\\\n\t(((x) & SOF_IPC4_AUDIO_FORMAT_CFG_SAMPLE_TYPE_MASK) >>  \\\n\t SOF_IPC4_AUDIO_FORMAT_CFG_SAMPLE_TYPE_SHIFT)\n\n \n\nenum sof_ipc4_module_type {\n\tSOF_IPC4_MOD_INIT_INSTANCE,\n\tSOF_IPC4_MOD_CONFIG_GET,\n\tSOF_IPC4_MOD_CONFIG_SET,\n\tSOF_IPC4_MOD_LARGE_CONFIG_GET,\n\tSOF_IPC4_MOD_LARGE_CONFIG_SET,\n\tSOF_IPC4_MOD_BIND,\n\tSOF_IPC4_MOD_UNBIND,\n\tSOF_IPC4_MOD_SET_DX,\n\tSOF_IPC4_MOD_SET_D0IX,\n\tSOF_IPC4_MOD_ENTER_MODULE_RESTORE,\n\tSOF_IPC4_MOD_EXIT_MODULE_RESTORE,\n\tSOF_IPC4_MOD_DELETE_INSTANCE,\n\n\tSOF_IPC4_MOD_TYPE_LAST,\n};\n\nstruct sof_ipc4_base_module_cfg {\n\tuint32_t cpc;  \n\tuint32_t ibs;  \n\tuint32_t obs;  \n\tuint32_t is_pages;  \n\tstruct sof_ipc4_audio_format audio_fmt;\n} __packed __aligned(4);\n\n \n#define SOF_IPC4_MOD_INSTANCE_SHIFT\t\t16\n#define SOF_IPC4_MOD_INSTANCE_MASK\t\tGENMASK(23, 16)\n#define SOF_IPC4_MOD_INSTANCE(x)\t\t((x) << SOF_IPC4_MOD_INSTANCE_SHIFT)\n\n#define SOF_IPC4_MOD_ID_SHIFT\t\t\t0\n#define SOF_IPC4_MOD_ID_MASK\t\t\tGENMASK(15, 0)\n#define SOF_IPC4_MOD_ID(x)\t\t\t((x) << SOF_IPC4_MOD_ID_SHIFT)\n\n \n#define SOF_IPC4_MOD_EXT_PARAM_SIZE_SHIFT\t0\n#define SOF_IPC4_MOD_EXT_PARAM_SIZE_MASK\tGENMASK(15, 0)\n#define SOF_IPC4_MOD_EXT_PARAM_SIZE(x)\t\t((x) << SOF_IPC4_MOD_EXT_PARAM_SIZE_SHIFT)\n\n#define SOF_IPC4_MOD_EXT_PPL_ID_SHIFT\t\t16\n#define SOF_IPC4_MOD_EXT_PPL_ID_MASK\t\tGENMASK(23, 16)\n#define SOF_IPC4_MOD_EXT_PPL_ID(x)\t\t((x) << SOF_IPC4_MOD_EXT_PPL_ID_SHIFT)\n\n#define SOF_IPC4_MOD_EXT_CORE_ID_SHIFT\t\t24\n#define SOF_IPC4_MOD_EXT_CORE_ID_MASK\t\tGENMASK(27, 24)\n#define SOF_IPC4_MOD_EXT_CORE_ID(x)\t\t((x) << SOF_IPC4_MOD_EXT_CORE_ID_SHIFT)\n\n#define SOF_IPC4_MOD_EXT_DOMAIN_SHIFT\t\t28\n#define SOF_IPC4_MOD_EXT_DOMAIN_MASK\t\tBIT(28)\n#define SOF_IPC4_MOD_EXT_DOMAIN(x)\t\t((x) << SOF_IPC4_MOD_EXT_DOMAIN_SHIFT)\n\n \n#define SOF_IPC4_MOD_EXT_DST_MOD_ID_SHIFT\t0\n#define SOF_IPC4_MOD_EXT_DST_MOD_ID_MASK\tGENMASK(15, 0)\n#define SOF_IPC4_MOD_EXT_DST_MOD_ID(x)\t\t((x) << SOF_IPC4_MOD_EXT_DST_MOD_ID_SHIFT)\n\n#define SOF_IPC4_MOD_EXT_DST_MOD_INSTANCE_SHIFT\t16\n#define SOF_IPC4_MOD_EXT_DST_MOD_INSTANCE_MASK\tGENMASK(23, 16)\n#define SOF_IPC4_MOD_EXT_DST_MOD_INSTANCE(x)\t((x) << SOF_IPC4_MOD_EXT_DST_MOD_INSTANCE_SHIFT)\n\n#define SOF_IPC4_MOD_EXT_DST_MOD_QUEUE_ID_SHIFT\t24\n#define SOF_IPC4_MOD_EXT_DST_MOD_QUEUE_ID_MASK\tGENMASK(26, 24)\n#define SOF_IPC4_MOD_EXT_DST_MOD_QUEUE_ID(x)\t((x) << SOF_IPC4_MOD_EXT_DST_MOD_QUEUE_ID_SHIFT)\n\n#define SOF_IPC4_MOD_EXT_SRC_MOD_QUEUE_ID_SHIFT\t27\n#define SOF_IPC4_MOD_EXT_SRC_MOD_QUEUE_ID_MASK\tGENMASK(29, 27)\n#define SOF_IPC4_MOD_EXT_SRC_MOD_QUEUE_ID(x)\t((x) << SOF_IPC4_MOD_EXT_SRC_MOD_QUEUE_ID_SHIFT)\n\n#define MOD_ENABLE_LOG\t6\n#define MOD_SYSTEM_TIME\t20\n\n \n#define SOF_IPC4_MOD_EXT_MSG_SIZE_SHIFT\t\t0\n#define SOF_IPC4_MOD_EXT_MSG_SIZE_MASK\t\tGENMASK(19, 0)\n#define SOF_IPC4_MOD_EXT_MSG_SIZE(x)\t\t((x) << SOF_IPC4_MOD_EXT_MSG_SIZE_SHIFT)\n\n#define SOF_IPC4_MOD_EXT_MSG_PARAM_ID_SHIFT\t20\n#define SOF_IPC4_MOD_EXT_MSG_PARAM_ID_MASK\tGENMASK(27, 20)\n#define SOF_IPC4_MOD_EXT_MSG_PARAM_ID(x)\t((x) << SOF_IPC4_MOD_EXT_MSG_PARAM_ID_SHIFT)\n\n#define SOF_IPC4_MOD_EXT_MSG_LAST_BLOCK_SHIFT\t28\n#define SOF_IPC4_MOD_EXT_MSG_LAST_BLOCK_MASK\tBIT(28)\n#define SOF_IPC4_MOD_EXT_MSG_LAST_BLOCK(x)\t((x) << SOF_IPC4_MOD_EXT_MSG_LAST_BLOCK_SHIFT)\n\n#define SOF_IPC4_MOD_EXT_MSG_FIRST_BLOCK_SHIFT\t29\n#define SOF_IPC4_MOD_EXT_MSG_FIRST_BLOCK_MASK\tBIT(29)\n#define SOF_IPC4_MOD_EXT_MSG_FIRST_BLOCK(x)\t((x) << SOF_IPC4_MOD_EXT_MSG_FIRST_BLOCK_SHIFT)\n\n \n#define SOF_IPC4_MOD_INIT_BASEFW_MOD_ID\t\t0\n#define SOF_IPC4_MOD_INIT_BASEFW_INSTANCE_ID\t0\n\nenum sof_ipc4_base_fw_params {\n\tSOF_IPC4_FW_PARAM_ENABLE_LOGS = 6,\n\tSOF_IPC4_FW_PARAM_FW_CONFIG,\n\tSOF_IPC4_FW_PARAM_HW_CONFIG_GET,\n\tSOF_IPC4_FW_PARAM_MODULES_INFO_GET,\n\tSOF_IPC4_FW_PARAM_LIBRARIES_INFO_GET = 16,\n\tSOF_IPC4_FW_PARAM_SYSTEM_TIME = 20,\n};\n\nenum sof_ipc4_fw_config_params {\n\tSOF_IPC4_FW_CFG_FW_VERSION,\n\tSOF_IPC4_FW_CFG_MEMORY_RECLAIMED,\n\tSOF_IPC4_FW_CFG_SLOW_CLOCK_FREQ_HZ,\n\tSOF_IPC4_FW_CFG_FAST_CLOCK_FREQ_HZ,\n\tSOF_IPC4_FW_CFG_DMA_BUFFER_CONFIG,\n\tSOF_IPC4_FW_CFG_ALH_SUPPORT_LEVEL,\n\tSOF_IPC4_FW_CFG_DL_MAILBOX_BYTES,\n\tSOF_IPC4_FW_CFG_UL_MAILBOX_BYTES,\n\tSOF_IPC4_FW_CFG_TRACE_LOG_BYTES,\n\tSOF_IPC4_FW_CFG_MAX_PPL_COUNT,\n\tSOF_IPC4_FW_CFG_MAX_ASTATE_COUNT,\n\tSOF_IPC4_FW_CFG_MAX_MODULE_PIN_COUNT,\n\tSOF_IPC4_FW_CFG_MODULES_COUNT,\n\tSOF_IPC4_FW_CFG_MAX_MOD_INST_COUNT,\n\tSOF_IPC4_FW_CFG_MAX_LL_TASKS_PER_PRI_COUNT,\n\tSOF_IPC4_FW_CFG_LL_PRI_COUNT,\n\tSOF_IPC4_FW_CFG_MAX_DP_TASKS_COUNT,\n\tSOF_IPC4_FW_CFG_MAX_LIBS_COUNT,\n\tSOF_IPC4_FW_CFG_SCHEDULER_CONFIG,\n\tSOF_IPC4_FW_CFG_XTAL_FREQ_HZ,\n\tSOF_IPC4_FW_CFG_CLOCKS_CONFIG,\n\tSOF_IPC4_FW_CFG_RESERVED,\n\tSOF_IPC4_FW_CFG_POWER_GATING_POLICY,\n\tSOF_IPC4_FW_CFG_ASSERT_MODE,\n};\n\nstruct sof_ipc4_fw_version {\n\tuint16_t major;\n\tuint16_t minor;\n\tuint16_t hotfix;\n\tuint16_t build;\n} __packed;\n\n \nstruct sof_ipc4_dx_state_info {\n\t \n\tuint32_t core_mask;\n\t \n\tuint32_t dx_mask;\n} __packed __aligned(4);\n\n \n\n \n\n#define SOF_IPC4_REPLY_STATUS\t\t\tGENMASK(23, 0)\n\n \n\n \n\n#define SOF_IPC4_MSG_IS_NOTIFICATION(x)\t\t(SOF_IPC4_MSG_TYPE_GET(x) == \\\n\t\t\t\t\t\t SOF_IPC4_GLB_NOTIFICATION)\n\n#define SOF_IPC4_NOTIFICATION_TYPE_SHIFT\t16\n#define SOF_IPC4_NOTIFICATION_TYPE_MASK\t\tGENMASK(23, 16)\n#define SOF_IPC4_NOTIFICATION_TYPE_GET(x)\t(((x) & SOF_IPC4_NOTIFICATION_TYPE_MASK) >> \\\n\t\t\t\t\t\t SOF_IPC4_NOTIFICATION_TYPE_SHIFT)\n\n#define SOF_IPC4_LOG_CORE_SHIFT\t\t\t12\n#define SOF_IPC4_LOG_CORE_MASK\t\t\tGENMASK(15, 12)\n#define SOF_IPC4_LOG_CORE_GET(x)\t\t(((x) & SOF_IPC4_LOG_CORE_MASK) >> \\\n\t\t\t\t\t\t SOF_IPC4_LOG_CORE_SHIFT)\n\n \nenum sof_ipc4_notification_type {\n\t \n\tSOF_IPC4_NOTIFY_PHRASE_DETECTED = 4,\n\t \n\tSOF_IPC4_NOTIFY_RESOURCE_EVENT,\n\t \n\tSOF_IPC4_NOTIFY_LOG_BUFFER_STATUS,\n\t \n\tSOF_IPC4_NOTIFY_TIMESTAMP_CAPTURED,\n\t \n\tSOF_IPC4_NOTIFY_FW_READY,\n\t \n\tSOF_IPC4_NOTIFY_FW_AUD_CLASS_RESULT,\n\t \n\tSOF_IPC4_NOTIFY_EXCEPTION_CAUGHT,\n\t \n\t \n\tSOF_IPC4_NOTIFY_MODULE_NOTIFICATION = 12,\n\t \n\t \n\tSOF_IPC4_NOTIFY_PROBE_DATA_AVAILABLE = 14,\n\t \n\tSOF_IPC4_NOTIFY_ASYNC_MSG_SRVC_MESSAGE,\n\n\tSOF_IPC4_NOTIFY_TYPE_LAST,\n};\n\nstruct sof_ipc4_notify_resource_data {\n\tuint32_t resource_type;\n\tuint32_t resource_id;\n\tuint32_t event_type;\n\tuint32_t reserved;\n\tuint32_t data[6];\n} __packed __aligned(4);\n\n \n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}