ARM GAS  /tmp/ccrFGxs0.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32l4xx_hal_rcc_ex.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_RCCEx_PeriphCLKConfig,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_RCCEx_PeriphCLKConfig
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_RCCEx_PeriphCLKConfig:
  27              	.LFB130:
  28              		.file 1 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c"
   1:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
   2:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   ******************************************************************************
   3:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @file    stm32l4xx_hal_rcc_ex.c
   4:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @author  MCD Application Team
   5:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief   Extended RCC HAL module driver.
   6:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *          This file provides firmware functions to manage the following
   7:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *          functionalities RCC extended peripheral:
   8:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *           + Extended Peripheral Control functions
   9:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *           + Extended Clock management functions
  10:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *           + Extended Clock Recovery System Control functions
  11:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
  12:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   ******************************************************************************
  13:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @attention
  14:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
  15:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * <h2><center>&copy; Copyright (c) 2017 STMicroelectronics.
  16:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * All rights reserved.</center></h2>
  17:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
  18:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  19:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * the "License"; You may not use this file except in compliance with the
  20:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * License. You may obtain a copy of the License at:
  21:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *                        opensource.org/licenses/BSD-3-Clause
  22:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
  23:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   ******************************************************************************
  24:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
  25:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  26:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /* Includes ------------------------------------------------------------------*/
  27:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #include "stm32l4xx_hal.h"
  28:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  29:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /** @addtogroup STM32L4xx_HAL_Driver
  30:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @{
ARM GAS  /tmp/ccrFGxs0.s 			page 2


  31:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
  32:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  33:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /** @defgroup RCCEx RCCEx
  34:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief RCC Extended HAL module driver
  35:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @{
  36:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
  37:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  38:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #ifdef HAL_RCC_MODULE_ENABLED
  39:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  40:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /* Private typedef -----------------------------------------------------------*/
  41:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /* Private defines -----------------------------------------------------------*/
  42:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Private_Constants RCCEx Private Constants
  43:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  * @{
  44:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  */
  45:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #define PLLSAI1_TIMEOUT_VALUE     2U    /* 2 ms (minimum Tick + 1) */
  46:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #define PLLSAI2_TIMEOUT_VALUE     2U    /* 2 ms (minimum Tick + 1) */
  47:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #define PLL_TIMEOUT_VALUE         2U    /* 2 ms (minimum Tick + 1) */
  48:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  49:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #define DIVIDER_P_UPDATE          0U
  50:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #define DIVIDER_Q_UPDATE          1U
  51:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #define DIVIDER_R_UPDATE          2U
  52:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  53:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #define __LSCO_CLK_ENABLE()       __HAL_RCC_GPIOA_CLK_ENABLE()
  54:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #define LSCO_GPIO_PORT            GPIOA
  55:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #define LSCO_PIN                  GPIO_PIN_2
  56:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
  57:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @}
  58:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
  59:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  60:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /* Private macros ------------------------------------------------------------*/
  61:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /* Private variables ---------------------------------------------------------*/
  62:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /* Private function prototypes -----------------------------------------------*/
  63:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Private_Functions RCCEx Private Functions
  64:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  * @{
  65:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  */
  66:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1_SUPPORT)
  67:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  68:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider);
  69:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  70:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1_SUPPORT */
  71:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  72:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2_SUPPORT)
  73:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  74:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider);
  75:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  76:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2_SUPPORT */
  77:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  78:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SAI1)
  79:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  80:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency);
  81:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  82:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SAI1 */
  83:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
  84:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @}
  85:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
  86:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  87:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /* Exported functions --------------------------------------------------------*/
ARM GAS  /tmp/ccrFGxs0.s 			page 3


  88:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  89:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions RCCEx Exported Functions
  90:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @{
  91:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
  92:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  93:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions_Group1 Extended Peripheral Control functions
  94:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  *  @brief  Extended Peripheral Control functions
  95:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  *
  96:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** @verbatim
  97:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  ===============================================================================
  98:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                 ##### Extended Peripheral Control functions  #####
  99:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  ===============================================================================
 100:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     [..]
 101:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     This subsection provides a set of functions allowing to control the RCC Clocks
 102:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     frequencies.
 103:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     [..]
 104:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     (@) Important note: Care must be taken when HAL_RCCEx_PeriphCLKConfig() is used to
 105:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         select the RTC clock source; in this case the Backup domain will be reset in
 106:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         order to modify the RTC Clock source, as consequence RTC registers (including
 107:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         the backup registers) are set to their reset values.
 108:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 109:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** @endverbatim
 110:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @{
 111:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
 112:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
 113:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Initialize the RCC extended peripherals clocks according to the specified
 114:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         parameters in the RCC_PeriphCLKInitTypeDef.
 115:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  PeriphClkInit  pointer to an RCC_PeriphCLKInitTypeDef structure that
 116:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         contains a field PeriphClockSelection which can be a combination of the following value
 117:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_RTC  RTC peripheral clock
 118:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_ADC  ADC peripheral clock
 119:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L462xx
 120:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_DFSDM1  DFSDM1 peripheral clock (only for devices with DFSDM
 121:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 122:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L486xx
 123:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_DFSDM1  DFSDM1 peripheral clock (only for devices with DFSDM
 124:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 125:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4A6xx
 126:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_DFSDM1  DFSDM1 peripheral clock (only for devices with DFSDM
 127:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 128:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C1  I2C1 peripheral clock
 129:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C2  I2C2 peripheral clock
 130:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C3  I2C3 peripheral clock
 131:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L462xx
 132:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C4  I2C4 peripheral clock (only for devices with I2C4)
 133:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 134:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4A6xx
 135:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C4  I2C4 peripheral clock (only for devices with I2C4)
 136:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 137:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4S9xx
 138:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C4  I2C4 peripheral clock (only for devices with I2C4)
 139:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 140:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPTIM1  LPTIM1 peripheral clock
 141:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPTIM2  LPTIM2 peripheral clock
 142:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPUART1  LPUART1 peripheral clock
 143:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_RNG  RNG peripheral clock
 144:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SAI1  SAI1 peripheral clock (only for devices with SAI1)
ARM GAS  /tmp/ccrFGxs0.s 			page 4


 145:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L486xx
 146:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SAI2  SAI2 peripheral clock (only for devices with SAI2)
 147:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 148:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4A6xx
 149:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SAI2  SAI2 peripheral clock (only for devices with SAI2)
 150:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 151:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4S9xx
 152:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SAI2  SAI2 peripheral clock (only for devices with SAI2)
 153:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 154:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SDMMC1  SDMMC1 peripheral clock
 155:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L443xx
 156:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SWPMI1  SWPMI1 peripheral clock (only for devices with SWPMI
 157:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 158:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L486xx
 159:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SWPMI1  SWPMI1 peripheral clock (only for devices with SWPMI
 160:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 161:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4A6xx
 162:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SWPMI1  SWPMI1 peripheral clock (only for devices with SWPMI
 163:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 164:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART1  USART1 peripheral clock
 165:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART2  USART1 peripheral clock
 166:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART3  USART1 peripheral clock
 167:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L462xx
 168:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART4  USART1 peripheral clock (only for devices with UART4)
 169:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 170:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L486xx
 171:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART4  USART1 peripheral clock (only for devices with UART4)
 172:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART5  USART1 peripheral clock (only for devices with UART5)
 173:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock (only for devices with USB)
 174:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 175:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4A6xx
 176:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART4  USART1 peripheral clock (only for devices with UART4)
 177:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART5  USART1 peripheral clock (only for devices with UART5)
 178:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock (only for devices with USB)
 179:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 180:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4S9xx
 181:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART4  USART1 peripheral clock (only for devices with UART4)
 182:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART5  USART1 peripheral clock (only for devices with UART5)
 183:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock (only for devices with USB)
 184:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_DFSDM1  DFSDM1 peripheral kernel clock (only for devices wit
 185:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_DFSDM1AUDIO  DFSDM1 peripheral audio clock (only for devices
 186:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LTDC  LTDC peripheral clock (only for devices with LTDC)
 187:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_DSI  DSI peripheral clock (only for devices with DSI)
 188:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSP
 189:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 190:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
 191:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   Care must be taken when HAL_RCCEx_PeriphCLKConfig() is used to select
 192:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         the RTC clock source: in this case the access to Backup domain is enabled.
 193:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
 194:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval HAL status
 195:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
 196:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
 197:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
  29              		.loc 1 197 1
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 24
  32              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  /tmp/ccrFGxs0.s 			page 5


  33 0000 80B5     		push	{r7, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 7, -8
  37              		.cfi_offset 14, -4
  38 0002 86B0     		sub	sp, sp, #24
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 32
  41 0004 00AF     		add	r7, sp, #0
  42              	.LCFI2:
  43              		.cfi_def_cfa_register 7
  44 0006 7860     		str	r0, [r7, #4]
 198:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t tmpregister, tickstart;     /* no init needed */
 199:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
  45              		.loc 1 199 21
  46 0008 0023     		movs	r3, #0
  47 000a FB74     		strb	r3, [r7, #19]
 200:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;   /* Final status */
  48              		.loc 1 200 21
  49 000c 0023     		movs	r3, #0
  50 000e BB74     		strb	r3, [r7, #18]
 201:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 202:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check the parameters */
 203:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 204:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 205:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SAI1)
 206:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 207:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- SAI1 clock source configuration ---------------------*/
 208:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
  51              		.loc 1 208 22
  52 0010 7B68     		ldr	r3, [r7, #4]
  53 0012 1B68     		ldr	r3, [r3]
  54              		.loc 1 208 46
  55 0014 03F40063 		and	r3, r3, #2048
  56              		.loc 1 208 5
  57 0018 002B     		cmp	r3, #0
  58 001a 3FD0     		beq	.L2
 209:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 210:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 211:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));
 212:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 213:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Sai1ClockSelection)
  59              		.loc 1 213 25
  60 001c 7B68     		ldr	r3, [r7, #4]
  61 001e 9B6E     		ldr	r3, [r3, #104]
  62              		.loc 1 213 5
  63 0020 B3F5800F 		cmp	r3, #4194304
  64 0024 1CD0     		beq	.L3
  65 0026 B3F5800F 		cmp	r3, #4194304
  66 002a 02D8     		bhi	.L4
  67 002c 002B     		cmp	r3, #0
  68 002e 0ED0     		beq	.L5
  69 0030 1FE0     		b	.L6
  70              	.L4:
  71 0032 B3F5000F 		cmp	r3, #8388608
  72 0036 03D0     		beq	.L7
  73 0038 B3F5400F 		cmp	r3, #12582912
ARM GAS  /tmp/ccrFGxs0.s 			page 6


  74 003c 1CD0     		beq	.L61
  75 003e 18E0     		b	.L6
  76              	.L7:
 214:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 215:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
 216:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Enable SAI Clock output generated form System PLL . */
 217:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2_SUPPORT)
 218:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
  77              		.loc 1 218 7
  78 0040 854B     		ldr	r3, .L63
  79 0042 DB68     		ldr	r3, [r3, #12]
  80 0044 844A     		ldr	r2, .L63
  81 0046 43F48033 		orr	r3, r3, #65536
  82 004a D360     		str	r3, [r2, #12]
 219:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
 220:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 221:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2_SUPPORT */
 222:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* SAI1 clock source config set later after clock selection check */
 223:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
  83              		.loc 1 223 7
  84 004c 15E0     		b	.L9
  85              	.L5:
 224:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 225:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
 226:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) 
 227:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
  86              		.loc 1 227 13
  87 004e 7B68     		ldr	r3, [r7, #4]
  88 0050 0433     		adds	r3, r3, #4
  89 0052 0021     		movs	r1, #0
  90 0054 1846     		mov	r0, r3
  91 0056 FFF7FEFF 		bl	RCCEx_PLLSAI1_Config
  92 005a 0346     		mov	r3, r0
  93 005c FB74     		strb	r3, [r7, #19]
 228:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* SAI1 clock source config set later after clock selection check */
 229:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
  94              		.loc 1 229 7
  95 005e 0CE0     		b	.L9
  96              	.L3:
 230:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 231:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2_SUPPORT)
 232:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 233:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
 234:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
 235:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
  97              		.loc 1 235 13
  98 0060 7B68     		ldr	r3, [r7, #4]
  99 0062 2033     		adds	r3, r3, #32
 100 0064 0021     		movs	r1, #0
 101 0066 1846     		mov	r0, r3
 102 0068 FFF7FEFF 		bl	RCCEx_PLLSAI2_Config
 103 006c 0346     		mov	r3, r0
 104 006e FB74     		strb	r3, [r7, #19]
 236:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* SAI1 clock source config set later after clock selection check */
 237:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 105              		.loc 1 237 7
 106 0070 03E0     		b	.L9
ARM GAS  /tmp/ccrFGxs0.s 			page 7


 107              	.L6:
 238:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 239:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2_SUPPORT */
 240:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 241:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_SAI1CLKSOURCE_PIN:      /* External clock is used as source of SAI1 clock*/
 242:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) ||
 243:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
 244:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
 245:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* SAI1 clock source config set later after clock selection check */
 246:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 247:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 248:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     default:
 249:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 108              		.loc 1 249 11
 109 0072 0123     		movs	r3, #1
 110 0074 FB74     		strb	r3, [r7, #19]
 250:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 111              		.loc 1 250 7
 112 0076 00E0     		b	.L9
 113              	.L61:
 246:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 114              		.loc 1 246 7
 115 0078 00BF     		nop
 116              	.L9:
 251:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 252:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 253:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 117              		.loc 1 253 7
 118 007a FB7C     		ldrb	r3, [r7, #19]	@ zero_extendqisi2
 119 007c 002B     		cmp	r3, #0
 120 007e 0BD1     		bne	.L10
 254:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 255:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Set the source of SAI1 clock*/
 256:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 121              		.loc 1 256 7
 122 0080 754B     		ldr	r3, .L63
 123 0082 D3F88830 		ldr	r3, [r3, #136]
 124 0086 23F44002 		bic	r2, r3, #12582912
 125 008a 7B68     		ldr	r3, [r7, #4]
 126 008c 9B6E     		ldr	r3, [r3, #104]
 127 008e 7249     		ldr	r1, .L63
 128 0090 1343     		orrs	r3, r3, r2
 129 0092 C1F88830 		str	r3, [r1, #136]
 130 0096 01E0     		b	.L2
 131              	.L10:
 257:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 258:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else
 259:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 260:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* set overall return value */
 261:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = ret;
 132              		.loc 1 261 14
 133 0098 FB7C     		ldrb	r3, [r7, #19]
 134 009a BB74     		strb	r3, [r7, #18]
 135              	.L2:
 262:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 263:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 264:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/ccrFGxs0.s 			page 8


 265:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SAI1 */
 266:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 267:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SAI2)
 268:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 269:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- SAI2 clock source configuration ---------------------*/
 270:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 136              		.loc 1 270 22
 137 009c 7B68     		ldr	r3, [r7, #4]
 138 009e 1B68     		ldr	r3, [r3]
 139              		.loc 1 270 46
 140 00a0 03F48053 		and	r3, r3, #4096
 141              		.loc 1 270 5
 142 00a4 002B     		cmp	r3, #0
 143 00a6 3FD0     		beq	.L11
 271:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 272:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 273:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));
 274:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 275:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Sai2ClockSelection)
 144              		.loc 1 275 25
 145 00a8 7B68     		ldr	r3, [r7, #4]
 146 00aa DB6E     		ldr	r3, [r3, #108]
 147              		.loc 1 275 5
 148 00ac B3F1807F 		cmp	r3, #16777216
 149 00b0 1CD0     		beq	.L12
 150 00b2 B3F1807F 		cmp	r3, #16777216
 151 00b6 02D8     		bhi	.L13
 152 00b8 002B     		cmp	r3, #0
 153 00ba 0ED0     		beq	.L14
 154 00bc 1FE0     		b	.L15
 155              	.L13:
 156 00be B3F1007F 		cmp	r3, #33554432
 157 00c2 03D0     		beq	.L16
 158 00c4 B3F1407F 		cmp	r3, #50331648
 159 00c8 1CD0     		beq	.L62
 160 00ca 18E0     		b	.L15
 161              	.L16:
 276:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 277:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
 278:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Enable SAI Clock output generated form System PLL . */
 279:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 162              		.loc 1 279 7
 163 00cc 624B     		ldr	r3, .L63
 164 00ce DB68     		ldr	r3, [r3, #12]
 165 00d0 614A     		ldr	r2, .L63
 166 00d2 43F48033 		orr	r3, r3, #65536
 167 00d6 D360     		str	r3, [r2, #12]
 280:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* SAI2 clock source config set later after clock selection check */
 281:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 168              		.loc 1 281 7
 169 00d8 15E0     		b	.L18
 170              	.L14:
 282:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 283:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
 284:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) 
 285:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 171              		.loc 1 285 13
ARM GAS  /tmp/ccrFGxs0.s 			page 9


 172 00da 7B68     		ldr	r3, [r7, #4]
 173 00dc 0433     		adds	r3, r3, #4
 174 00de 0021     		movs	r1, #0
 175 00e0 1846     		mov	r0, r3
 176 00e2 FFF7FEFF 		bl	RCCEx_PLLSAI1_Config
 177 00e6 0346     		mov	r3, r0
 178 00e8 FB74     		strb	r3, [r7, #19]
 286:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* SAI2 clock source config set later after clock selection check */
 287:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 179              		.loc 1 287 7
 180 00ea 0CE0     		b	.L18
 181              	.L12:
 288:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 289:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
 290:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) 
 291:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 182              		.loc 1 291 13
 183 00ec 7B68     		ldr	r3, [r7, #4]
 184 00ee 2033     		adds	r3, r3, #32
 185 00f0 0021     		movs	r1, #0
 186 00f2 1846     		mov	r0, r3
 187 00f4 FFF7FEFF 		bl	RCCEx_PLLSAI2_Config
 188 00f8 0346     		mov	r3, r0
 189 00fa FB74     		strb	r3, [r7, #19]
 292:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* SAI2 clock source config set later after clock selection check */
 293:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 190              		.loc 1 293 7
 191 00fc 03E0     		b	.L18
 192              	.L15:
 294:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 295:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_SAI2CLKSOURCE_PIN:      /* External clock is used as source of SAI2 clock*/
 296:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) ||
 297:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
 298:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
 299:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* SAI2 clock source config set later after clock selection check */
 300:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 301:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 302:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     default:
 303:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 193              		.loc 1 303 11
 194 00fe 0123     		movs	r3, #1
 195 0100 FB74     		strb	r3, [r7, #19]
 304:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 196              		.loc 1 304 7
 197 0102 00E0     		b	.L18
 198              	.L62:
 300:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 199              		.loc 1 300 7
 200 0104 00BF     		nop
 201              	.L18:
 305:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 306:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 307:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 202              		.loc 1 307 7
 203 0106 FB7C     		ldrb	r3, [r7, #19]	@ zero_extendqisi2
 204 0108 002B     		cmp	r3, #0
 205 010a 0BD1     		bne	.L19
ARM GAS  /tmp/ccrFGxs0.s 			page 10


 308:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 309:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Set the source of SAI2 clock*/
 310:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 206              		.loc 1 310 7
 207 010c 524B     		ldr	r3, .L63
 208 010e D3F88830 		ldr	r3, [r3, #136]
 209 0112 23F04072 		bic	r2, r3, #50331648
 210 0116 7B68     		ldr	r3, [r7, #4]
 211 0118 DB6E     		ldr	r3, [r3, #108]
 212 011a 4F49     		ldr	r1, .L63
 213 011c 1343     		orrs	r3, r3, r2
 214 011e C1F88830 		str	r3, [r1, #136]
 215 0122 01E0     		b	.L11
 216              	.L19:
 311:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 312:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else
 313:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 314:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* set overall return value */
 315:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = ret;
 217              		.loc 1 315 14
 218 0124 FB7C     		ldrb	r3, [r7, #19]
 219 0126 BB74     		strb	r3, [r7, #18]
 220              	.L11:
 316:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 317:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 318:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SAI2 */
 319:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 320:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- RTC clock source configuration ----------------------*/
 321:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 221              		.loc 1 321 20
 222 0128 7B68     		ldr	r3, [r7, #4]
 223 012a 1B68     		ldr	r3, [r3]
 224              		.loc 1 321 43
 225 012c 03F40033 		and	r3, r3, #131072
 226              		.loc 1 321 5
 227 0130 002B     		cmp	r3, #0
 228 0132 00F0A080 		beq	.L20
 229              	.LBB2:
 322:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 323:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     FlagStatus       pwrclkchanged = RESET;
 230              		.loc 1 323 22
 231 0136 0023     		movs	r3, #0
 232 0138 7B74     		strb	r3, [r7, #17]
 324:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 325:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check for RTC Parameters used to output RTCCLK */
 326:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 327:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 328:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Enable Power Clock */
 329:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 233              		.loc 1 329 8
 234 013a 474B     		ldr	r3, .L63
 235 013c 9B6D     		ldr	r3, [r3, #88]
 236 013e 03F08053 		and	r3, r3, #268435456
 237              		.loc 1 329 40
 238 0142 002B     		cmp	r3, #0
 239 0144 01D1     		bne	.L21
 240              		.loc 1 329 40 is_stmt 0 discriminator 1
ARM GAS  /tmp/ccrFGxs0.s 			page 11


 241 0146 0123     		movs	r3, #1
 242 0148 00E0     		b	.L22
 243              	.L21:
 244              		.loc 1 329 40 discriminator 2
 245 014a 0023     		movs	r3, #0
 246              	.L22:
 247              		.loc 1 329 7 is_stmt 1 discriminator 4
 248 014c 002B     		cmp	r3, #0
 249 014e 0DD0     		beq	.L23
 250              	.LBB3:
 330:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 331:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PWR_CLK_ENABLE();
 251              		.loc 1 331 7
 252 0150 414B     		ldr	r3, .L63
 253 0152 9B6D     		ldr	r3, [r3, #88]
 254 0154 404A     		ldr	r2, .L63
 255 0156 43F08053 		orr	r3, r3, #268435456
 256 015a 9365     		str	r3, [r2, #88]
 257 015c 3E4B     		ldr	r3, .L63
 258 015e 9B6D     		ldr	r3, [r3, #88]
 259 0160 03F08053 		and	r3, r3, #268435456
 260 0164 BB60     		str	r3, [r7, #8]
 261 0166 BB68     		ldr	r3, [r7, #8]
 262              	.LBE3:
 332:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       pwrclkchanged = SET;
 263              		.loc 1 332 21
 264 0168 0123     		movs	r3, #1
 265 016a 7B74     		strb	r3, [r7, #17]
 266              	.L23:
 333:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 334:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 335:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Enable write access to Backup domain */
 336:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     SET_BIT(PWR->CR1, PWR_CR1_DBP);
 267              		.loc 1 336 5
 268 016c 3B4B     		ldr	r3, .L63+4
 269 016e 1B68     		ldr	r3, [r3]
 270 0170 3A4A     		ldr	r2, .L63+4
 271 0172 43F48073 		orr	r3, r3, #256
 272 0176 1360     		str	r3, [r2]
 337:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 338:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Wait for Backup domain Write protection disable */
 339:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 273              		.loc 1 339 17
 274 0178 FFF7FEFF 		bl	HAL_GetTick
 275 017c F860     		str	r0, [r7, #12]
 340:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 341:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 276              		.loc 1 341 10
 277 017e 09E0     		b	.L24
 278              	.L26:
 342:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 343:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 279              		.loc 1 343 11
 280 0180 FFF7FEFF 		bl	HAL_GetTick
 281 0184 0246     		mov	r2, r0
 282              		.loc 1 343 25
 283 0186 FB68     		ldr	r3, [r7, #12]
ARM GAS  /tmp/ccrFGxs0.s 			page 12


 284 0188 D31A     		subs	r3, r2, r3
 285              		.loc 1 343 9
 286 018a 022B     		cmp	r3, #2
 287 018c 02D9     		bls	.L24
 344:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 345:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         ret = HAL_TIMEOUT;
 288              		.loc 1 345 13
 289 018e 0323     		movs	r3, #3
 290 0190 FB74     		strb	r3, [r7, #19]
 346:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
 291              		.loc 1 346 9
 292 0192 05E0     		b	.L25
 293              	.L24:
 341:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 294              		.loc 1 341 11
 295 0194 314B     		ldr	r3, .L63+4
 296 0196 1B68     		ldr	r3, [r3]
 297 0198 03F48073 		and	r3, r3, #256
 341:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 298              		.loc 1 341 10
 299 019c 002B     		cmp	r3, #0
 300 019e EFD0     		beq	.L26
 301              	.L25:
 347:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 348:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 349:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 350:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 302              		.loc 1 350 7
 303 01a0 FB7C     		ldrb	r3, [r7, #19]	@ zero_extendqisi2
 304 01a2 002B     		cmp	r3, #0
 305 01a4 5CD1     		bne	.L27
 351:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 352:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
 353:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 306              		.loc 1 353 21
 307 01a6 2C4B     		ldr	r3, .L63
 308 01a8 D3F89030 		ldr	r3, [r3, #144]
 309              		.loc 1 353 19
 310 01ac 03F44073 		and	r3, r3, #768
 311 01b0 7B61     		str	r3, [r7, #20]
 354:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 355:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection
 312              		.loc 1 355 9
 313 01b2 7B69     		ldr	r3, [r7, #20]
 314 01b4 002B     		cmp	r3, #0
 315 01b6 1FD0     		beq	.L28
 316              		.loc 1 355 81 discriminator 1
 317 01b8 7B68     		ldr	r3, [r7, #4]
 318 01ba D3F88830 		ldr	r3, [r3, #136]
 319              		.loc 1 355 49 discriminator 1
 320 01be 7A69     		ldr	r2, [r7, #20]
 321 01c0 9A42     		cmp	r2, r3
 322 01c2 19D0     		beq	.L28
 356:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 357:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Store the content of BDCR register before the reset of Backup Domain */
 358:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 323              		.loc 1 358 23
ARM GAS  /tmp/ccrFGxs0.s 			page 13


 324 01c4 244B     		ldr	r3, .L63
 325 01c6 D3F89030 		ldr	r3, [r3, #144]
 326              		.loc 1 358 21
 327 01ca 23F44073 		bic	r3, r3, #768
 328 01ce 7B61     		str	r3, [r7, #20]
 359:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* RTC Clock selection can be changed only if the Backup Domain is reset */
 360:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         __HAL_RCC_BACKUPRESET_FORCE();
 329              		.loc 1 360 9
 330 01d0 214B     		ldr	r3, .L63
 331 01d2 D3F89030 		ldr	r3, [r3, #144]
 332 01d6 204A     		ldr	r2, .L63
 333 01d8 43F48033 		orr	r3, r3, #65536
 334 01dc C2F89030 		str	r3, [r2, #144]
 361:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         __HAL_RCC_BACKUPRESET_RELEASE();
 335              		.loc 1 361 9
 336 01e0 1D4B     		ldr	r3, .L63
 337 01e2 D3F89030 		ldr	r3, [r3, #144]
 338 01e6 1C4A     		ldr	r2, .L63
 339 01e8 23F48033 		bic	r3, r3, #65536
 340 01ec C2F89030 		str	r3, [r2, #144]
 362:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Restore the Content of BDCR register */
 363:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         RCC->BDCR = tmpregister;
 341              		.loc 1 363 12
 342 01f0 194A     		ldr	r2, .L63
 343              		.loc 1 363 19
 344 01f2 7B69     		ldr	r3, [r7, #20]
 345 01f4 C2F89030 		str	r3, [r2, #144]
 346              	.L28:
 364:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 365:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 366:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
 367:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 347              		.loc 1 367 11
 348 01f8 7B69     		ldr	r3, [r7, #20]
 349 01fa 03F00103 		and	r3, r3, #1
 350              		.loc 1 367 10
 351 01fe 002B     		cmp	r3, #0
 352 0200 16D0     		beq	.L29
 368:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 369:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get Start Tick*/
 370:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         tickstart = HAL_GetTick();
 353              		.loc 1 370 21
 354 0202 FFF7FEFF 		bl	HAL_GetTick
 355 0206 F860     		str	r0, [r7, #12]
 371:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 372:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Wait till LSE is ready */
 373:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 356              		.loc 1 373 14
 357 0208 0BE0     		b	.L30
 358              	.L31:
 374:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 375:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 359              		.loc 1 375 15
 360 020a FFF7FEFF 		bl	HAL_GetTick
 361 020e 0246     		mov	r2, r0
 362              		.loc 1 375 29
 363 0210 FB68     		ldr	r3, [r7, #12]
ARM GAS  /tmp/ccrFGxs0.s 			page 14


 364 0212 D31A     		subs	r3, r2, r3
 365              		.loc 1 375 13
 366 0214 41F28832 		movw	r2, #5000
 367 0218 9342     		cmp	r3, r2
 368 021a 02D9     		bls	.L30
 376:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 377:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             ret = HAL_TIMEOUT;
 369              		.loc 1 377 17
 370 021c 0323     		movs	r3, #3
 371 021e FB74     		strb	r3, [r7, #19]
 378:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             break;
 372              		.loc 1 378 13
 373 0220 06E0     		b	.L29
 374              	.L30:
 373:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 375              		.loc 1 373 15
 376 0222 0D4B     		ldr	r3, .L63
 377 0224 D3F89030 		ldr	r3, [r3, #144]
 378 0228 03F00203 		and	r3, r3, #2
 373:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 379              		.loc 1 373 14
 380 022c 002B     		cmp	r3, #0
 381 022e ECD0     		beq	.L31
 382              	.L29:
 379:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 380:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 381:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 382:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 383:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(ret == HAL_OK)
 383              		.loc 1 383 9
 384 0230 FB7C     		ldrb	r3, [r7, #19]	@ zero_extendqisi2
 385 0232 002B     		cmp	r3, #0
 386 0234 0CD1     		bne	.L32
 384:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 385:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Apply new RTC clock source selection */
 386:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 387              		.loc 1 386 9
 388 0236 084B     		ldr	r3, .L63
 389 0238 D3F89030 		ldr	r3, [r3, #144]
 390 023c 23F44072 		bic	r2, r3, #768
 391 0240 7B68     		ldr	r3, [r7, #4]
 392 0242 D3F88830 		ldr	r3, [r3, #136]
 393 0246 0449     		ldr	r1, .L63
 394 0248 1343     		orrs	r3, r3, r2
 395 024a C1F89030 		str	r3, [r1, #144]
 396 024e 09E0     		b	.L34
 397              	.L32:
 387:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 388:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else
 389:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 390:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* set overall return value */
 391:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = ret;
 398              		.loc 1 391 16
 399 0250 FB7C     		ldrb	r3, [r7, #19]
 400 0252 BB74     		strb	r3, [r7, #18]
 401 0254 06E0     		b	.L34
 402              	.L64:
ARM GAS  /tmp/ccrFGxs0.s 			page 15


 403 0256 00BF     		.align	2
 404              	.L63:
 405 0258 00100240 		.word	1073876992
 406 025c 00700040 		.word	1073770496
 407              	.L27:
 392:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 393:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 394:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else
 395:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 396:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* set overall return value */
 397:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = ret;
 408              		.loc 1 397 14
 409 0260 FB7C     		ldrb	r3, [r7, #19]
 410 0262 BB74     		strb	r3, [r7, #18]
 411              	.L34:
 398:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 399:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 400:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Restore clock configuration if changed */
 401:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(pwrclkchanged == SET)
 412              		.loc 1 401 7
 413 0264 7B7C     		ldrb	r3, [r7, #17]	@ zero_extendqisi2
 414 0266 012B     		cmp	r3, #1
 415 0268 05D1     		bne	.L20
 402:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 403:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 416              		.loc 1 403 7
 417 026a A64B     		ldr	r3, .L65
 418 026c 9B6D     		ldr	r3, [r3, #88]
 419 026e A54A     		ldr	r2, .L65
 420 0270 23F08053 		bic	r3, r3, #268435456
 421 0274 9365     		str	r3, [r2, #88]
 422              	.L20:
 423              	.LBE2:
 404:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 405:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 406:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 407:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- USART1 clock source configuration -------------------*/
 408:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 424              		.loc 1 408 21
 425 0276 7B68     		ldr	r3, [r7, #4]
 426 0278 1B68     		ldr	r3, [r3]
 427              		.loc 1 408 45
 428 027a 03F00103 		and	r3, r3, #1
 429              		.loc 1 408 5
 430 027e 002B     		cmp	r3, #0
 431 0280 0AD0     		beq	.L35
 409:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 410:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 411:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 412:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 413:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the USART1 clock source */
 414:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 432              		.loc 1 414 5
 433 0282 A04B     		ldr	r3, .L65
 434 0284 D3F88830 		ldr	r3, [r3, #136]
 435 0288 23F00302 		bic	r2, r3, #3
 436 028c 7B68     		ldr	r3, [r7, #4]
ARM GAS  /tmp/ccrFGxs0.s 			page 16


 437 028e 9B6B     		ldr	r3, [r3, #56]
 438 0290 9C49     		ldr	r1, .L65
 439 0292 1343     		orrs	r3, r3, r2
 440 0294 C1F88830 		str	r3, [r1, #136]
 441              	.L35:
 415:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 416:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 417:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- USART2 clock source configuration -------------------*/
 418:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 442              		.loc 1 418 21
 443 0298 7B68     		ldr	r3, [r7, #4]
 444 029a 1B68     		ldr	r3, [r3]
 445              		.loc 1 418 45
 446 029c 03F00203 		and	r3, r3, #2
 447              		.loc 1 418 5
 448 02a0 002B     		cmp	r3, #0
 449 02a2 0AD0     		beq	.L36
 419:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 420:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 421:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
 422:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 423:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the USART2 clock source */
 424:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 450              		.loc 1 424 5
 451 02a4 974B     		ldr	r3, .L65
 452 02a6 D3F88830 		ldr	r3, [r3, #136]
 453 02aa 23F00C02 		bic	r2, r3, #12
 454 02ae 7B68     		ldr	r3, [r7, #4]
 455 02b0 DB6B     		ldr	r3, [r3, #60]
 456 02b2 9449     		ldr	r1, .L65
 457 02b4 1343     		orrs	r3, r3, r2
 458 02b6 C1F88830 		str	r3, [r1, #136]
 459              	.L36:
 425:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 426:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 427:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(USART3)
 428:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 429:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- USART3 clock source configuration -------------------*/
 430:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 460              		.loc 1 430 21
 461 02ba 7B68     		ldr	r3, [r7, #4]
 462 02bc 1B68     		ldr	r3, [r3]
 463              		.loc 1 430 45
 464 02be 03F00403 		and	r3, r3, #4
 465              		.loc 1 430 5
 466 02c2 002B     		cmp	r3, #0
 467 02c4 0AD0     		beq	.L37
 431:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 432:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 433:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
 434:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 435:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the USART3 clock source */
 436:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 468              		.loc 1 436 5
 469 02c6 8F4B     		ldr	r3, .L65
 470 02c8 D3F88830 		ldr	r3, [r3, #136]
 471 02cc 23F03002 		bic	r2, r3, #48
ARM GAS  /tmp/ccrFGxs0.s 			page 17


 472 02d0 7B68     		ldr	r3, [r7, #4]
 473 02d2 1B6C     		ldr	r3, [r3, #64]
 474 02d4 8B49     		ldr	r1, .L65
 475 02d6 1343     		orrs	r3, r3, r2
 476 02d8 C1F88830 		str	r3, [r1, #136]
 477              	.L37:
 437:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 438:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 439:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* USART3 */
 440:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 441:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(UART4)
 442:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 443:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- UART4 clock source configuration --------------------*/
 444:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 478              		.loc 1 444 21
 479 02dc 7B68     		ldr	r3, [r7, #4]
 480 02de 1B68     		ldr	r3, [r3]
 481              		.loc 1 444 45
 482 02e0 03F00803 		and	r3, r3, #8
 483              		.loc 1 444 5
 484 02e4 002B     		cmp	r3, #0
 485 02e6 0AD0     		beq	.L38
 445:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 446:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 447:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
 448:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 449:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the UART4 clock source */
 450:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 486              		.loc 1 450 5
 487 02e8 864B     		ldr	r3, .L65
 488 02ea D3F88830 		ldr	r3, [r3, #136]
 489 02ee 23F0C002 		bic	r2, r3, #192
 490 02f2 7B68     		ldr	r3, [r7, #4]
 491 02f4 5B6C     		ldr	r3, [r3, #68]
 492 02f6 8349     		ldr	r1, .L65
 493 02f8 1343     		orrs	r3, r3, r2
 494 02fa C1F88830 		str	r3, [r1, #136]
 495              	.L38:
 451:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 452:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 453:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* UART4 */
 454:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 455:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(UART5)
 456:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 457:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- UART5 clock source configuration --------------------*/
 458:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 496              		.loc 1 458 21
 497 02fe 7B68     		ldr	r3, [r7, #4]
 498 0300 1B68     		ldr	r3, [r3]
 499              		.loc 1 458 45
 500 0302 03F01003 		and	r3, r3, #16
 501              		.loc 1 458 5
 502 0306 002B     		cmp	r3, #0
 503 0308 0AD0     		beq	.L39
 459:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 460:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 461:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
ARM GAS  /tmp/ccrFGxs0.s 			page 18


 462:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 463:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the UART5 clock source */
 464:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 504              		.loc 1 464 5
 505 030a 7E4B     		ldr	r3, .L65
 506 030c D3F88830 		ldr	r3, [r3, #136]
 507 0310 23F44072 		bic	r2, r3, #768
 508 0314 7B68     		ldr	r3, [r7, #4]
 509 0316 9B6C     		ldr	r3, [r3, #72]
 510 0318 7A49     		ldr	r1, .L65
 511 031a 1343     		orrs	r3, r3, r2
 512 031c C1F88830 		str	r3, [r1, #136]
 513              	.L39:
 465:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 466:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 467:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* UART5 */
 468:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 469:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- LPUART1 clock source configuration ------------------*/
 470:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 514              		.loc 1 470 21
 515 0320 7B68     		ldr	r3, [r7, #4]
 516 0322 1B68     		ldr	r3, [r3]
 517              		.loc 1 470 45
 518 0324 03F02003 		and	r3, r3, #32
 519              		.loc 1 470 5
 520 0328 002B     		cmp	r3, #0
 521 032a 0AD0     		beq	.L40
 471:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 472:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 473:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));
 474:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 475:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the LPUAR1 clock source */
 476:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 522              		.loc 1 476 5
 523 032c 754B     		ldr	r3, .L65
 524 032e D3F88830 		ldr	r3, [r3, #136]
 525 0332 23F44062 		bic	r2, r3, #3072
 526 0336 7B68     		ldr	r3, [r7, #4]
 527 0338 DB6C     		ldr	r3, [r3, #76]
 528 033a 7249     		ldr	r1, .L65
 529 033c 1343     		orrs	r3, r3, r2
 530 033e C1F88830 		str	r3, [r1, #136]
 531              	.L40:
 477:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 478:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 479:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- LPTIM1 clock source configuration -------------------*/
 480:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 532              		.loc 1 480 21
 533 0342 7B68     		ldr	r3, [r7, #4]
 534 0344 1B68     		ldr	r3, [r3]
 535              		.loc 1 480 45
 536 0346 03F40073 		and	r3, r3, #512
 537              		.loc 1 480 5
 538 034a 002B     		cmp	r3, #0
 539 034c 0AD0     		beq	.L41
 481:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 482:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
ARM GAS  /tmp/ccrFGxs0.s 			page 19


 483:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 540              		.loc 1 483 5
 541 034e 6D4B     		ldr	r3, .L65
 542 0350 D3F88830 		ldr	r3, [r3, #136]
 543 0354 23F44022 		bic	r2, r3, #786432
 544 0358 7B68     		ldr	r3, [r7, #4]
 545 035a 1B6E     		ldr	r3, [r3, #96]
 546 035c 6949     		ldr	r1, .L65
 547 035e 1343     		orrs	r3, r3, r2
 548 0360 C1F88830 		str	r3, [r1, #136]
 549              	.L41:
 484:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 485:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 486:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- LPTIM2 clock source configuration -------------------*/
 487:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 550              		.loc 1 487 21
 551 0364 7B68     		ldr	r3, [r7, #4]
 552 0366 1B68     		ldr	r3, [r3]
 553              		.loc 1 487 45
 554 0368 03F48063 		and	r3, r3, #1024
 555              		.loc 1 487 5
 556 036c 002B     		cmp	r3, #0
 557 036e 0AD0     		beq	.L42
 488:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 489:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
 490:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 558              		.loc 1 490 5
 559 0370 644B     		ldr	r3, .L65
 560 0372 D3F88830 		ldr	r3, [r3, #136]
 561 0376 23F44012 		bic	r2, r3, #3145728
 562 037a 7B68     		ldr	r3, [r7, #4]
 563 037c 5B6E     		ldr	r3, [r3, #100]
 564 037e 6149     		ldr	r1, .L65
 565 0380 1343     		orrs	r3, r3, r2
 566 0382 C1F88830 		str	r3, [r1, #136]
 567              	.L42:
 491:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 492:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 493:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- I2C1 clock source configuration ---------------------*/
 494:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 568              		.loc 1 494 21
 569 0386 7B68     		ldr	r3, [r7, #4]
 570 0388 1B68     		ldr	r3, [r3]
 571              		.loc 1 494 45
 572 038a 03F04003 		and	r3, r3, #64
 573              		.loc 1 494 5
 574 038e 002B     		cmp	r3, #0
 575 0390 0AD0     		beq	.L43
 495:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 496:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 497:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 498:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 499:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the I2C1 clock source */
 500:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 576              		.loc 1 500 5
 577 0392 5C4B     		ldr	r3, .L65
 578 0394 D3F88830 		ldr	r3, [r3, #136]
ARM GAS  /tmp/ccrFGxs0.s 			page 20


 579 0398 23F44052 		bic	r2, r3, #12288
 580 039c 7B68     		ldr	r3, [r7, #4]
 581 039e 1B6D     		ldr	r3, [r3, #80]
 582 03a0 5849     		ldr	r1, .L65
 583 03a2 1343     		orrs	r3, r3, r2
 584 03a4 C1F88830 		str	r3, [r1, #136]
 585              	.L43:
 501:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 502:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 503:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(I2C2)
 504:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 505:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- I2C2 clock source configuration ---------------------*/
 506:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 586              		.loc 1 506 21
 587 03a8 7B68     		ldr	r3, [r7, #4]
 588 03aa 1B68     		ldr	r3, [r3]
 589              		.loc 1 506 45
 590 03ac 03F08003 		and	r3, r3, #128
 591              		.loc 1 506 5
 592 03b0 002B     		cmp	r3, #0
 593 03b2 0AD0     		beq	.L44
 507:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 508:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 509:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
 510:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 511:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the I2C2 clock source */
 512:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 594              		.loc 1 512 5
 595 03b4 534B     		ldr	r3, .L65
 596 03b6 D3F88830 		ldr	r3, [r3, #136]
 597 03ba 23F44042 		bic	r2, r3, #49152
 598 03be 7B68     		ldr	r3, [r7, #4]
 599 03c0 5B6D     		ldr	r3, [r3, #84]
 600 03c2 5049     		ldr	r1, .L65
 601 03c4 1343     		orrs	r3, r3, r2
 602 03c6 C1F88830 		str	r3, [r1, #136]
 603              	.L44:
 513:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 514:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 515:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* I2C2 */
 516:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 517:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- I2C3 clock source configuration ---------------------*/
 518:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 604              		.loc 1 518 21
 605 03ca 7B68     		ldr	r3, [r7, #4]
 606 03cc 1B68     		ldr	r3, [r3]
 607              		.loc 1 518 45
 608 03ce 03F48073 		and	r3, r3, #256
 609              		.loc 1 518 5
 610 03d2 002B     		cmp	r3, #0
 611 03d4 0AD0     		beq	.L45
 519:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 520:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 521:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
 522:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 523:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the I2C3 clock source */
 524:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
ARM GAS  /tmp/ccrFGxs0.s 			page 21


 612              		.loc 1 524 5
 613 03d6 4B4B     		ldr	r3, .L65
 614 03d8 D3F88830 		ldr	r3, [r3, #136]
 615 03dc 23F44032 		bic	r2, r3, #196608
 616 03e0 7B68     		ldr	r3, [r7, #4]
 617 03e2 9B6D     		ldr	r3, [r3, #88]
 618 03e4 4749     		ldr	r1, .L65
 619 03e6 1343     		orrs	r3, r3, r2
 620 03e8 C1F88830 		str	r3, [r1, #136]
 621              	.L45:
 525:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 526:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 527:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(I2C4)
 528:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 529:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- I2C4 clock source configuration ---------------------*/
 530:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 622              		.loc 1 530 21
 623 03ec 7B68     		ldr	r3, [r7, #4]
 624 03ee 1B68     		ldr	r3, [r3]
 625              		.loc 1 530 45
 626 03f0 03F48013 		and	r3, r3, #1048576
 627              		.loc 1 530 5
 628 03f4 002B     		cmp	r3, #0
 629 03f6 0AD0     		beq	.L46
 531:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 532:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 533:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));
 534:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 535:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the I2C4 clock source */
 536:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 630              		.loc 1 536 5
 631 03f8 424B     		ldr	r3, .L65
 632 03fa D3F89C30 		ldr	r3, [r3, #156]
 633 03fe 23F00302 		bic	r2, r3, #3
 634 0402 7B68     		ldr	r3, [r7, #4]
 635 0404 DB6D     		ldr	r3, [r3, #92]
 636 0406 3F49     		ldr	r1, .L65
 637 0408 1343     		orrs	r3, r3, r2
 638 040a C1F89C30 		str	r3, [r1, #156]
 639              	.L46:
 537:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 538:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 539:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* I2C4 */
 540:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 541:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(USB_OTG_FS) || defined(USB)
 542:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 543:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- USB clock source configuration ----------------------*/
 544:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 640              		.loc 1 544 21
 641 040e 7B68     		ldr	r3, [r7, #4]
 642 0410 1B68     		ldr	r3, [r3]
 643              		.loc 1 544 45
 644 0412 03F40053 		and	r3, r3, #8192
 645              		.loc 1 544 5
 646 0416 002B     		cmp	r3, #0
 647 0418 28D0     		beq	.L47
 545:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
ARM GAS  /tmp/ccrFGxs0.s 			page 22


 546:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
 547:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 648              		.loc 1 547 5
 649 041a 3A4B     		ldr	r3, .L65
 650 041c D3F88830 		ldr	r3, [r3, #136]
 651 0420 23F04062 		bic	r2, r3, #201326592
 652 0424 7B68     		ldr	r3, [r7, #4]
 653 0426 1B6F     		ldr	r3, [r3, #112]
 654 0428 3649     		ldr	r1, .L65
 655 042a 1343     		orrs	r3, r3, r2
 656 042c C1F88830 		str	r3, [r1, #136]
 548:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 549:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 657              		.loc 1 549 21
 658 0430 7B68     		ldr	r3, [r7, #4]
 659 0432 1B6F     		ldr	r3, [r3, #112]
 660              		.loc 1 549 7
 661 0434 B3F1006F 		cmp	r3, #134217728
 662 0438 06D1     		bne	.L48
 550:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 551:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Enable PLL48M1CLK output */
 552:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 663              		.loc 1 552 7
 664 043a 324B     		ldr	r3, .L65
 665 043c DB68     		ldr	r3, [r3, #12]
 666 043e 314A     		ldr	r2, .L65
 667 0440 43F48013 		orr	r3, r3, #1048576
 668 0444 D360     		str	r3, [r2, #12]
 669 0446 11E0     		b	.L47
 670              	.L48:
 553:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 554:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else
 555:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 556:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1_SUPPORT)
 557:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 671              		.loc 1 557 23
 672 0448 7B68     		ldr	r3, [r7, #4]
 673 044a 1B6F     		ldr	r3, [r3, #112]
 674              		.loc 1 557 9
 675 044c B3F1806F 		cmp	r3, #67108864
 676 0450 0CD1     		bne	.L47
 558:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 559:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut
 560:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 677              		.loc 1 560 15
 678 0452 7B68     		ldr	r3, [r7, #4]
 679 0454 0433     		adds	r3, r3, #4
 680 0456 0121     		movs	r1, #1
 681 0458 1846     		mov	r0, r3
 682 045a FFF7FEFF 		bl	RCCEx_PLLSAI1_Config
 683 045e 0346     		mov	r3, r0
 684 0460 FB74     		strb	r3, [r7, #19]
 561:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 562:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if(ret != HAL_OK)
 685              		.loc 1 562 11
 686 0462 FB7C     		ldrb	r3, [r7, #19]	@ zero_extendqisi2
 687 0464 002B     		cmp	r3, #0
ARM GAS  /tmp/ccrFGxs0.s 			page 23


 688 0466 01D0     		beq	.L47
 563:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 564:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* set overall return value */
 565:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           status = ret;
 689              		.loc 1 565 18
 690 0468 FB7C     		ldrb	r3, [r7, #19]
 691 046a BB74     		strb	r3, [r7, #18]
 692              	.L47:
 566:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 567:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 568:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1_SUPPORT */
 569:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 570:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 571:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 572:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* USB_OTG_FS || USB */
 573:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 574:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SDMMC1)
 575:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 576:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- SDMMC1 clock source configuration -------------------*/
 577:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 693              		.loc 1 577 21
 694 046c 7B68     		ldr	r3, [r7, #4]
 695 046e 1B68     		ldr	r3, [r3]
 696              		.loc 1 577 45
 697 0470 03F40023 		and	r3, r3, #524288
 698              		.loc 1 577 5
 699 0474 002B     		cmp	r3, #0
 700 0476 28D0     		beq	.L49
 578:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 579:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
 580:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 701              		.loc 1 580 5
 702 0478 224B     		ldr	r3, .L65
 703 047a D3F88830 		ldr	r3, [r3, #136]
 704 047e 23F04062 		bic	r2, r3, #201326592
 705 0482 7B68     		ldr	r3, [r7, #4]
 706 0484 5B6F     		ldr	r3, [r3, #116]
 707 0486 1F49     		ldr	r1, .L65
 708 0488 1343     		orrs	r3, r3, r2
 709 048a C1F88830 		str	r3, [r1, #136]
 581:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 582:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 710              		.loc 1 582 21
 711 048e 7B68     		ldr	r3, [r7, #4]
 712 0490 5B6F     		ldr	r3, [r3, #116]
 713              		.loc 1 582 7
 714 0492 B3F1006F 		cmp	r3, #134217728
 715 0496 06D1     		bne	.L50
 583:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 584:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Enable PLL48M1CLK output */
 585:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 716              		.loc 1 585 7
 717 0498 1A4B     		ldr	r3, .L65
 718 049a DB68     		ldr	r3, [r3, #12]
 719 049c 194A     		ldr	r2, .L65
 720 049e 43F48013 		orr	r3, r3, #1048576
 721 04a2 D360     		str	r3, [r2, #12]
ARM GAS  /tmp/ccrFGxs0.s 			page 24


 722 04a4 11E0     		b	.L49
 723              	.L50:
 586:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 587:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR2_SDMMCSEL)
 588:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 589:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 590:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Enable PLLSAI3CLK output */
 591:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 592:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 593:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
 594:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 724              		.loc 1 594 26
 725 04a6 7B68     		ldr	r3, [r7, #4]
 726 04a8 5B6F     		ldr	r3, [r3, #116]
 727              		.loc 1 594 12
 728 04aa B3F1806F 		cmp	r3, #67108864
 729 04ae 0CD1     		bne	.L49
 595:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 596:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) 
 597:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 730              		.loc 1 597 13
 731 04b0 7B68     		ldr	r3, [r7, #4]
 732 04b2 0433     		adds	r3, r3, #4
 733 04b4 0121     		movs	r1, #1
 734 04b6 1846     		mov	r0, r3
 735 04b8 FFF7FEFF 		bl	RCCEx_PLLSAI1_Config
 736 04bc 0346     		mov	r3, r0
 737 04be FB74     		strb	r3, [r7, #19]
 598:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 599:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(ret != HAL_OK)
 738              		.loc 1 599 9
 739 04c0 FB7C     		ldrb	r3, [r7, #19]	@ zero_extendqisi2
 740 04c2 002B     		cmp	r3, #0
 741 04c4 01D0     		beq	.L49
 600:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 601:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* set overall return value */
 602:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = ret;
 742              		.loc 1 602 16
 743 04c6 FB7C     		ldrb	r3, [r7, #19]
 744 04c8 BB74     		strb	r3, [r7, #18]
 745              	.L49:
 603:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 604:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 605:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else
 606:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 607:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* nothing to do */
 608:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 609:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 610:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 611:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SDMMC1 */
 612:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 613:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- RNG clock source configuration ----------------------*/
 614:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 746              		.loc 1 614 21
 747 04ca 7B68     		ldr	r3, [r7, #4]
 748 04cc 1B68     		ldr	r3, [r3]
 749              		.loc 1 614 45
ARM GAS  /tmp/ccrFGxs0.s 			page 25


 750 04ce 03F48023 		and	r3, r3, #262144
 751              		.loc 1 614 5
 752 04d2 002B     		cmp	r3, #0
 753 04d4 2AD0     		beq	.L52
 615:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 616:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
 617:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 754              		.loc 1 617 5
 755 04d6 0B4B     		ldr	r3, .L65
 756 04d8 D3F88830 		ldr	r3, [r3, #136]
 757 04dc 23F04062 		bic	r2, r3, #201326592
 758 04e0 7B68     		ldr	r3, [r7, #4]
 759 04e2 9B6F     		ldr	r3, [r3, #120]
 760 04e4 0749     		ldr	r1, .L65
 761 04e6 1343     		orrs	r3, r3, r2
 762 04e8 C1F88830 		str	r3, [r1, #136]
 618:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 619:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 763              		.loc 1 619 21
 764 04ec 7B68     		ldr	r3, [r7, #4]
 765 04ee 9B6F     		ldr	r3, [r3, #120]
 766              		.loc 1 619 7
 767 04f0 B3F1006F 		cmp	r3, #134217728
 768 04f4 08D1     		bne	.L53
 620:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 621:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Enable PLL48M1CLK output */
 622:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 769              		.loc 1 622 7
 770 04f6 034B     		ldr	r3, .L65
 771 04f8 DB68     		ldr	r3, [r3, #12]
 772 04fa 024A     		ldr	r2, .L65
 773 04fc 43F48013 		orr	r3, r3, #1048576
 774 0500 D360     		str	r3, [r2, #12]
 775 0502 13E0     		b	.L52
 776              	.L66:
 777              		.align	2
 778              	.L65:
 779 0504 00100240 		.word	1073876992
 780              	.L53:
 623:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 624:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1_SUPPORT)
 625:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 781              		.loc 1 625 26
 782 0508 7B68     		ldr	r3, [r7, #4]
 783 050a 9B6F     		ldr	r3, [r3, #120]
 784              		.loc 1 625 12
 785 050c B3F1806F 		cmp	r3, #67108864
 786 0510 0CD1     		bne	.L52
 626:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 627:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) 
 628:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 787              		.loc 1 628 13
 788 0512 7B68     		ldr	r3, [r7, #4]
 789 0514 0433     		adds	r3, r3, #4
 790 0516 0121     		movs	r1, #1
 791 0518 1846     		mov	r0, r3
 792 051a FFF7FEFF 		bl	RCCEx_PLLSAI1_Config
ARM GAS  /tmp/ccrFGxs0.s 			page 26


 793 051e 0346     		mov	r3, r0
 794 0520 FB74     		strb	r3, [r7, #19]
 629:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 630:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(ret != HAL_OK)
 795              		.loc 1 630 9
 796 0522 FB7C     		ldrb	r3, [r7, #19]	@ zero_extendqisi2
 797 0524 002B     		cmp	r3, #0
 798 0526 01D0     		beq	.L52
 631:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 632:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* set overall return value */
 633:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = ret;
 799              		.loc 1 633 16
 800 0528 FB7C     		ldrb	r3, [r7, #19]
 801 052a BB74     		strb	r3, [r7, #18]
 802              	.L52:
 634:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 635:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 636:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1_SUPPORT */
 637:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else
 638:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 639:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* nothing to do */
 640:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 641:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 642:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 643:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- ADC clock source configuration ----------------------*/
 644:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if !defined(STM32L412xx) && !defined(STM32L422xx)
 645:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 803              		.loc 1 645 21
 804 052c 7B68     		ldr	r3, [r7, #4]
 805 052e 1B68     		ldr	r3, [r3]
 806              		.loc 1 645 45
 807 0530 03F48043 		and	r3, r3, #16384
 808              		.loc 1 645 5
 809 0534 002B     		cmp	r3, #0
 810 0536 2FD0     		beq	.L55
 646:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 647:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 648:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));
 649:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 650:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the ADC interface clock source */
 651:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 811              		.loc 1 651 5
 812 0538 2C4B     		ldr	r3, .L67
 813 053a D3F88830 		ldr	r3, [r3, #136]
 814 053e 23F04052 		bic	r2, r3, #805306368
 815 0542 7B68     		ldr	r3, [r7, #4]
 816 0544 DB6F     		ldr	r3, [r3, #124]
 817 0546 2949     		ldr	r1, .L67
 818 0548 1343     		orrs	r3, r3, r2
 819 054a C1F88830 		str	r3, [r1, #136]
 652:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 653:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1_SUPPORT)
 654:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 820              		.loc 1 654 21
 821 054e 7B68     		ldr	r3, [r7, #4]
 822 0550 DB6F     		ldr	r3, [r3, #124]
 823              		.loc 1 654 7
ARM GAS  /tmp/ccrFGxs0.s 			page 27


 824 0552 B3F1805F 		cmp	r3, #268435456
 825 0556 0DD1     		bne	.L56
 655:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 656:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) 
 657:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 826              		.loc 1 657 13
 827 0558 7B68     		ldr	r3, [r7, #4]
 828 055a 0433     		adds	r3, r3, #4
 829 055c 0221     		movs	r1, #2
 830 055e 1846     		mov	r0, r3
 831 0560 FFF7FEFF 		bl	RCCEx_PLLSAI1_Config
 832 0564 0346     		mov	r3, r0
 833 0566 FB74     		strb	r3, [r7, #19]
 658:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 659:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(ret != HAL_OK)
 834              		.loc 1 659 9
 835 0568 FB7C     		ldrb	r3, [r7, #19]	@ zero_extendqisi2
 836 056a 002B     		cmp	r3, #0
 837 056c 14D0     		beq	.L55
 660:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 661:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* set overall return value */
 662:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = ret;
 838              		.loc 1 662 16
 839 056e FB7C     		ldrb	r3, [r7, #19]
 840 0570 BB74     		strb	r3, [r7, #18]
 841 0572 11E0     		b	.L55
 842              	.L56:
 663:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 664:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 665:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1_SUPPORT */
 666:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 667:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) ||
 668:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 669:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 843              		.loc 1 669 26
 844 0574 7B68     		ldr	r3, [r7, #4]
 845 0576 DB6F     		ldr	r3, [r3, #124]
 846              		.loc 1 669 12
 847 0578 B3F1005F 		cmp	r3, #536870912
 848 057c 0CD1     		bne	.L55
 670:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 671:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) 
 672:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 849              		.loc 1 672 13
 850 057e 7B68     		ldr	r3, [r7, #4]
 851 0580 2033     		adds	r3, r3, #32
 852 0582 0221     		movs	r1, #2
 853 0584 1846     		mov	r0, r3
 854 0586 FFF7FEFF 		bl	RCCEx_PLLSAI2_Config
 855 058a 0346     		mov	r3, r0
 856 058c FB74     		strb	r3, [r7, #19]
 673:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 674:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(ret != HAL_OK)
 857              		.loc 1 674 9
 858 058e FB7C     		ldrb	r3, [r7, #19]	@ zero_extendqisi2
 859 0590 002B     		cmp	r3, #0
 860 0592 01D0     		beq	.L55
ARM GAS  /tmp/ccrFGxs0.s 			page 28


 675:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 676:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* set overall return value */
 677:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = ret;
 861              		.loc 1 677 16
 862 0594 FB7C     		ldrb	r3, [r7, #19]
 863 0596 BB74     		strb	r3, [r7, #18]
 864              	.L55:
 678:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 679:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 680:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 681:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx ||
 682:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 683:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 684:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* !STM32L412xx && !STM32L422xx */
 685:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 686:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SWPMI1)
 687:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 688:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- SWPMI1 clock source configuration -------------------*/
 689:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 865              		.loc 1 689 21
 866 0598 7B68     		ldr	r3, [r7, #4]
 867 059a 1B68     		ldr	r3, [r3]
 868              		.loc 1 689 45
 869 059c 03F40043 		and	r3, r3, #32768
 870              		.loc 1 689 5
 871 05a0 002B     		cmp	r3, #0
 872 05a2 0BD0     		beq	.L58
 690:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 691:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 692:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));
 693:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 694:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the SWPMI1 clock source */
 695:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 873              		.loc 1 695 5
 874 05a4 114B     		ldr	r3, .L67
 875 05a6 D3F88830 		ldr	r3, [r3, #136]
 876 05aa 23F08042 		bic	r2, r3, #1073741824
 877 05ae 7B68     		ldr	r3, [r7, #4]
 878 05b0 D3F88030 		ldr	r3, [r3, #128]
 879 05b4 0D49     		ldr	r1, .L67
 880 05b6 1343     		orrs	r3, r3, r2
 881 05b8 C1F88830 		str	r3, [r1, #136]
 882              	.L58:
 696:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 697:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 698:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SWPMI1 */
 699:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 700:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(DFSDM1_Filter0)
 701:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 702:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- DFSDM1 clock source configuration -------------------*/
 703:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 883              		.loc 1 703 21
 884 05bc 7B68     		ldr	r3, [r7, #4]
 885 05be 1B68     		ldr	r3, [r3]
 886              		.loc 1 703 45
 887 05c0 03F48033 		and	r3, r3, #65536
 888              		.loc 1 703 5
ARM GAS  /tmp/ccrFGxs0.s 			page 29


 889 05c4 002B     		cmp	r3, #0
 890 05c6 0BD0     		beq	.L59
 704:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 705:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 706:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));
 707:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 708:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the DFSDM1 interface clock source */
 709:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 891              		.loc 1 709 5
 892 05c8 084B     		ldr	r3, .L67
 893 05ca D3F88830 		ldr	r3, [r3, #136]
 894 05ce 23F00042 		bic	r2, r3, #-2147483648
 895 05d2 7B68     		ldr	r3, [r7, #4]
 896 05d4 D3F88430 		ldr	r3, [r3, #132]
 897 05d8 0449     		ldr	r1, .L67
 898 05da 1343     		orrs	r3, r3, r2
 899 05dc C1F88830 		str	r3, [r1, #136]
 900              	.L59:
 710:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 711:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 712:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) ||
 713:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- DFSDM1 audio clock source configuration -------------*/
 714:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUD
 715:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 716:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 717:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));
 718:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 719:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the DFSDM1 interface audio clock source */
 720:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 721:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 722:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 723:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
 724:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 725:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* DFSDM1_Filter0 */
 726:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 727:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(LTDC)
 728:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 729:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- LTDC clock source configuration --------------------*/
 730:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 731:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 732:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 733:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_LTDCCLKSOURCE(PeriphClkInit->LtdcClockSelection));
 734:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 735:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Disable the PLLSAI2 */
 736:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI2_DISABLE();
 737:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 738:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Get Start Tick*/
 739:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 740:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 741:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Wait till PLLSAI2 is ready */
 742:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 743:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 744:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 745:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 746:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         ret = HAL_TIMEOUT;
 747:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
 748:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
ARM GAS  /tmp/ccrFGxs0.s 			page 30


 749:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 750:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 751:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 752:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 753:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Configure the LTDC clock source */
 754:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_LTDC_CONFIG(PeriphClkInit->LtdcClockSelection);
 755:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 756:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) 
 757:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 758:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 759:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 760:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(ret != HAL_OK)
 761:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 762:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* set overall return value */
 763:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = ret;
 764:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 765:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 766:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 767:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* LTDC */
 768:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 769:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(DSI)
 770:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 771:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- DSI clock source configuration ---------------------*/
 772:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DSI) == RCC_PERIPHCLK_DSI)
 773:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 774:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 775:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_DSICLKSOURCE(PeriphClkInit->DsiClockSelection));
 776:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 777:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the DSI clock source */
 778:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_DSI_CONFIG(PeriphClkInit->DsiClockSelection);
 779:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 780:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(PeriphClkInit->DsiClockSelection == RCC_DSICLKSOURCE_PLLSAI2)
 781:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 782:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* PLLSAI2 input clock, parameters M, N & Q configuration and clock output (PLLSAI2ClockOut) 
 783:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_Q_UPDATE);
 784:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 785:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(ret != HAL_OK)
 786:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 787:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* set overall return value */
 788:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = ret;
 789:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 790:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 791:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 792:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 793:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* DSI */
 794:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 795:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(OCTOSPI1) || defined(OCTOSPI2)
 796:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 797:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- OctoSPIx clock source configuration ----------------*/
 798:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 799:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 800:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 801:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));
 802:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 803:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the OctoSPI clock source */
 804:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 805:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/ccrFGxs0.s 			page 31


 806:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 807:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 808:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Enable PLL48M1CLK output */
 809:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 810:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 811:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 812:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 813:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* OCTOSPI1 || OCTOSPI2 */
 814:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 815:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   return status;
 901              		.loc 1 815 10
 902 05e0 BB7C     		ldrb	r3, [r7, #18]	@ zero_extendqisi2
 816:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 903              		.loc 1 816 1
 904 05e2 1846     		mov	r0, r3
 905 05e4 1837     		adds	r7, r7, #24
 906              	.LCFI3:
 907              		.cfi_def_cfa_offset 8
 908 05e6 BD46     		mov	sp, r7
 909              	.LCFI4:
 910              		.cfi_def_cfa_register 13
 911              		@ sp needed
 912 05e8 80BD     		pop	{r7, pc}
 913              	.L68:
 914 05ea 00BF     		.align	2
 915              	.L67:
 916 05ec 00100240 		.word	1073876992
 917              		.cfi_endproc
 918              	.LFE130:
 920              		.section	.text.HAL_RCCEx_GetPeriphCLKConfig,"ax",%progbits
 921              		.align	1
 922              		.global	HAL_RCCEx_GetPeriphCLKConfig
 923              		.syntax unified
 924              		.thumb
 925              		.thumb_func
 926              		.fpu fpv4-sp-d16
 928              	HAL_RCCEx_GetPeriphCLKConfig:
 929              	.LFB131:
 817:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 818:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
 819:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Get the RCC_ClkInitStruct according to the internal RCC configuration registers.
 820:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  PeriphClkInit  pointer to an RCC_PeriphCLKInitTypeDef structure that
 821:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         returns the configuration information for the Extended Peripherals
 822:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         clocks(SAI1, SAI2, LPTIM1, LPTIM2, I2C1, I2C2, I2C3, I2C4, LPUART,
 823:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         USART1, USART2, USART3, UART4, UART5, RTC, ADCx, DFSDMx, SWPMI1, USB, SDMMC1 and RNG).
 824:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
 825:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
 826:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
 827:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 930              		.loc 1 827 1
 931              		.cfi_startproc
 932              		@ args = 0, pretend = 0, frame = 8
 933              		@ frame_needed = 1, uses_anonymous_args = 0
 934              		@ link register save eliminated.
 935 0000 80B4     		push	{r7}
 936              	.LCFI5:
 937              		.cfi_def_cfa_offset 4
ARM GAS  /tmp/ccrFGxs0.s 			page 32


 938              		.cfi_offset 7, -4
 939 0002 83B0     		sub	sp, sp, #12
 940              	.LCFI6:
 941              		.cfi_def_cfa_offset 16
 942 0004 00AF     		add	r7, sp, #0
 943              	.LCFI7:
 944              		.cfi_def_cfa_register 7
 945 0006 7860     		str	r0, [r7, #4]
 828:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Set all possible values for the extended clock type parameter------------*/
 829:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 830:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(STM32L412xx) || defined(STM32L422xx)
 831:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 832:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCL
 833:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   | RCC_PERIPHCL
 834:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_LPTIM2 |             
 835:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                                                 RCC_PERIPHCLK_RNG    |             
 836:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_RTC ;
 837:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 838:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #elif defined(STM32L431xx)
 839:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 840:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCL
 841:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   | RCC_PERIPHCL
 842:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_LPTIM2 | RCC_PERIPHCL
 843:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_SDMMC1  | RCC_PERIPHCLK_RNG    | RCC_PERIPHCL
 844:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_RTC ;
 845:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 846:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #elif defined(STM32L432xx) || defined(STM32L442xx)
 847:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 848:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 |             
 849:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   |             
 850:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_LPTIM2 | RCC_PERIPHCL
 851:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                                                 RCC_PERIPHCLK_RNG    | RCC_PERIPHCL
 852:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_RTC ;
 853:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 854:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #elif defined(STM32L433xx) || defined(STM32L443xx)
 855:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 856:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCL
 857:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   | RCC_PERIPHCL
 858:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_LPTIM2 | RCC_PERIPHCL
 859:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_SDMMC1  | RCC_PERIPHCLK_RNG    | RCC_PERIPHCL
 860:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_RTC ;
 861:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 862:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #elif defined(STM32L451xx)
 863:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 864:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCL
 865:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   | RCC_PERIPHCL
 866:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_LPTIM2 | RCC_PERIPHCL
 867:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_SDMMC1  | RCC_PERIPHCLK_RNG    | RCC_PERIPHCL
 868:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_RTC ;
 869:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 870:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #elif defined(STM32L452xx) || defined(STM32L462xx)
 871:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 872:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCL
 873:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   | RCC_PERIPHCL
 874:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_LPTIM2 | RCC_PERIPHCL
 875:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_SDMMC1  | RCC_PERIPHCLK_RNG    | RCC_PERIPHCL
 876:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_RTC ;
ARM GAS  /tmp/ccrFGxs0.s 			page 33


 877:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 878:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #elif defined(STM32L471xx)
 879:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 880:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCL
 881:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   | RCC_PERIPHCL
 882:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_LPTIM2 | RCC_PERIPHCL
 883:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_SDMMC1  | RCC_PERIPHCLK_RNG    | RCC_PERIPHCL
 884:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_RTC ;
 885:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 886:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #elif defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
 887:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 888:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCL
 889:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   | RCC_PERIPHCL
 890:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_LPTIM2 | RCC_PERIPHCL
 891:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_SDMMC1  | RCC_PERIPHCLK_RNG    | RCC_PERIPHCL
 892:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_RTC ;
 893:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 894:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #elif defined(STM32L496xx) || defined(STM32L4A6xx)
 895:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 896:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCL
 946              		.loc 1 896 39
 947 0008 7B68     		ldr	r3, [r7, #4]
 948 000a 774A     		ldr	r2, .L70
 949 000c 1A60     		str	r2, [r3]
 897:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   | RCC_PERIPHCL
 898:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_LPTIM2 | RCC_PERIPHCL
 899:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_SDMMC1  | RCC_PERIPHCLK_RNG    | RCC_PERIPHCL
 900:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_RTC ;
 901:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 902:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #elif defined(STM32L4R5xx) || defined(STM32L4S5xx)
 903:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 904:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCL
 905:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   | RCC_PERIPHCL
 906:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_LPTIM2 | RCC_PERIPHCL
 907:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_SDMMC1  | RCC_PERIPHCLK_RNG    | RCC_PERIPHCL
 908:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_DFSDM1AUDIO | RCC_PERIPHCLK_RTC | RCC_PERIPHC
 909:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 910:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #elif defined(STM32L4R7xx) || defined(STM32L4S7xx)
 911:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 912:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCL
 913:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   | RCC_PERIPHCL
 914:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_LPTIM2 | RCC_PERIPHCL
 915:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_SDMMC1  | RCC_PERIPHCLK_RNG    | RCC_PERIPHCL
 916:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_DFSDM1AUDIO | RCC_PERIPHCLK_RTC | RCC_PERIPHC
 917:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 918:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #elif defined(STM32L4R9xx) || defined(STM32L4S9xx)
 919:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 920:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCL
 921:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   | RCC_PERIPHCL
 922:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_LPTIM2 | RCC_PERIPHCL
 923:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_SDMMC1  | RCC_PERIPHCLK_RNG    | RCC_PERIPHCL
 924:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_DFSDM1AUDIO | RCC_PERIPHCLK_RTC | RCC_PERIPHC
 925:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 926:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* STM32L431xx */
 927:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 928:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1_SUPPORT)
 929:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/ccrFGxs0.s 			page 34


 930:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the PLLSAI1 Clock configuration -----------------------------------------------*/
 931:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 932:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI1.PLLSAI1Source = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC) >> RCC_PLLCFGR_
 950              		.loc 1 932 42
 951 000e 774B     		ldr	r3, .L70+4
 952 0010 DB68     		ldr	r3, [r3, #12]
 953              		.loc 1 932 85
 954 0012 03F00302 		and	r2, r3, #3
 955              		.loc 1 932 40
 956 0016 7B68     		ldr	r3, [r7, #4]
 957 0018 5A60     		str	r2, [r3, #4]
 933:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
 934:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI1.PLLSAI1M = (READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PL
 935:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
 936:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI1.PLLSAI1M = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_P
 958              		.loc 1 936 38
 959 001a 744B     		ldr	r3, .L70+4
 960 001c DB68     		ldr	r3, [r3, #12]
 961              		.loc 1 936 79
 962 001e 1B09     		lsrs	r3, r3, #4
 963 0020 03F00703 		and	r3, r3, #7
 964              		.loc 1 936 104
 965 0024 5A1C     		adds	r2, r3, #1
 966              		.loc 1 936 35
 967 0026 7B68     		ldr	r3, [r7, #4]
 968 0028 9A60     		str	r2, [r3, #8]
 937:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
 938:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI1.PLLSAI1N = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLL
 969              		.loc 1 938 37
 970 002a 704B     		ldr	r3, .L70+4
 971 002c 1B69     		ldr	r3, [r3, #16]
 972              		.loc 1 938 90
 973 002e 1B0A     		lsrs	r3, r3, #8
 974 0030 03F07F02 		and	r2, r3, #127
 975              		.loc 1 938 35
 976 0034 7B68     		ldr	r3, [r7, #4]
 977 0036 DA60     		str	r2, [r3, #12]
 939:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI1.PLLSAI1P = ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) >> RCC_P
 978              		.loc 1 939 39
 979 0038 6C4B     		ldr	r3, .L70+4
 980 003a 1B69     		ldr	r3, [r3, #16]
 981              		.loc 1 939 92
 982 003c 5B0C     		lsrs	r3, r3, #17
 983              		.loc 1 939 125
 984 003e 1B01     		lsls	r3, r3, #4
 985 0040 03F01003 		and	r3, r3, #16
 986              		.loc 1 939 132
 987 0044 DA1D     		adds	r2, r3, #7
 988              		.loc 1 939 35
 989 0046 7B68     		ldr	r3, [r7, #4]
 990 0048 1A61     		str	r2, [r3, #16]
 940:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI1.PLLSAI1Q = ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_P
 991              		.loc 1 940 39
 992 004a 684B     		ldr	r3, .L70+4
 993 004c 1B69     		ldr	r3, [r3, #16]
 994              		.loc 1 940 92
 995 004e 5B0D     		lsrs	r3, r3, #21
ARM GAS  /tmp/ccrFGxs0.s 			page 35


 996 0050 03F00303 		and	r3, r3, #3
 997              		.loc 1 940 131
 998 0054 0133     		adds	r3, r3, #1
 999 0056 5A00     		lsls	r2, r3, #1
 1000              		.loc 1 940 35
 1001 0058 7B68     		ldr	r3, [r7, #4]
 1002 005a 5A61     		str	r2, [r3, #20]
 941:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI1.PLLSAI1R = ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_P
 1003              		.loc 1 941 39
 1004 005c 634B     		ldr	r3, .L70+4
 1005 005e 1B69     		ldr	r3, [r3, #16]
 1006              		.loc 1 941 92
 1007 0060 5B0E     		lsrs	r3, r3, #25
 1008 0062 03F00303 		and	r3, r3, #3
 1009              		.loc 1 941 131
 1010 0066 0133     		adds	r3, r3, #1
 1011 0068 5A00     		lsls	r2, r3, #1
 1012              		.loc 1 941 35
 1013 006a 7B68     		ldr	r3, [r7, #4]
 1014 006c 9A61     		str	r2, [r3, #24]
 942:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 943:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1_SUPPORT */
 944:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 945:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2_SUPPORT)
 946:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 947:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the PLLSAI2 Clock configuration -----------------------------------------------*/
 948:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 949:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI2.PLLSAI2Source = PeriphClkInit->PLLSAI1.PLLSAI1Source;
 1015              		.loc 1 949 64
 1016 006e 7B68     		ldr	r3, [r7, #4]
 1017 0070 5A68     		ldr	r2, [r3, #4]
 1018              		.loc 1 949 40
 1019 0072 7B68     		ldr	r3, [r7, #4]
 1020 0074 1A62     		str	r2, [r3, #32]
 950:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
 951:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI2.PLLSAI2M = (READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PL
 952:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
 953:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI2.PLLSAI2M = PeriphClkInit->PLLSAI1.PLLSAI1M;
 1021              		.loc 1 953 59
 1022 0076 7B68     		ldr	r3, [r7, #4]
 1023 0078 9A68     		ldr	r2, [r3, #8]
 1024              		.loc 1 953 35
 1025 007a 7B68     		ldr	r3, [r7, #4]
 1026 007c 5A62     		str	r2, [r3, #36]
 954:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
 955:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI2.PLLSAI2N = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLL
 1027              		.loc 1 955 37
 1028 007e 5B4B     		ldr	r3, .L70+4
 1029 0080 5B69     		ldr	r3, [r3, #20]
 1030              		.loc 1 955 90
 1031 0082 1B0A     		lsrs	r3, r3, #8
 1032 0084 03F07F02 		and	r2, r3, #127
 1033              		.loc 1 955 35
 1034 0088 7B68     		ldr	r3, [r7, #4]
 1035 008a 9A62     		str	r2, [r3, #40]
 956:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI2.PLLSAI2P = ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) >> RCC_P
 1036              		.loc 1 956 39
ARM GAS  /tmp/ccrFGxs0.s 			page 36


 1037 008c 574B     		ldr	r3, .L70+4
 1038 008e 5B69     		ldr	r3, [r3, #20]
 1039              		.loc 1 956 92
 1040 0090 5B0C     		lsrs	r3, r3, #17
 1041              		.loc 1 956 125
 1042 0092 1B01     		lsls	r3, r3, #4
 1043 0094 03F01003 		and	r3, r3, #16
 1044              		.loc 1 956 132
 1045 0098 DA1D     		adds	r2, r3, #7
 1046              		.loc 1 956 35
 1047 009a 7B68     		ldr	r3, [r7, #4]
 1048 009c DA62     		str	r2, [r3, #44]
 957:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
 958:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI2.PLLSAI2Q = ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2Q) >> RCC_P
 959:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2Q_DIV_SUPPORT */
 960:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI2.PLLSAI2R = ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R)>> RCC_PL
 1049              		.loc 1 960 39
 1050 009e 534B     		ldr	r3, .L70+4
 1051 00a0 5B69     		ldr	r3, [r3, #20]
 1052              		.loc 1 960 91
 1053 00a2 5B0E     		lsrs	r3, r3, #25
 1054 00a4 03F00303 		and	r3, r3, #3
 1055              		.loc 1 960 130
 1056 00a8 0133     		adds	r3, r3, #1
 1057 00aa 5A00     		lsls	r2, r3, #1
 1058              		.loc 1 960 35
 1059 00ac 7B68     		ldr	r3, [r7, #4]
 1060 00ae 1A63     		str	r2, [r3, #48]
 961:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 962:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2_SUPPORT */
 963:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 964:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the USART1 clock source ---------------------------------------------*/
 965:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Usart1ClockSelection  = __HAL_RCC_GET_USART1_SOURCE();
 1061              		.loc 1 965 42
 1062 00b0 4E4B     		ldr	r3, .L70+4
 1063 00b2 D3F88830 		ldr	r3, [r3, #136]
 1064 00b6 03F00302 		and	r2, r3, #3
 1065              		.loc 1 965 40
 1066 00ba 7B68     		ldr	r3, [r7, #4]
 1067 00bc 9A63     		str	r2, [r3, #56]
 966:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the USART2 clock source ---------------------------------------------*/
 967:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Usart2ClockSelection  = __HAL_RCC_GET_USART2_SOURCE();
 1068              		.loc 1 967 42
 1069 00be 4B4B     		ldr	r3, .L70+4
 1070 00c0 D3F88830 		ldr	r3, [r3, #136]
 1071 00c4 03F00C02 		and	r2, r3, #12
 1072              		.loc 1 967 40
 1073 00c8 7B68     		ldr	r3, [r7, #4]
 1074 00ca DA63     		str	r2, [r3, #60]
 968:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 969:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(USART3)
 970:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the USART3 clock source ---------------------------------------------*/
 971:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Usart3ClockSelection  = __HAL_RCC_GET_USART3_SOURCE();
 1075              		.loc 1 971 42
 1076 00cc 474B     		ldr	r3, .L70+4
 1077 00ce D3F88830 		ldr	r3, [r3, #136]
 1078 00d2 03F03002 		and	r2, r3, #48
ARM GAS  /tmp/ccrFGxs0.s 			page 37


 1079              		.loc 1 971 40
 1080 00d6 7B68     		ldr	r3, [r7, #4]
 1081 00d8 1A64     		str	r2, [r3, #64]
 972:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* USART3 */
 973:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 974:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(UART4)
 975:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the UART4 clock source ----------------------------------------------*/
 976:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Uart4ClockSelection   = __HAL_RCC_GET_UART4_SOURCE();
 1082              		.loc 1 976 42
 1083 00da 444B     		ldr	r3, .L70+4
 1084 00dc D3F88830 		ldr	r3, [r3, #136]
 1085 00e0 03F0C002 		and	r2, r3, #192
 1086              		.loc 1 976 40
 1087 00e4 7B68     		ldr	r3, [r7, #4]
 1088 00e6 5A64     		str	r2, [r3, #68]
 977:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* UART4 */
 978:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 979:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(UART5)
 980:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the UART5 clock source ----------------------------------------------*/
 981:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Uart5ClockSelection   = __HAL_RCC_GET_UART5_SOURCE();
 1089              		.loc 1 981 42
 1090 00e8 404B     		ldr	r3, .L70+4
 1091 00ea D3F88830 		ldr	r3, [r3, #136]
 1092 00ee 03F44072 		and	r2, r3, #768
 1093              		.loc 1 981 40
 1094 00f2 7B68     		ldr	r3, [r7, #4]
 1095 00f4 9A64     		str	r2, [r3, #72]
 982:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* UART5 */
 983:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 984:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the LPUART1 clock source --------------------------------------------*/
 985:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Lpuart1ClockSelection = __HAL_RCC_GET_LPUART1_SOURCE();
 1096              		.loc 1 985 42
 1097 00f6 3D4B     		ldr	r3, .L70+4
 1098 00f8 D3F88830 		ldr	r3, [r3, #136]
 1099 00fc 03F44062 		and	r2, r3, #3072
 1100              		.loc 1 985 40
 1101 0100 7B68     		ldr	r3, [r7, #4]
 1102 0102 DA64     		str	r2, [r3, #76]
 986:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 987:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the I2C1 clock source -----------------------------------------------*/
 988:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->I2c1ClockSelection    = __HAL_RCC_GET_I2C1_SOURCE();
 1103              		.loc 1 988 42
 1104 0104 394B     		ldr	r3, .L70+4
 1105 0106 D3F88830 		ldr	r3, [r3, #136]
 1106 010a 03F44052 		and	r2, r3, #12288
 1107              		.loc 1 988 40
 1108 010e 7B68     		ldr	r3, [r7, #4]
 1109 0110 1A65     		str	r2, [r3, #80]
 989:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 990:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(I2C2)
 991:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****    /* Get the I2C2 clock source ----------------------------------------------*/
 992:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->I2c2ClockSelection    = __HAL_RCC_GET_I2C2_SOURCE();
 1110              		.loc 1 992 42
 1111 0112 364B     		ldr	r3, .L70+4
 1112 0114 D3F88830 		ldr	r3, [r3, #136]
 1113 0118 03F44042 		and	r2, r3, #49152
 1114              		.loc 1 992 40
ARM GAS  /tmp/ccrFGxs0.s 			page 38


 1115 011c 7B68     		ldr	r3, [r7, #4]
 1116 011e 5A65     		str	r2, [r3, #84]
 993:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* I2C2 */
 994:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 995:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the I2C3 clock source -----------------------------------------------*/
 996:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->I2c3ClockSelection    = __HAL_RCC_GET_I2C3_SOURCE();
 1117              		.loc 1 996 42
 1118 0120 324B     		ldr	r3, .L70+4
 1119 0122 D3F88830 		ldr	r3, [r3, #136]
 1120 0126 03F44032 		and	r2, r3, #196608
 1121              		.loc 1 996 40
 1122 012a 7B68     		ldr	r3, [r7, #4]
 1123 012c 9A65     		str	r2, [r3, #88]
 997:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 998:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(I2C4)
 999:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the I2C4 clock source -----------------------------------------------*/
1000:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->I2c4ClockSelection    = __HAL_RCC_GET_I2C4_SOURCE();
 1124              		.loc 1 1000 42
 1125 012e 2F4B     		ldr	r3, .L70+4
 1126 0130 D3F89C30 		ldr	r3, [r3, #156]
 1127 0134 03F00302 		and	r2, r3, #3
 1128              		.loc 1 1000 40
 1129 0138 7B68     		ldr	r3, [r7, #4]
 1130 013a DA65     		str	r2, [r3, #92]
1001:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* I2C4 */
1002:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1003:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the LPTIM1 clock source ---------------------------------------------*/
1004:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Lptim1ClockSelection  = __HAL_RCC_GET_LPTIM1_SOURCE();
 1131              		.loc 1 1004 42
 1132 013c 2B4B     		ldr	r3, .L70+4
 1133 013e D3F88830 		ldr	r3, [r3, #136]
 1134 0142 03F44022 		and	r2, r3, #786432
 1135              		.loc 1 1004 40
 1136 0146 7B68     		ldr	r3, [r7, #4]
 1137 0148 1A66     		str	r2, [r3, #96]
1005:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1006:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the LPTIM2 clock source ---------------------------------------------*/
1007:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Lptim2ClockSelection  = __HAL_RCC_GET_LPTIM2_SOURCE();
 1138              		.loc 1 1007 42
 1139 014a 284B     		ldr	r3, .L70+4
 1140 014c D3F88830 		ldr	r3, [r3, #136]
 1141 0150 03F44012 		and	r2, r3, #3145728
 1142              		.loc 1 1007 40
 1143 0154 7B68     		ldr	r3, [r7, #4]
 1144 0156 5A66     		str	r2, [r3, #100]
1008:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1009:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SAI1)
1010:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the SAI1 clock source -----------------------------------------------*/
1011:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Sai1ClockSelection    = __HAL_RCC_GET_SAI1_SOURCE();
 1145              		.loc 1 1011 42
 1146 0158 244B     		ldr	r3, .L70+4
 1147 015a D3F88830 		ldr	r3, [r3, #136]
 1148 015e 03F44002 		and	r2, r3, #12582912
 1149              		.loc 1 1011 40
 1150 0162 7B68     		ldr	r3, [r7, #4]
 1151 0164 9A66     		str	r2, [r3, #104]
1012:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SAI1 */
ARM GAS  /tmp/ccrFGxs0.s 			page 39


1013:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1014:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SAI2)
1015:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the SAI2 clock source -----------------------------------------------*/
1016:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Sai2ClockSelection    = __HAL_RCC_GET_SAI2_SOURCE();
 1152              		.loc 1 1016 42
 1153 0166 214B     		ldr	r3, .L70+4
 1154 0168 D3F88830 		ldr	r3, [r3, #136]
 1155 016c 03F04072 		and	r2, r3, #50331648
 1156              		.loc 1 1016 40
 1157 0170 7B68     		ldr	r3, [r7, #4]
 1158 0172 DA66     		str	r2, [r3, #108]
1017:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SAI2 */
1018:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1019:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the RTC clock source ------------------------------------------------*/
1020:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->RTCClockSelection     = __HAL_RCC_GET_RTC_SOURCE();
 1159              		.loc 1 1020 42
 1160 0174 1D4B     		ldr	r3, .L70+4
 1161 0176 D3F89030 		ldr	r3, [r3, #144]
 1162 017a 03F44072 		and	r2, r3, #768
 1163              		.loc 1 1020 40
 1164 017e 7B68     		ldr	r3, [r7, #4]
 1165 0180 C3F88820 		str	r2, [r3, #136]
1021:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1022:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(USB_OTG_FS) || defined(USB)
1023:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the USB clock source ------------------------------------------------*/
1024:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->UsbClockSelection   = __HAL_RCC_GET_USB_SOURCE();
 1166              		.loc 1 1024 40
 1167 0184 194B     		ldr	r3, .L70+4
 1168 0186 D3F88830 		ldr	r3, [r3, #136]
 1169 018a 03F04062 		and	r2, r3, #201326592
 1170              		.loc 1 1024 38
 1171 018e 7B68     		ldr	r3, [r7, #4]
 1172 0190 1A67     		str	r2, [r3, #112]
1025:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* USB_OTG_FS || USB */
1026:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1027:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SDMMC1)
1028:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the SDMMC1 clock source ---------------------------------------------*/
1029:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Sdmmc1ClockSelection   = __HAL_RCC_GET_SDMMC1_SOURCE();
 1173              		.loc 1 1029 43
 1174 0192 164B     		ldr	r3, .L70+4
 1175 0194 D3F88830 		ldr	r3, [r3, #136]
 1176 0198 03F04062 		and	r2, r3, #201326592
 1177              		.loc 1 1029 41
 1178 019c 7B68     		ldr	r3, [r7, #4]
 1179 019e 5A67     		str	r2, [r3, #116]
1030:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SDMMC1 */
1031:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1032:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the RNG clock source ------------------------------------------------*/
1033:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->RngClockSelection   = __HAL_RCC_GET_RNG_SOURCE();
 1180              		.loc 1 1033 40
 1181 01a0 124B     		ldr	r3, .L70+4
 1182 01a2 D3F88830 		ldr	r3, [r3, #136]
 1183 01a6 03F04062 		and	r2, r3, #201326592
 1184              		.loc 1 1033 38
 1185 01aa 7B68     		ldr	r3, [r7, #4]
 1186 01ac 9A67     		str	r2, [r3, #120]
1034:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/ccrFGxs0.s 			page 40


1035:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if !defined(STM32L412xx) && !defined(STM32L422xx)
1036:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the ADC clock source ------------------------------------------------*/
1037:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->AdcClockSelection     = __HAL_RCC_GET_ADC_SOURCE();
 1187              		.loc 1 1037 42
 1188 01ae 0F4B     		ldr	r3, .L70+4
 1189 01b0 D3F88830 		ldr	r3, [r3, #136]
 1190 01b4 03F04052 		and	r2, r3, #805306368
 1191              		.loc 1 1037 40
 1192 01b8 7B68     		ldr	r3, [r7, #4]
 1193 01ba DA67     		str	r2, [r3, #124]
1038:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* !STM32L412xx && !STM32L422xx */
1039:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1040:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SWPMI1)
1041:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the SWPMI1 clock source ---------------------------------------------*/
1042:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Swpmi1ClockSelection  = __HAL_RCC_GET_SWPMI1_SOURCE();
 1194              		.loc 1 1042 42
 1195 01bc 0B4B     		ldr	r3, .L70+4
 1196 01be D3F88830 		ldr	r3, [r3, #136]
 1197 01c2 03F08042 		and	r2, r3, #1073741824
 1198              		.loc 1 1042 40
 1199 01c6 7B68     		ldr	r3, [r7, #4]
 1200 01c8 C3F88020 		str	r2, [r3, #128]
1043:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SWPMI1 */
1044:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1045:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(DFSDM1_Filter0)
1046:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the DFSDM1 clock source ---------------------------------------------*/
1047:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Dfsdm1ClockSelection  = __HAL_RCC_GET_DFSDM1_SOURCE();
 1201              		.loc 1 1047 42
 1202 01cc 074B     		ldr	r3, .L70+4
 1203 01ce D3F88830 		ldr	r3, [r3, #136]
 1204 01d2 03F00042 		and	r2, r3, #-2147483648
 1205              		.loc 1 1047 40
 1206 01d6 7B68     		ldr	r3, [r7, #4]
 1207 01d8 C3F88420 		str	r2, [r3, #132]
1048:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1049:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) ||
1050:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the DFSDM1 audio clock source ---------------------------------------*/
1051:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Dfsdm1AudioClockSelection  = __HAL_RCC_GET_DFSDM1AUDIO_SOURCE();
1052:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
1053:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* DFSDM1_Filter0 */
1054:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1055:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(LTDC)
1056:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the LTDC clock source -----------------------------------------------*/
1057:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->LtdcClockSelection = __HAL_RCC_GET_LTDC_SOURCE();
1058:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* LTDC */
1059:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1060:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(DSI)
1061:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the DSI clock source ------------------------------------------------*/
1062:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->DsiClockSelection = __HAL_RCC_GET_DSI_SOURCE();
1063:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* DSI */
1064:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1065:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(OCTOSPI1) || defined(OCTOSPI2)
1066:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the OctoSPIclock source --------------------------------------------*/
1067:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->OspiClockSelection = __HAL_RCC_GET_OSPI_SOURCE();
1068:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* OCTOSPI1 || OCTOSPI2 */
1069:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 1208              		.loc 1 1069 1
ARM GAS  /tmp/ccrFGxs0.s 			page 41


 1209 01dc 00BF     		nop
 1210 01de 0C37     		adds	r7, r7, #12
 1211              	.LCFI8:
 1212              		.cfi_def_cfa_offset 4
 1213 01e0 BD46     		mov	sp, r7
 1214              	.LCFI9:
 1215              		.cfi_def_cfa_register 13
 1216              		@ sp needed
 1217 01e2 5DF8047B 		ldr	r7, [sp], #4
 1218              	.LCFI10:
 1219              		.cfi_restore 7
 1220              		.cfi_def_cfa_offset 0
 1221 01e6 7047     		bx	lr
 1222              	.L71:
 1223              		.align	2
 1224              	.L70:
 1225 01e8 FFFF1F00 		.word	2097151
 1226 01ec 00100240 		.word	1073876992
 1227              		.cfi_endproc
 1228              	.LFE131:
 1230              		.section	.text.HAL_RCCEx_GetPeriphCLKFreq,"ax",%progbits
 1231              		.align	1
 1232              		.global	HAL_RCCEx_GetPeriphCLKFreq
 1233              		.syntax unified
 1234              		.thumb
 1235              		.thumb_func
 1236              		.fpu fpv4-sp-d16
 1238              	HAL_RCCEx_GetPeriphCLKFreq:
 1239              	.LFB132:
1070:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1071:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
1072:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Return the peripheral clock frequency for peripherals with clock source from PLLSAIs
1073:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   Return 0 if peripheral clock identifier not managed by this API
1074:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  PeriphClk  Peripheral clock identifier
1075:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
1076:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_RTC  RTC peripheral clock
1077:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_ADC  ADC peripheral clock
1078:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L462xx
1079:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_DFSDM1  DFSDM1 peripheral clock (only for devices with DFSDM
1080:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1081:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L486xx
1082:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_DFSDM1  DFSDM1 peripheral clock (only for devices with DFSDM
1083:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1084:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4A6xx
1085:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_DFSDM1  DFSDM1 peripheral clock (only for devices with DFSDM
1086:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1087:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C1  I2C1 peripheral clock
1088:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C2  I2C2 peripheral clock
1089:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C3  I2C3 peripheral clock
1090:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L462xx
1091:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C4  I2C4 peripheral clock (only for devices with I2C4)
1092:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1093:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4A6xx
1094:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C4  I2C4 peripheral clock (only for devices with I2C4)
1095:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1096:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4S9xx
1097:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C4  I2C4 peripheral clock (only for devices with I2C4)
ARM GAS  /tmp/ccrFGxs0.s 			page 42


1098:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1099:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPTIM1  LPTIM1 peripheral clock
1100:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPTIM2  LPTIM2 peripheral clock
1101:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPUART1  LPUART1 peripheral clock
1102:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_RNG  RNG peripheral clock
1103:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SAI1  SAI1 peripheral clock (only for devices with SAI1)
1104:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L486xx
1105:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SAI2  SAI2 peripheral clock (only for devices with SAI2)
1106:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1107:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4A6xx
1108:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SAI2  SAI2 peripheral clock (only for devices with SAI2)
1109:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1110:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4S9xx
1111:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SAI2  SAI2 peripheral clock (only for devices with SAI2)
1112:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1113:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SDMMC1  SDMMC1 peripheral clock
1114:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L443xx
1115:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SWPMI1  SWPMI1 peripheral clock (only for devices with SWPMI
1116:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1117:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L486xx
1118:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SWPMI1  SWPMI1 peripheral clock (only for devices with SWPMI
1119:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1120:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4A6xx
1121:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SWPMI1  SWPMI1 peripheral clock (only for devices with SWPMI
1122:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1123:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART1  USART1 peripheral clock
1124:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART2  USART1 peripheral clock
1125:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART3  USART1 peripheral clock
1126:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L462xx
1127:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART4  UART4 peripheral clock (only for devices with UART4)
1128:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock (only for devices with USB)
1129:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1130:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L486xx
1131:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART4  UART4 peripheral clock (only for devices with UART4)
1132:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART5  UART5 peripheral clock (only for devices with UART5)
1133:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock (only for devices with USB)
1134:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1135:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4A6xx
1136:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART4  UART4 peripheral clock (only for devices with UART4)
1137:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART5  UART5 peripheral clock (only for devices with UART5)
1138:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock (only for devices with USB)
1139:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1140:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4S9xx
1141:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART4  USART1 peripheral clock (only for devices with UART4)
1142:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART5  USART1 peripheral clock (only for devices with UART5)
1143:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock (only for devices with USB)
1144:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_DFSDM1  DFSDM1 peripheral kernel clock (only for devices wit
1145:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_DFSDM1AUDIO  DFSDM1 peripheral audio clock (only for devices
1146:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LTDC  LTDC peripheral clock (only for devices with LTDC)
1147:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_DSI  DSI peripheral clock (only for devices with DSI)
1148:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSP
1149:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1150:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval Frequency in Hz
1151:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
1152:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
1153:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 1240              		.loc 1 1153 1
ARM GAS  /tmp/ccrFGxs0.s 			page 43


 1241              		.cfi_startproc
 1242              		@ args = 0, pretend = 0, frame = 32
 1243              		@ frame_needed = 1, uses_anonymous_args = 0
 1244 0000 80B5     		push	{r7, lr}
 1245              	.LCFI11:
 1246              		.cfi_def_cfa_offset 8
 1247              		.cfi_offset 7, -8
 1248              		.cfi_offset 14, -4
 1249 0002 88B0     		sub	sp, sp, #32
 1250              	.LCFI12:
 1251              		.cfi_def_cfa_offset 40
 1252 0004 00AF     		add	r7, sp, #0
 1253              	.LCFI13:
 1254              		.cfi_def_cfa_register 7
 1255 0006 7860     		str	r0, [r7, #4]
1154:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t frequency = 0U;
 1256              		.loc 1 1154 12
 1257 0008 0023     		movs	r3, #0
 1258 000a FB61     		str	r3, [r7, #28]
1155:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk, pll_oscsource, pllvco, plln;    /* no init needed */
1156:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SDMMC1) && defined(RCC_CCIPR2_SDMMCSEL)
1157:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t pllp;  /* no init needed */
1158:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
1159:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1160:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check the parameters */
1161:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
1162:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1163:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(PeriphClk == RCC_PERIPHCLK_RTC)
 1259              		.loc 1 1163 5
 1260 000c 7B68     		ldr	r3, [r7, #4]
 1261 000e B3F5003F 		cmp	r3, #131072
 1262 0012 38D1     		bne	.L73
1164:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
1165:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Get the current RTC source */
1166:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     srcclk = __HAL_RCC_GET_RTC_SOURCE();
 1263              		.loc 1 1166 14
 1264 0014 A44B     		ldr	r3, .L281
 1265 0016 D3F89030 		ldr	r3, [r3, #144]
 1266              		.loc 1 1166 12
 1267 001a 03F44073 		and	r3, r3, #768
 1268 001e 7B61     		str	r3, [r7, #20]
1167:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1168:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     switch(srcclk)
 1269              		.loc 1 1168 5
 1270 0020 7B69     		ldr	r3, [r7, #20]
 1271 0022 B3F5007F 		cmp	r3, #512
 1272 0026 15D0     		beq	.L74
 1273 0028 7B69     		ldr	r3, [r7, #20]
 1274 002a B3F5407F 		cmp	r3, #768
 1275 002e 1ED0     		beq	.L75
 1276 0030 7B69     		ldr	r3, [r7, #20]
 1277 0032 B3F5807F 		cmp	r3, #256
 1278 0036 40F0D984 		bne	.L242
1169:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
1170:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_RTCCLKSOURCE_LSE:
1171:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Check if LSE is ready */
1172:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
ARM GAS  /tmp/ccrFGxs0.s 			page 44


 1279              		.loc 1 1172 10
 1280 003a 9B4B     		ldr	r3, .L281
 1281 003c D3F89030 		ldr	r3, [r3, #144]
 1282 0040 03F00203 		and	r3, r3, #2
 1283              		.loc 1 1172 9
 1284 0044 022B     		cmp	r3, #2
 1285 0046 40F0D384 		bne	.L243
1173:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1174:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = LSE_VALUE;
 1286              		.loc 1 1174 19
 1287 004a 4FF40043 		mov	r3, #32768
 1288 004e FB61     		str	r3, [r7, #28]
1175:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1176:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 1289              		.loc 1 1176 7
 1290 0050 00F0CEBC 		b	.L243
 1291              	.L74:
1177:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_RTCCLKSOURCE_LSI:
1178:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Check if LSI is ready */
1179:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 1292              		.loc 1 1179 10
 1293 0054 944B     		ldr	r3, .L281
 1294 0056 D3F89430 		ldr	r3, [r3, #148]
 1295 005a 03F00203 		and	r3, r3, #2
 1296              		.loc 1 1179 9
 1297 005e 022B     		cmp	r3, #2
 1298 0060 40F0C884 		bne	.L244
1180:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1181:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_CSR_LSIPREDIV)
1182:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIPREDIV))
1183:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1184:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = LSI_VALUE/128U;
1185:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1186:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         else
1187:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_CSR_LSIPREDIV */
1188:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1189:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = LSI_VALUE;
 1299              		.loc 1 1189 21
 1300 0064 4FF4FA43 		mov	r3, #32000
 1301 0068 FB61     		str	r3, [r7, #28]
1190:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1191:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1192:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 1302              		.loc 1 1192 7
 1303 006a 00F0C3BC 		b	.L244
 1304              	.L75:
1193:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_RTCCLKSOURCE_HSE_DIV32:
1194:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Check if HSE is ready */
1195:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 1305              		.loc 1 1195 10
 1306 006e 8E4B     		ldr	r3, .L281
 1307 0070 1B68     		ldr	r3, [r3]
 1308 0072 03F40033 		and	r3, r3, #131072
 1309              		.loc 1 1195 9
 1310 0076 B3F5003F 		cmp	r3, #131072
 1311 007a 40F0BD84 		bne	.L245
1196:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
ARM GAS  /tmp/ccrFGxs0.s 			page 45


1197:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HSE_VALUE / 32U;
 1312              		.loc 1 1197 19
 1313 007e 8B4B     		ldr	r3, .L281+4
 1314 0080 FB61     		str	r3, [r7, #28]
1198:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1199:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 1315              		.loc 1 1199 7
 1316 0082 00F0B9BC 		b	.L245
 1317              	.L73:
1200:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     default:
1201:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* No clock source, frequency default init at 0 */
1202:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
1203:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
1204:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
1205:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   else
1206:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
1207:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Other external peripheral clock source than RTC */
1208:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 1318              		.loc 1 1208 21
 1319 0086 884B     		ldr	r3, .L281
 1320 0088 DB68     		ldr	r3, [r3, #12]
 1321              		.loc 1 1208 19
 1322 008a 03F00303 		and	r3, r3, #3
 1323 008e 3B61     		str	r3, [r7, #16]
1209:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1210:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Compute PLL clock input */
1211:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     switch(pll_oscsource)
 1324              		.loc 1 1211 5
 1325 0090 3B69     		ldr	r3, [r7, #16]
 1326 0092 022B     		cmp	r3, #2
 1327 0094 25D0     		beq	.L82
 1328 0096 3B69     		ldr	r3, [r7, #16]
 1329 0098 032B     		cmp	r3, #3
 1330 009a 2FD0     		beq	.L83
 1331 009c 3B69     		ldr	r3, [r7, #16]
 1332 009e 012B     		cmp	r3, #1
 1333 00a0 39D1     		bne	.L84
1212:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
1213:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_MSI:   /* MSI ? */
1214:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 1334              		.loc 1 1214 10
 1335 00a2 814B     		ldr	r3, .L281
 1336 00a4 1B68     		ldr	r3, [r3]
 1337 00a6 03F00203 		and	r3, r3, #2
 1338              		.loc 1 1214 9
 1339 00aa 022B     		cmp	r3, #2
 1340 00ac 16D1     		bne	.L85
1215:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1216:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /*MSI frequency range in HZ*/
1217:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 1341              		.loc 1 1217 33
 1342 00ae 7E4B     		ldr	r3, .L281
 1343 00b0 1B68     		ldr	r3, [r3]
 1344 00b2 03F00803 		and	r3, r3, #8
 1345              		.loc 1 1217 59
 1346 00b6 002B     		cmp	r3, #0
 1347 00b8 05D0     		beq	.L86
ARM GAS  /tmp/ccrFGxs0.s 			page 46


 1348              		.loc 1 1217 33 discriminator 1
 1349 00ba 7B4B     		ldr	r3, .L281
 1350 00bc 1B68     		ldr	r3, [r3]
 1351              		.loc 1 1217 59 discriminator 1
 1352 00be 1B09     		lsrs	r3, r3, #4
 1353 00c0 03F00F03 		and	r3, r3, #15
 1354 00c4 05E0     		b	.L87
 1355              	.L86:
 1356              		.loc 1 1217 33 discriminator 2
 1357 00c6 784B     		ldr	r3, .L281
 1358 00c8 D3F89430 		ldr	r3, [r3, #148]
 1359              		.loc 1 1217 59 discriminator 2
 1360 00cc 1B0A     		lsrs	r3, r3, #8
 1361 00ce 03F00F03 		and	r3, r3, #15
 1362              	.L87:
 1363              		.loc 1 1217 16 discriminator 4
 1364 00d2 774A     		ldr	r2, .L281+8
 1365 00d4 52F82330 		ldr	r3, [r2, r3, lsl #2]
 1366 00d8 BB61     		str	r3, [r7, #24]
1218:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1219:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else
1220:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1221:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllvco = 0U;
1222:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1223:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 1367              		.loc 1 1223 7 discriminator 4
 1368 00da 1FE0     		b	.L89
 1369              	.L85:
1221:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1370              		.loc 1 1221 16
 1371 00dc 0023     		movs	r3, #0
 1372 00de BB61     		str	r3, [r7, #24]
 1373              		.loc 1 1223 7
 1374 00e0 1CE0     		b	.L89
 1375              	.L82:
1224:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSI:   /* HSI ? */
1225:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 1376              		.loc 1 1225 10
 1377 00e2 714B     		ldr	r3, .L281
 1378 00e4 1B68     		ldr	r3, [r3]
 1379 00e6 03F48063 		and	r3, r3, #1024
 1380              		.loc 1 1225 9
 1381 00ea B3F5806F 		cmp	r3, #1024
 1382 00ee 02D1     		bne	.L90
1226:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1227:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllvco = HSI_VALUE;
 1383              		.loc 1 1227 16
 1384 00f0 704B     		ldr	r3, .L281+12
 1385 00f2 BB61     		str	r3, [r7, #24]
1228:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1229:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else
1230:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1231:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllvco = 0U;
1232:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1233:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 1386              		.loc 1 1233 7
 1387 00f4 12E0     		b	.L89
ARM GAS  /tmp/ccrFGxs0.s 			page 47


 1388              	.L90:
1231:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1389              		.loc 1 1231 16
 1390 00f6 0023     		movs	r3, #0
 1391 00f8 BB61     		str	r3, [r7, #24]
 1392              		.loc 1 1233 7
 1393 00fa 0FE0     		b	.L89
 1394              	.L83:
1234:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSE:   /* HSE ? */
1235:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 1395              		.loc 1 1235 10
 1396 00fc 6A4B     		ldr	r3, .L281
 1397 00fe 1B68     		ldr	r3, [r3]
 1398 0100 03F40033 		and	r3, r3, #131072
 1399              		.loc 1 1235 9
 1400 0104 B3F5003F 		cmp	r3, #131072
 1401 0108 02D1     		bne	.L92
1236:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1237:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllvco = HSE_VALUE;
 1402              		.loc 1 1237 16
 1403 010a 6B4B     		ldr	r3, .L281+16
 1404 010c BB61     		str	r3, [r7, #24]
1238:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1239:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else
1240:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1241:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllvco = 0U;
1242:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1243:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 1405              		.loc 1 1243 7
 1406 010e 05E0     		b	.L89
 1407              	.L92:
1241:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1408              		.loc 1 1241 16
 1409 0110 0023     		movs	r3, #0
 1410 0112 BB61     		str	r3, [r7, #24]
 1411              		.loc 1 1243 7
 1412 0114 02E0     		b	.L89
 1413              	.L84:
1244:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     default:
1245:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* No source */
1246:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       pllvco = 0U;
 1414              		.loc 1 1246 14
 1415 0116 0023     		movs	r3, #0
 1416 0118 BB61     		str	r3, [r7, #24]
1247:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 1417              		.loc 1 1247 7
 1418 011a 00BF     		nop
 1419              	.L89:
1248:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
1249:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1250:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     switch(PeriphClk)
 1420              		.loc 1 1250 5
 1421 011c 7B68     		ldr	r3, [r7, #4]
 1422 011e B3F5007F 		cmp	r3, #512
 1423 0122 00F0BC83 		beq	.L94
 1424 0126 7B68     		ldr	r3, [r7, #4]
 1425 0128 B3F5007F 		cmp	r3, #512
ARM GAS  /tmp/ccrFGxs0.s 			page 48


 1426 012c 35D8     		bhi	.L95
 1427 012e 7B68     		ldr	r3, [r7, #4]
 1428 0130 102B     		cmp	r3, #16
 1429 0132 00F02982 		beq	.L96
 1430 0136 7B68     		ldr	r3, [r7, #4]
 1431 0138 102B     		cmp	r3, #16
 1432 013a 16D8     		bhi	.L97
 1433 013c 7B68     		ldr	r3, [r7, #4]
 1434 013e 022B     		cmp	r3, #2
 1435 0140 00F06181 		beq	.L98
 1436 0144 7B68     		ldr	r3, [r7, #4]
 1437 0146 022B     		cmp	r3, #2
 1438 0148 05D8     		bhi	.L99
 1439 014a 7B68     		ldr	r3, [r7, #4]
 1440 014c 012B     		cmp	r3, #1
 1441 014e 00F02381 		beq	.L100
1251:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
1252:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SAI1)
1253:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1254:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_SAI1:
1255:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
1256:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
1257:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1258:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
1259:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1260:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SAI2)
1261:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1262:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_SAI2:
1263:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
1264:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
1265:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1266:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
1267:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1268:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(USB_OTG_FS) || defined(USB)
1269:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1270:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_USB:
1271:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1272:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* USB_OTG_FS || USB */
1273:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1274:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_RNG:
1275:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1276:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SDMMC1) && !defined(RCC_CCIPR2_SDMMCSEL)
1277:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1278:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_SDMMC1:
1279:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1280:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SDMMC1 && !RCC_CCIPR2_SDMMCSEL */
1281:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1282:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
1283:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1284:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1285:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1286:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_CCIPR_CLK48SEL:   /* MSI ? */
1287:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
1288:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1289:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /*MSI frequency range in HZ*/
1290:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
1291:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
ARM GAS  /tmp/ccrFGxs0.s 			page 49


1292:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1293:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_CCIPR_CLK48SEL_1:  /* PLL ? */
1294:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
1295:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1296:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
1297:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
1298:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL Source) * PLLN / PLLM */
1299:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
1300:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR
1301:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL48M1CLK) = f(VCO input) / PLLQ */
1302:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ
1303:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
1304:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1305:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1306:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1_SUPPORT)
1307:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_CCIPR_CLK48SEL_0:  /* PLLSAI1 ? */
1308:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
1309:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1310:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
1311:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
1312:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI
1313:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
1314:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
1315:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLLSAI1 Source) * PLLSAI1N / PLLSAI1M */
1316:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >>
1317:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
1318:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL Source) * PLLSAI1N / PLLM */
1319:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR
1320:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
1321:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL48M2CLK) = f(VCOSAI1 input) / PLLSAI1Q */
1322:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_
1323:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
1324:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1325:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1326:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1_SUPPORT */
1327:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_HSI48_SUPPORT)
1328:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case 0U:
1329:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
1330:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1331:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI48_VALUE;
1332:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1333:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1334:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_HSI48_SUPPORT */
1335:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1336:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1337:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1338:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         } /* switch(srcclk) */
1339:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1340:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1341:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1342:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SDMMC1) && defined(RCC_CCIPR2_SDMMCSEL)
1343:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1344:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_SDMMC1:
1345:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1346:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_SET(RCC->CCIPR2, RCC_CCIPR2_SDMMCSEL))  /* PLL "P" ? */
1347:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1348:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
ARM GAS  /tmp/ccrFGxs0.s 			page 50


1349:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1350:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN))
1351:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1352:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /* f(PLL Source) * PLLN / PLLM */
1353:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
1354:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_P
1355:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /* f(PLLSAI3CLK) = f(VCO input) / PLLP */
1356:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
1357:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             if(pllp == 0U)
1358:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
1359:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
1360:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               {
1361:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                 pllp = 17U;
1362:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               }
1363:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               else
1364:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               {
1365:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                 pllp = 7U;
1366:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               }
1367:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
1368:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = (pllvco / pllp);
1369:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1370:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1371:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1372:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else  /* 48MHz from PLL "Q" or MSI or PLLSAI1Q or HSI48 */
1373:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1374:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
1375:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1376:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1377:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1378:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_CCIPR_CLK48SEL:   /* MSI ? */
1379:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
1380:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1381:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /*MSI frequency range in HZ*/
1382:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
1383:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1384:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1385:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_CCIPR_CLK48SEL_1:  /* PLL "Q" ? */
1386:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
1387:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1388:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
1389:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
1390:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL Source) * PLLN / PLLM */
1391:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
1392:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR
1393:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL48M1CLK) = f(VCO input) / PLLQ */
1394:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ
1395:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
1396:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1397:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1398:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_CCIPR_CLK48SEL_0:  /* PLLSAI1 ? */
1399:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
1400:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1401:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
1402:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
1403:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLLSAI1 Source) * PLLSAI1N / PLLSAI1M */
1404:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI
1405:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >>
ARM GAS  /tmp/ccrFGxs0.s 			page 51


1406:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL48M2CLK) = f(VCOSAI1 input) / PLLSAI1Q */
1407:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_
1408:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
1409:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1410:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1411:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case 0U:
1412:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
1413:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1414:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI48_VALUE;
1415:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1416:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1417:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1418:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1419:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1420:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         } /* switch(srcclk) */
1421:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1422:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
1423:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1424:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SDMMC1 && RCC_CCIPR2_SDMMCSEL */
1425:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1426:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_USART1:
1427:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1428:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current USART1 source */
1429:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_USART1_SOURCE();
1430:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1431:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1432:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1433:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART1CLKSOURCE_PCLK2:
1434:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK2Freq();
1435:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1436:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART1CLKSOURCE_SYSCLK:
1437:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
1438:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1439:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART1CLKSOURCE_HSI:
1440:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
1441:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1442:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1443:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1444:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1445:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART1CLKSOURCE_LSE:
1446:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
1447:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1448:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = LSE_VALUE;
1449:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1450:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1451:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1452:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1453:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1454:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1455:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1456:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1457:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1458:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1459:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_USART2:
1460:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1461:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current USART2 source */
1462:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_USART2_SOURCE();
ARM GAS  /tmp/ccrFGxs0.s 			page 52


1463:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1464:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1465:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1466:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART2CLKSOURCE_PCLK1:
1467:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
1468:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1469:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART2CLKSOURCE_SYSCLK:
1470:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
1471:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1472:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART2CLKSOURCE_HSI:
1473:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
1474:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1475:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1476:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1477:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1478:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART2CLKSOURCE_LSE:
1479:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
1480:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1481:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = LSE_VALUE;
1482:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1483:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1484:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1485:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1486:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1487:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1488:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1489:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1490:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1491:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1492:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(USART3)
1493:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1494:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_USART3:
1495:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1496:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current USART3 source */
1497:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_USART3_SOURCE();
1498:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1499:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1500:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1501:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART3CLKSOURCE_PCLK1:
1502:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
1503:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1504:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART3CLKSOURCE_SYSCLK:
1505:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
1506:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1507:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART3CLKSOURCE_HSI:
1508:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
1509:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1510:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1511:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1512:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1513:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART3CLKSOURCE_LSE:
1514:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
1515:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1516:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = LSE_VALUE;
1517:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1518:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1519:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
ARM GAS  /tmp/ccrFGxs0.s 			page 53


1520:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1521:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1522:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1523:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1524:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1525:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1526:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1527:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* USART3 */
1528:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1529:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(UART4)
1530:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1531:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_UART4:
1532:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1533:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current UART4 source */
1534:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_UART4_SOURCE();
1535:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1536:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1537:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1538:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_UART4CLKSOURCE_PCLK1:
1539:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
1540:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1541:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_UART4CLKSOURCE_SYSCLK:
1542:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
1543:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1544:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_UART4CLKSOURCE_HSI:
1545:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
1546:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1547:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1548:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1549:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1550:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_UART4CLKSOURCE_LSE:
1551:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
1552:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1553:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = LSE_VALUE;
1554:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1555:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1556:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1557:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1558:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1559:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1560:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1561:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1562:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1563:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1564:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* UART4 */
1565:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1566:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(UART5)
1567:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1568:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_UART5:
1569:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1570:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current UART5 source */
1571:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_UART5_SOURCE();
1572:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1573:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1574:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1575:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_UART5CLKSOURCE_PCLK1:
1576:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
ARM GAS  /tmp/ccrFGxs0.s 			page 54


1577:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1578:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_UART5CLKSOURCE_SYSCLK:
1579:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
1580:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1581:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_UART5CLKSOURCE_HSI:
1582:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
1583:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1584:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1585:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1586:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1587:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_UART5CLKSOURCE_LSE:
1588:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
1589:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1590:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = LSE_VALUE;
1591:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1592:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1593:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1594:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1595:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1596:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1597:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1598:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1599:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1600:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1601:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* UART5 */
1602:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1603:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_LPUART1:
1604:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1605:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current LPUART1 source */
1606:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
1607:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1608:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1609:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1610:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPUART1CLKSOURCE_PCLK1:
1611:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
1612:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1613:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPUART1CLKSOURCE_SYSCLK:
1614:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
1615:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1616:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPUART1CLKSOURCE_HSI:
1617:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
1618:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1619:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1620:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1621:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1622:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPUART1CLKSOURCE_LSE:
1623:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
1624:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1625:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = LSE_VALUE;
1626:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1627:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1628:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1629:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1630:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1631:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1632:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1633:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
ARM GAS  /tmp/ccrFGxs0.s 			page 55


1634:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1635:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1636:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_ADC:
1637:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1638:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_ADC_SOURCE();
1639:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1640:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1641:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1642:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_ADCCLKSOURCE_SYSCLK:
1643:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
1644:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1645:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1_SUPPORT)
1646:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_ADCCLKSOURCE_PLLSAI1:
1647:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U)
1648:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1649:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N
1650:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
1651:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
1652:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /* f(PLLSAI1 Source) * PLLSAI1N / PLLSAI1M */
1653:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> R
1654:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
1655:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /* f(PLL Source) * PLLSAI1N / PLLM */
1656:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_P
1657:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
1658:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /* f(PLLADC1CLK) = f(VCOSAI1 input) / PLLSAI1R */
1659:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PL
1660:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1661:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1662:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1_SUPPORT */
1663:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) ||
1664:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_ADCCLKSOURCE_PLLSAI2:
1665:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != 0U)
1666:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1667:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N
1668:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
1669:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
1670:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /* f(PLLSAI2 Source) * PLLSAI2N / PLLSAI2M */
1671:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> R
1672:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
1673:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /* f(PLL Source) * PLLSAI2N / PLLM */
1674:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_P
1675:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
1676:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /* f(PLLADC2CLK) = f(VCOSAI2 input) / PLLSAI2R */
1677:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = (pllvco / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PL
1678:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1679:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1680:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx ||
1681:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1682:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1683:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1684:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1685:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1686:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1687:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1688:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1689:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(DFSDM1_Filter0)
1690:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/ccrFGxs0.s 			page 56


1691:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_DFSDM1:
1692:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1693:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current DFSDM1 source */
1694:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
1695:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1696:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
1697:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1698:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK2Freq();
1699:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1700:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         else
1701:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1702:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
1703:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1704:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1705:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1706:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1707:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1708:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) ||
1709:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1710:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_DFSDM1AUDIO:
1711:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1712:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current DFSDM1 audio source */
1713:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_DFSDM1AUDIO_SOURCE();
1714:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1715:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1716:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1717:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_DFSDM1AUDIOCLKSOURCE_SAI1:
1718:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
1719:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1720:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_DFSDM1AUDIOCLKSOURCE_MSI:
1721:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
1722:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1723:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /*MSI frequency range in HZ*/
1724:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
1725:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1726:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1727:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_DFSDM1AUDIOCLKSOURCE_HSI:
1728:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
1729:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1730:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1731:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1732:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1733:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1734:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1735:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1736:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1737:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1738:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1739:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1740:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1741:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
1742:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1743:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* DFSDM1_Filter0 */
1744:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1745:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_I2C1:
1746:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1747:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current I2C1 source */
ARM GAS  /tmp/ccrFGxs0.s 			page 57


1748:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_I2C1_SOURCE();
1749:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1750:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1751:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1752:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C1CLKSOURCE_PCLK1:
1753:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
1754:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1755:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C1CLKSOURCE_SYSCLK:
1756:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
1757:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1758:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C1CLKSOURCE_HSI:
1759:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
1760:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1761:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1762:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1763:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1764:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1765:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1766:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1767:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1768:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1769:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1770:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1771:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1772:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(I2C2)
1773:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1774:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_I2C2:
1775:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1776:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current I2C2 source */
1777:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_I2C2_SOURCE();
1778:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1779:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1780:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1781:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C2CLKSOURCE_PCLK1:
1782:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
1783:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1784:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C2CLKSOURCE_SYSCLK:
1785:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
1786:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1787:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C2CLKSOURCE_HSI:
1788:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
1789:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1790:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1791:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1792:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1793:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1794:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1795:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1796:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1797:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1798:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1799:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1800:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1801:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* I2C2 */
1802:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1803:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_I2C3:
1804:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
ARM GAS  /tmp/ccrFGxs0.s 			page 58


1805:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current I2C3 source */
1806:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_I2C3_SOURCE();
1807:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1808:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1809:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1810:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C3CLKSOURCE_PCLK1:
1811:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
1812:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1813:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C3CLKSOURCE_SYSCLK:
1814:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
1815:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1816:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C3CLKSOURCE_HSI:
1817:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
1818:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1819:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1820:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1821:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1822:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1823:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1824:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1825:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1826:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1827:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1828:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1829:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1830:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(I2C4)
1831:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1832:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_I2C4:
1833:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1834:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current I2C4 source */
1835:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_I2C4_SOURCE();
1836:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1837:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1838:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1839:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C4CLKSOURCE_PCLK1:
1840:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
1841:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1842:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C4CLKSOURCE_SYSCLK:
1843:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
1844:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1845:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C4CLKSOURCE_HSI:
1846:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
1847:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1848:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1849:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1850:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1851:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1852:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1853:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1854:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1855:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1856:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1857:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1858:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1859:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* I2C4 */
1860:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1861:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_LPTIM1:
ARM GAS  /tmp/ccrFGxs0.s 			page 59


1862:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1863:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current LPTIM1 source */
1864:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
1865:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1866:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1867:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1868:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPTIM1CLKSOURCE_PCLK1:
1869:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
1870:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1871:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPTIM1CLKSOURCE_LSI:
1872:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
1873:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1874:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_CSR_LSIPREDIV)
1875:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIPREDIV))
1876:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
1877:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               frequency = LSI_VALUE/128U;
1878:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
1879:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             else
1880:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_CSR_LSIPREDIV */
1881:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
1882:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               frequency = LSI_VALUE;
1883:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
1884:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1885:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1886:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPTIM1CLKSOURCE_HSI:
1887:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
1888:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1889:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1890:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1891:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1892:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPTIM1CLKSOURCE_LSE:
1893:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
1894:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1895:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = LSE_VALUE;
1896:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1897:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1898:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1899:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1900:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1901:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1902:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1903:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1904:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1905:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1906:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_LPTIM2:
1907:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1908:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current LPTIM2 source */
1909:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
1910:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1911:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1912:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1913:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPTIM2CLKSOURCE_PCLK1:
1914:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
1915:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1916:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPTIM2CLKSOURCE_LSI:
1917:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
1918:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
ARM GAS  /tmp/ccrFGxs0.s 			page 60


1919:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_CSR_LSIPREDIV)
1920:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIPREDIV))
1921:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
1922:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               frequency = LSI_VALUE/128U;
1923:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
1924:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             else
1925:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_CSR_LSIPREDIV */
1926:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
1927:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               frequency = LSI_VALUE;
1928:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
1929:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1930:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1931:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPTIM2CLKSOURCE_HSI:
1932:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
1933:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1934:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1935:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1936:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1937:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPTIM2CLKSOURCE_LSE:
1938:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
1939:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1940:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = LSE_VALUE;
1941:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1942:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1943:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1944:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1945:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1946:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1947:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1948:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1949:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1950:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1951:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SWPMI1)
1952:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1953:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_SWPMI1:
1954:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1955:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current SWPMI1 source */
1956:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
1957:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1958:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1959:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1960:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_SWPMI1CLKSOURCE_PCLK1:
1961:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
1962:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1963:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_SWPMI1CLKSOURCE_HSI:
1964:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
1965:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1966:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1967:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1968:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1969:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1970:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1971:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1972:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1973:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1974:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1975:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
ARM GAS  /tmp/ccrFGxs0.s 			page 61


1976:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1977:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SWPMI1 */
1978:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1979:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(OCTOSPI1) || defined(OCTOSPI2)
1980:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1981:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_OSPI:
1982:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1983:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current OctoSPI clock source */
1984:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_OSPI_SOURCE();
1985:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1986:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1987:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1988:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_OSPICLKSOURCE_SYSCLK:
1989:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
1990:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1991:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_OSPICLKSOURCE_MSI:
1992:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
1993:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1994:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /*MSI frequency range in HZ*/
1995:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
1996:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1997:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1998:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_OSPICLKSOURCE_PLL:
1999:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
2000:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
2001:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
2002:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
2003:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL Source) * PLLN / PLLM */
2004:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
2005:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR
2006:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL48M1CLK) = f(VCO input) / PLLQ */
2007:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ
2008:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
2009:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
2010:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
2011:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
2012:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
2013:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
2014:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
2015:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2016:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
2017:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
2018:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2019:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* OCTOSPI1 || OCTOSPI2 */
2020:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2021:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     default:
2022:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 1442              		.loc 1 2022 7
 1443 0152 00F052BC 		b	.L81
 1444              	.L99:
1250:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 1445              		.loc 1 1250 5
 1446 0156 7B68     		ldr	r3, [r7, #4]
 1447 0158 042B     		cmp	r3, #4
 1448 015a 00F09E81 		beq	.L102
 1449 015e 7B68     		ldr	r3, [r7, #4]
 1450 0160 082B     		cmp	r3, #8
ARM GAS  /tmp/ccrFGxs0.s 			page 62


 1451 0162 00F0D281 		beq	.L103
 1452              		.loc 1 2022 7
 1453 0166 00F048BC 		b	.L81
 1454              	.L97:
1250:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 1455              		.loc 1 1250 5
 1456 016a 7B68     		ldr	r3, [r7, #4]
 1457 016c 402B     		cmp	r3, #64
 1458 016e 00F0F982 		beq	.L104
 1459 0172 7B68     		ldr	r3, [r7, #4]
 1460 0174 402B     		cmp	r3, #64
 1461 0176 05D8     		bhi	.L105
 1462 0178 7B68     		ldr	r3, [r7, #4]
 1463 017a 202B     		cmp	r3, #32
 1464 017c 00F04082 		beq	.L106
 1465              		.loc 1 2022 7
 1466 0180 00F03BBC 		b	.L81
 1467              	.L105:
1250:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 1468              		.loc 1 1250 5
 1469 0184 7B68     		ldr	r3, [r7, #4]
 1470 0186 802B     		cmp	r3, #128
 1471 0188 00F01383 		beq	.L107
 1472 018c 7B68     		ldr	r3, [r7, #4]
 1473 018e B3F5807F 		cmp	r3, #256
 1474 0192 00F03583 		beq	.L108
 1475              		.loc 1 2022 7
 1476 0196 00F030BC 		b	.L81
 1477              	.L95:
1250:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 1478              		.loc 1 1250 5
 1479 019a 7B68     		ldr	r3, [r7, #4]
 1480 019c B3F5804F 		cmp	r3, #16384
 1481 01a0 00F06A82 		beq	.L109
 1482 01a4 7B68     		ldr	r3, [r7, #4]
 1483 01a6 B3F5804F 		cmp	r3, #16384
 1484 01aa 18D8     		bhi	.L110
 1485 01ac 7B68     		ldr	r3, [r7, #4]
 1486 01ae B3F5006F 		cmp	r3, #2048
 1487 01b2 31D0     		beq	.L111
 1488 01b4 7B68     		ldr	r3, [r7, #4]
 1489 01b6 B3F5006F 		cmp	r3, #2048
 1490 01ba 06D8     		bhi	.L112
 1491 01bc 7B68     		ldr	r3, [r7, #4]
 1492 01be B3F5806F 		cmp	r3, #1024
 1493 01c2 00F0B183 		beq	.L113
 1494              		.loc 1 2022 7
 1495 01c6 00F018BC 		b	.L81
 1496              	.L112:
1250:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 1497              		.loc 1 1250 5
 1498 01ca 7B68     		ldr	r3, [r7, #4]
 1499 01cc B3F5805F 		cmp	r3, #4096
 1500 01d0 29D0     		beq	.L114
 1501 01d2 7B68     		ldr	r3, [r7, #4]
 1502 01d4 B3F5005F 		cmp	r3, #8192
 1503 01d8 2CD0     		beq	.L115
ARM GAS  /tmp/ccrFGxs0.s 			page 63


 1504              		.loc 1 2022 7
 1505 01da 00F00EBC 		b	.L81
 1506              	.L110:
1250:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 1507              		.loc 1 1250 5
 1508 01de 7B68     		ldr	r3, [r7, #4]
 1509 01e0 B3F5802F 		cmp	r3, #262144
 1510 01e4 26D0     		beq	.L115
 1511 01e6 7B68     		ldr	r3, [r7, #4]
 1512 01e8 B3F5802F 		cmp	r3, #262144
 1513 01ec 0AD8     		bhi	.L116
 1514 01ee 7B68     		ldr	r3, [r7, #4]
 1515 01f0 B3F5004F 		cmp	r3, #32768
 1516 01f4 00F0DD83 		beq	.L117
 1517 01f8 7B68     		ldr	r3, [r7, #4]
 1518 01fa B3F5803F 		cmp	r3, #65536
 1519 01fe 00F0A082 		beq	.L118
 1520              		.loc 1 2022 7
 1521 0202 FAE3     		b	.L81
 1522              	.L116:
1250:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 1523              		.loc 1 1250 5
 1524 0204 7B68     		ldr	r3, [r7, #4]
 1525 0206 B3F5002F 		cmp	r3, #524288
 1526 020a 13D0     		beq	.L115
 1527 020c 7B68     		ldr	r3, [r7, #4]
 1528 020e B3F5801F 		cmp	r3, #1048576
 1529 0212 00F02183 		beq	.L119
 1530              		.loc 1 2022 7
 1531 0216 F0E3     		b	.L81
 1532              	.L111:
1255:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 1533              		.loc 1 1255 19
 1534 0218 B969     		ldr	r1, [r7, #24]
 1535 021a 4FF40060 		mov	r0, #2048
 1536 021e FFF7FEFF 		bl	RCCEx_GetSAIxPeriphCLKFreq
 1537 0222 F861     		str	r0, [r7, #28]
1256:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1538              		.loc 1 1256 7
 1539 0224 E9E3     		b	.L81
 1540              	.L114:
1263:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 1541              		.loc 1 1263 19
 1542 0226 B969     		ldr	r1, [r7, #24]
 1543 0228 4FF48050 		mov	r0, #4096
 1544 022c FFF7FEFF 		bl	RCCEx_GetSAIxPeriphCLKFreq
 1545 0230 F861     		str	r0, [r7, #28]
1264:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1546              		.loc 1 1264 7
 1547 0232 E2E3     		b	.L81
 1548              	.L115:
1282:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1549              		.loc 1 1282 18
 1550 0234 1C4B     		ldr	r3, .L281
 1551 0236 D3F88830 		ldr	r3, [r3, #136]
1282:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1552              		.loc 1 1282 16
ARM GAS  /tmp/ccrFGxs0.s 			page 64


 1553 023a 03F04063 		and	r3, r3, #201326592
 1554 023e 7B61     		str	r3, [r7, #20]
 1555 0240 7B69     		ldr	r3, [r7, #20]
 1556 0242 B3F1806F 		cmp	r3, #67108864
 1557 0246 66D0     		beq	.L120
 1558 0248 7B69     		ldr	r3, [r7, #20]
 1559 024a B3F1806F 		cmp	r3, #67108864
 1560 024e 04D8     		bhi	.L121
 1561 0250 7B69     		ldr	r3, [r7, #20]
 1562 0252 002B     		cmp	r3, #0
 1563 0254 00F08C80 		beq	.L122
1337:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         } /* switch(srcclk) */
 1564              		.loc 1 1337 11
 1565 0258 94E0     		b	.L246
 1566              	.L121:
 1567 025a 7B69     		ldr	r3, [r7, #20]
 1568 025c B3F1006F 		cmp	r3, #134217728
 1569 0260 2CD0     		beq	.L124
 1570 0262 7B69     		ldr	r3, [r7, #20]
 1571 0264 B3F1406F 		cmp	r3, #201326592
 1572 0268 40F08C80 		bne	.L246
1287:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 1573              		.loc 1 1287 14
 1574 026c 0E4B     		ldr	r3, .L281
 1575 026e 1B68     		ldr	r3, [r3]
 1576 0270 03F00203 		and	r3, r3, #2
1287:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 1577              		.loc 1 1287 13
 1578 0274 022B     		cmp	r3, #2
 1579 0276 40F08780 		bne	.L247
1290:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 1580              		.loc 1 1290 40
 1581 027a 0B4B     		ldr	r3, .L281
 1582 027c 1B68     		ldr	r3, [r3]
 1583 027e 03F00803 		and	r3, r3, #8
1290:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 1584              		.loc 1 1290 66
 1585 0282 002B     		cmp	r3, #0
 1586 0284 05D0     		beq	.L126
1290:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 1587              		.loc 1 1290 40 discriminator 1
 1588 0286 084B     		ldr	r3, .L281
 1589 0288 1B68     		ldr	r3, [r3]
1290:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 1590              		.loc 1 1290 66 discriminator 1
 1591 028a 1B09     		lsrs	r3, r3, #4
 1592 028c 03F00F03 		and	r3, r3, #15
 1593 0290 05E0     		b	.L127
 1594              	.L126:
1290:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 1595              		.loc 1 1290 40 discriminator 2
 1596 0292 054B     		ldr	r3, .L281
 1597 0294 D3F89430 		ldr	r3, [r3, #148]
1290:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 1598              		.loc 1 1290 66 discriminator 2
 1599 0298 1B0A     		lsrs	r3, r3, #8
 1600 029a 03F00F03 		and	r3, r3, #15
ARM GAS  /tmp/ccrFGxs0.s 			page 65


 1601              	.L127:
1290:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 1602              		.loc 1 1290 23 discriminator 4
 1603 029e 044A     		ldr	r2, .L281+8
 1604 02a0 52F82330 		ldr	r3, [r2, r3, lsl #2]
 1605 02a4 FB61     		str	r3, [r7, #28]
1292:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_CCIPR_CLK48SEL_1:  /* PLL ? */
 1606              		.loc 1 1292 11 discriminator 4
 1607 02a6 6FE0     		b	.L247
 1608              	.L282:
 1609              		.align	2
 1610              	.L281:
 1611 02a8 00100240 		.word	1073876992
 1612 02ac 90D00300 		.word	250000
 1613 02b0 00000000 		.word	MSIRangeTable
 1614 02b4 0024F400 		.word	16000000
 1615 02b8 00127A00 		.word	8000000
 1616              	.L124:
1294:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 1617              		.loc 1 1294 14
 1618 02bc AF4B     		ldr	r3, .L283
 1619 02be 1B68     		ldr	r3, [r3]
 1620 02c0 03F00073 		and	r3, r3, #33554432
1294:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 1621              		.loc 1 1294 13
 1622 02c4 B3F1007F 		cmp	r3, #33554432
 1623 02c8 60D1     		bne	.L248
1296:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
 1624              		.loc 1 1296 16
 1625 02ca AC4B     		ldr	r3, .L283
 1626 02cc DB68     		ldr	r3, [r3, #12]
 1627 02ce 03F48013 		and	r3, r3, #1048576
1296:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
 1628              		.loc 1 1296 15
 1629 02d2 B3F5801F 		cmp	r3, #1048576
 1630 02d6 59D1     		bne	.L248
1299:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR
 1631              		.loc 1 1299 22
 1632 02d8 A84B     		ldr	r3, .L283
 1633 02da DB68     		ldr	r3, [r3, #12]
1299:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR
 1634              		.loc 1 1299 63
 1635 02dc 1B0A     		lsrs	r3, r3, #8
1299:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR
 1636              		.loc 1 1299 20
 1637 02de 03F07F03 		and	r3, r3, #127
 1638 02e2 FB60     		str	r3, [r7, #12]
1300:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL48M1CLK) = f(VCO input) / PLLQ */
 1639              		.loc 1 1300 33
 1640 02e4 BB69     		ldr	r3, [r7, #24]
 1641 02e6 FA68     		ldr	r2, [r7, #12]
 1642 02e8 02FB03F2 		mul	r2, r2, r3
1300:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL48M1CLK) = f(VCO input) / PLLQ */
 1643              		.loc 1 1300 45
 1644 02ec A34B     		ldr	r3, .L283
 1645 02ee DB68     		ldr	r3, [r3, #12]
1300:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL48M1CLK) = f(VCO input) / PLLQ */
ARM GAS  /tmp/ccrFGxs0.s 			page 66


 1646              		.loc 1 1300 86
 1647 02f0 1B09     		lsrs	r3, r3, #4
 1648 02f2 03F00703 		and	r3, r3, #7
1300:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL48M1CLK) = f(VCO input) / PLLQ */
 1649              		.loc 1 1300 111
 1650 02f6 0133     		adds	r3, r3, #1
1300:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL48M1CLK) = f(VCO input) / PLLQ */
 1651              		.loc 1 1300 22
 1652 02f8 B2FBF3F3 		udiv	r3, r2, r3
 1653 02fc BB61     		str	r3, [r7, #24]
1302:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
 1654              		.loc 1 1302 40
 1655 02fe 9F4B     		ldr	r3, .L283
 1656 0300 DB68     		ldr	r3, [r3, #12]
1302:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
 1657              		.loc 1 1302 81
 1658 0302 5B0D     		lsrs	r3, r3, #21
 1659 0304 03F00303 		and	r3, r3, #3
1302:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
 1660              		.loc 1 1302 106
 1661 0308 0133     		adds	r3, r3, #1
1302:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
 1662              		.loc 1 1302 112
 1663 030a 5B00     		lsls	r3, r3, #1
1302:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
 1664              		.loc 1 1302 25
 1665 030c BA69     		ldr	r2, [r7, #24]
 1666 030e B2FBF3F3 		udiv	r3, r2, r3
 1667 0312 FB61     		str	r3, [r7, #28]
1305:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1_SUPPORT)
 1668              		.loc 1 1305 11
 1669 0314 3AE0     		b	.L248
 1670              	.L120:
1308:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 1671              		.loc 1 1308 14
 1672 0316 994B     		ldr	r3, .L283
 1673 0318 1B68     		ldr	r3, [r3]
 1674 031a 03F00063 		and	r3, r3, #134217728
1308:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 1675              		.loc 1 1308 13
 1676 031e B3F1006F 		cmp	r3, #134217728
 1677 0322 35D1     		bne	.L249
1310:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
 1678              		.loc 1 1310 16
 1679 0324 954B     		ldr	r3, .L283
 1680 0326 1B69     		ldr	r3, [r3, #16]
 1681 0328 03F48013 		and	r3, r3, #1048576
1310:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
 1682              		.loc 1 1310 15
 1683 032c B3F5801F 		cmp	r3, #1048576
 1684 0330 2ED1     		bne	.L249
1312:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
 1685              		.loc 1 1312 22
 1686 0332 924B     		ldr	r3, .L283
 1687 0334 1B69     		ldr	r3, [r3, #16]
1312:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
 1688              		.loc 1 1312 75
ARM GAS  /tmp/ccrFGxs0.s 			page 67


 1689 0336 1B0A     		lsrs	r3, r3, #8
1312:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
 1690              		.loc 1 1312 20
 1691 0338 03F07F03 		and	r3, r3, #127
 1692 033c FB60     		str	r3, [r7, #12]
1319:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
 1693              		.loc 1 1319 33
 1694 033e BB69     		ldr	r3, [r7, #24]
 1695 0340 FA68     		ldr	r2, [r7, #12]
 1696 0342 02FB03F2 		mul	r2, r2, r3
1319:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
 1697              		.loc 1 1319 45
 1698 0346 8D4B     		ldr	r3, .L283
 1699 0348 DB68     		ldr	r3, [r3, #12]
1319:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
 1700              		.loc 1 1319 86
 1701 034a 1B09     		lsrs	r3, r3, #4
 1702 034c 03F00703 		and	r3, r3, #7
1319:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
 1703              		.loc 1 1319 111
 1704 0350 0133     		adds	r3, r3, #1
1319:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
 1705              		.loc 1 1319 22
 1706 0352 B2FBF3F3 		udiv	r3, r2, r3
 1707 0356 BB61     		str	r3, [r7, #24]
1322:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
 1708              		.loc 1 1322 40
 1709 0358 884B     		ldr	r3, .L283
 1710 035a 1B69     		ldr	r3, [r3, #16]
1322:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
 1711              		.loc 1 1322 93
 1712 035c 5B0D     		lsrs	r3, r3, #21
 1713 035e 03F00303 		and	r3, r3, #3
1322:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
 1714              		.loc 1 1322 126
 1715 0362 0133     		adds	r3, r3, #1
1322:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
 1716              		.loc 1 1322 132
 1717 0364 5B00     		lsls	r3, r3, #1
1322:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
 1718              		.loc 1 1322 25
 1719 0366 BA69     		ldr	r2, [r7, #24]
 1720 0368 B2FBF3F3 		udiv	r3, r2, r3
 1721 036c FB61     		str	r3, [r7, #28]
1325:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1_SUPPORT */
 1722              		.loc 1 1325 11
 1723 036e 0FE0     		b	.L249
 1724              	.L122:
1329:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 1725              		.loc 1 1329 14
 1726 0370 824B     		ldr	r3, .L283
 1727 0372 D3F89830 		ldr	r3, [r3, #152]
 1728 0376 03F00203 		and	r3, r3, #2
1329:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 1729              		.loc 1 1329 13
 1730 037a 022B     		cmp	r3, #2
 1731 037c 0AD1     		bne	.L250
ARM GAS  /tmp/ccrFGxs0.s 			page 68


1331:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 1732              		.loc 1 1331 23
 1733 037e 804B     		ldr	r3, .L283+4
 1734 0380 FB61     		str	r3, [r7, #28]
1333:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_HSI48_SUPPORT */
 1735              		.loc 1 1333 11
 1736 0382 07E0     		b	.L250
 1737              	.L246:
1337:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         } /* switch(srcclk) */
 1738              		.loc 1 1337 11
 1739 0384 00BF     		nop
 1740 0386 38E3     		b	.L81
 1741              	.L247:
1292:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_CCIPR_CLK48SEL_1:  /* PLL ? */
 1742              		.loc 1 1292 11
 1743 0388 00BF     		nop
 1744 038a 36E3     		b	.L81
 1745              	.L248:
1305:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1_SUPPORT)
 1746              		.loc 1 1305 11
 1747 038c 00BF     		nop
 1748 038e 34E3     		b	.L81
 1749              	.L249:
1325:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1_SUPPORT */
 1750              		.loc 1 1325 11
 1751 0390 00BF     		nop
 1752 0392 32E3     		b	.L81
 1753              	.L250:
1333:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_HSI48_SUPPORT */
 1754              		.loc 1 1333 11
 1755 0394 00BF     		nop
1339:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1756              		.loc 1 1339 9
 1757 0396 30E3     		b	.L81
 1758              	.L100:
1429:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1759              		.loc 1 1429 18
 1760 0398 784B     		ldr	r3, .L283
 1761 039a D3F88830 		ldr	r3, [r3, #136]
1429:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1762              		.loc 1 1429 16
 1763 039e 03F00303 		and	r3, r3, #3
 1764 03a2 7B61     		str	r3, [r7, #20]
 1765 03a4 7B69     		ldr	r3, [r7, #20]
 1766 03a6 032B     		cmp	r3, #3
 1767 03a8 27D8     		bhi	.L251
 1768 03aa 01A2     		adr	r2, .L134
 1769 03ac 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 1770              		.p2align 2
 1771              	.L134:
 1772 03b0 C1030000 		.word	.L137+1
 1773 03b4 C9030000 		.word	.L136+1
 1774 03b8 D1030000 		.word	.L135+1
 1775 03bc E5030000 		.word	.L133+1
 1776              		.p2align 1
 1777              	.L137:
1434:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
ARM GAS  /tmp/ccrFGxs0.s 			page 69


 1778              		.loc 1 1434 23
 1779 03c0 FFF7FEFF 		bl	HAL_RCC_GetPCLK2Freq
 1780 03c4 F861     		str	r0, [r7, #28]
1435:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART1CLKSOURCE_SYSCLK:
 1781              		.loc 1 1435 11
 1782 03c6 1DE0     		b	.L138
 1783              	.L136:
1437:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 1784              		.loc 1 1437 23
 1785 03c8 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 1786 03cc F861     		str	r0, [r7, #28]
1438:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART1CLKSOURCE_HSI:
 1787              		.loc 1 1438 11
 1788 03ce 19E0     		b	.L138
 1789              	.L135:
1440:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 1790              		.loc 1 1440 14
 1791 03d0 6A4B     		ldr	r3, .L283
 1792 03d2 1B68     		ldr	r3, [r3]
 1793 03d4 03F48063 		and	r3, r3, #1024
1440:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 1794              		.loc 1 1440 13
 1795 03d8 B3F5806F 		cmp	r3, #1024
 1796 03dc 0FD1     		bne	.L252
1442:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 1797              		.loc 1 1442 23
 1798 03de 694B     		ldr	r3, .L283+8
 1799 03e0 FB61     		str	r3, [r7, #28]
1444:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART1CLKSOURCE_LSE:
 1800              		.loc 1 1444 11
 1801 03e2 0CE0     		b	.L252
 1802              	.L133:
1446:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 1803              		.loc 1 1446 14
 1804 03e4 654B     		ldr	r3, .L283
 1805 03e6 D3F89030 		ldr	r3, [r3, #144]
 1806 03ea 03F00203 		and	r3, r3, #2
1446:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 1807              		.loc 1 1446 13
 1808 03ee 022B     		cmp	r3, #2
 1809 03f0 07D1     		bne	.L253
1448:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 1810              		.loc 1 1448 23
 1811 03f2 4FF40043 		mov	r3, #32768
 1812 03f6 FB61     		str	r3, [r7, #28]
1450:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
 1813              		.loc 1 1450 11
 1814 03f8 03E0     		b	.L253
 1815              	.L251:
1453:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 1816              		.loc 1 1453 11
 1817 03fa 00BF     		nop
 1818 03fc FDE2     		b	.L81
 1819              	.L252:
1444:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART1CLKSOURCE_LSE:
 1820              		.loc 1 1444 11
 1821 03fe 00BF     		nop
ARM GAS  /tmp/ccrFGxs0.s 			page 70


 1822 0400 FBE2     		b	.L81
 1823              	.L253:
1450:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
 1824              		.loc 1 1450 11
 1825 0402 00BF     		nop
 1826              	.L138:
1456:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1827              		.loc 1 1456 9
 1828 0404 F9E2     		b	.L81
 1829              	.L98:
1462:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1830              		.loc 1 1462 18
 1831 0406 5D4B     		ldr	r3, .L283
 1832 0408 D3F88830 		ldr	r3, [r3, #136]
1462:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1833              		.loc 1 1462 16
 1834 040c 03F00C03 		and	r3, r3, #12
 1835 0410 7B61     		str	r3, [r7, #20]
 1836 0412 7B69     		ldr	r3, [r7, #20]
 1837 0414 0C2B     		cmp	r3, #12
 1838 0416 3AD8     		bhi	.L254
 1839 0418 01A2     		adr	r2, .L143
 1840 041a 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 1841 041e 00BF     		.p2align 2
 1842              	.L143:
 1843 0420 55040000 		.word	.L146+1
 1844 0424 8F040000 		.word	.L254+1
 1845 0428 8F040000 		.word	.L254+1
 1846 042c 8F040000 		.word	.L254+1
 1847 0430 5D040000 		.word	.L145+1
 1848 0434 8F040000 		.word	.L254+1
 1849 0438 8F040000 		.word	.L254+1
 1850 043c 8F040000 		.word	.L254+1
 1851 0440 65040000 		.word	.L144+1
 1852 0444 8F040000 		.word	.L254+1
 1853 0448 8F040000 		.word	.L254+1
 1854 044c 8F040000 		.word	.L254+1
 1855 0450 79040000 		.word	.L142+1
 1856              		.p2align 1
 1857              	.L146:
1467:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 1858              		.loc 1 1467 23
 1859 0454 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 1860 0458 F861     		str	r0, [r7, #28]
1468:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART2CLKSOURCE_SYSCLK:
 1861              		.loc 1 1468 11
 1862 045a 1DE0     		b	.L147
 1863              	.L145:
1470:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 1864              		.loc 1 1470 23
 1865 045c FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 1866 0460 F861     		str	r0, [r7, #28]
1471:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART2CLKSOURCE_HSI:
 1867              		.loc 1 1471 11
 1868 0462 19E0     		b	.L147
 1869              	.L144:
1473:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
ARM GAS  /tmp/ccrFGxs0.s 			page 71


 1870              		.loc 1 1473 14
 1871 0464 454B     		ldr	r3, .L283
 1872 0466 1B68     		ldr	r3, [r3]
 1873 0468 03F48063 		and	r3, r3, #1024
1473:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 1874              		.loc 1 1473 13
 1875 046c B3F5806F 		cmp	r3, #1024
 1876 0470 0FD1     		bne	.L255
1475:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 1877              		.loc 1 1475 23
 1878 0472 444B     		ldr	r3, .L283+8
 1879 0474 FB61     		str	r3, [r7, #28]
1477:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART2CLKSOURCE_LSE:
 1880              		.loc 1 1477 11
 1881 0476 0CE0     		b	.L255
 1882              	.L142:
1479:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 1883              		.loc 1 1479 14
 1884 0478 404B     		ldr	r3, .L283
 1885 047a D3F89030 		ldr	r3, [r3, #144]
 1886 047e 03F00203 		and	r3, r3, #2
1479:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 1887              		.loc 1 1479 13
 1888 0482 022B     		cmp	r3, #2
 1889 0484 07D1     		bne	.L256
1481:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 1890              		.loc 1 1481 23
 1891 0486 4FF40043 		mov	r3, #32768
 1892 048a FB61     		str	r3, [r7, #28]
1483:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
 1893              		.loc 1 1483 11
 1894 048c 03E0     		b	.L256
 1895              	.L254:
1486:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 1896              		.loc 1 1486 11
 1897 048e 00BF     		nop
 1898 0490 B3E2     		b	.L81
 1899              	.L255:
1477:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART2CLKSOURCE_LSE:
 1900              		.loc 1 1477 11
 1901 0492 00BF     		nop
 1902 0494 B1E2     		b	.L81
 1903              	.L256:
1483:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
 1904              		.loc 1 1483 11
 1905 0496 00BF     		nop
 1906              	.L147:
1489:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1907              		.loc 1 1489 9
 1908 0498 AFE2     		b	.L81
 1909              	.L102:
1497:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1910              		.loc 1 1497 18
 1911 049a 384B     		ldr	r3, .L283
 1912 049c D3F88830 		ldr	r3, [r3, #136]
1497:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1913              		.loc 1 1497 16
ARM GAS  /tmp/ccrFGxs0.s 			page 72


 1914 04a0 03F03003 		and	r3, r3, #48
 1915 04a4 7B61     		str	r3, [r7, #20]
 1916 04a6 7B69     		ldr	r3, [r7, #20]
 1917 04a8 102B     		cmp	r3, #16
 1918 04aa 11D0     		beq	.L150
 1919 04ac 7B69     		ldr	r3, [r7, #20]
 1920 04ae 102B     		cmp	r3, #16
 1921 04b0 03D8     		bhi	.L151
 1922 04b2 7B69     		ldr	r3, [r7, #20]
 1923 04b4 002B     		cmp	r3, #0
 1924 04b6 07D0     		beq	.L152
1521:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 1925              		.loc 1 1521 11
 1926 04b8 26E0     		b	.L156
 1927              	.L151:
 1928 04ba 7B69     		ldr	r3, [r7, #20]
 1929 04bc 202B     		cmp	r3, #32
 1930 04be 0BD0     		beq	.L154
 1931 04c0 7B69     		ldr	r3, [r7, #20]
 1932 04c2 302B     		cmp	r3, #48
 1933 04c4 12D0     		beq	.L155
 1934 04c6 1FE0     		b	.L156
 1935              	.L152:
1502:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 1936              		.loc 1 1502 23
 1937 04c8 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 1938 04cc F861     		str	r0, [r7, #28]
1503:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART3CLKSOURCE_SYSCLK:
 1939              		.loc 1 1503 11
 1940 04ce 1BE0     		b	.L156
 1941              	.L150:
1505:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 1942              		.loc 1 1505 23
 1943 04d0 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 1944 04d4 F861     		str	r0, [r7, #28]
1506:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART3CLKSOURCE_HSI:
 1945              		.loc 1 1506 11
 1946 04d6 17E0     		b	.L156
 1947              	.L154:
1508:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 1948              		.loc 1 1508 14
 1949 04d8 284B     		ldr	r3, .L283
 1950 04da 1B68     		ldr	r3, [r3]
 1951 04dc 03F48063 		and	r3, r3, #1024
1508:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 1952              		.loc 1 1508 13
 1953 04e0 B3F5806F 		cmp	r3, #1024
 1954 04e4 0DD1     		bne	.L257
1510:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 1955              		.loc 1 1510 23
 1956 04e6 274B     		ldr	r3, .L283+8
 1957 04e8 FB61     		str	r3, [r7, #28]
1512:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART3CLKSOURCE_LSE:
 1958              		.loc 1 1512 11
 1959 04ea 0AE0     		b	.L257
 1960              	.L155:
1514:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
ARM GAS  /tmp/ccrFGxs0.s 			page 73


 1961              		.loc 1 1514 14
 1962 04ec 234B     		ldr	r3, .L283
 1963 04ee D3F89030 		ldr	r3, [r3, #144]
 1964 04f2 03F00203 		and	r3, r3, #2
1514:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 1965              		.loc 1 1514 13
 1966 04f6 022B     		cmp	r3, #2
 1967 04f8 05D1     		bne	.L258
1516:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 1968              		.loc 1 1516 23
 1969 04fa 4FF40043 		mov	r3, #32768
 1970 04fe FB61     		str	r3, [r7, #28]
1518:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
 1971              		.loc 1 1518 11
 1972 0500 01E0     		b	.L258
 1973              	.L257:
1512:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART3CLKSOURCE_LSE:
 1974              		.loc 1 1512 11
 1975 0502 00BF     		nop
 1976 0504 79E2     		b	.L81
 1977              	.L258:
1518:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
 1978              		.loc 1 1518 11
 1979 0506 00BF     		nop
 1980              	.L156:
1524:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1981              		.loc 1 1524 9
 1982 0508 77E2     		b	.L81
 1983              	.L103:
1534:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1984              		.loc 1 1534 18
 1985 050a 1C4B     		ldr	r3, .L283
 1986 050c D3F88830 		ldr	r3, [r3, #136]
1534:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1987              		.loc 1 1534 16
 1988 0510 03F0C003 		and	r3, r3, #192
 1989 0514 7B61     		str	r3, [r7, #20]
 1990 0516 7B69     		ldr	r3, [r7, #20]
 1991 0518 402B     		cmp	r3, #64
 1992 051a 11D0     		beq	.L159
 1993 051c 7B69     		ldr	r3, [r7, #20]
 1994 051e 402B     		cmp	r3, #64
 1995 0520 03D8     		bhi	.L160
 1996 0522 7B69     		ldr	r3, [r7, #20]
 1997 0524 002B     		cmp	r3, #0
 1998 0526 07D0     		beq	.L161
1558:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 1999              		.loc 1 1558 11
 2000 0528 26E0     		b	.L165
 2001              	.L160:
 2002 052a 7B69     		ldr	r3, [r7, #20]
 2003 052c 802B     		cmp	r3, #128
 2004 052e 0BD0     		beq	.L163
 2005 0530 7B69     		ldr	r3, [r7, #20]
 2006 0532 C02B     		cmp	r3, #192
 2007 0534 12D0     		beq	.L164
 2008 0536 1FE0     		b	.L165
ARM GAS  /tmp/ccrFGxs0.s 			page 74


 2009              	.L161:
1539:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2010              		.loc 1 1539 23
 2011 0538 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 2012 053c F861     		str	r0, [r7, #28]
1540:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_UART4CLKSOURCE_SYSCLK:
 2013              		.loc 1 1540 11
 2014 053e 1BE0     		b	.L165
 2015              	.L159:
1542:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2016              		.loc 1 1542 23
 2017 0540 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2018 0544 F861     		str	r0, [r7, #28]
1543:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_UART4CLKSOURCE_HSI:
 2019              		.loc 1 1543 11
 2020 0546 17E0     		b	.L165
 2021              	.L163:
1545:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2022              		.loc 1 1545 14
 2023 0548 0C4B     		ldr	r3, .L283
 2024 054a 1B68     		ldr	r3, [r3]
 2025 054c 03F48063 		and	r3, r3, #1024
1545:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2026              		.loc 1 1545 13
 2027 0550 B3F5806F 		cmp	r3, #1024
 2028 0554 0DD1     		bne	.L259
1547:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2029              		.loc 1 1547 23
 2030 0556 0B4B     		ldr	r3, .L283+8
 2031 0558 FB61     		str	r3, [r7, #28]
1549:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_UART4CLKSOURCE_LSE:
 2032              		.loc 1 1549 11
 2033 055a 0AE0     		b	.L259
 2034              	.L164:
1551:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2035              		.loc 1 1551 14
 2036 055c 074B     		ldr	r3, .L283
 2037 055e D3F89030 		ldr	r3, [r3, #144]
 2038 0562 03F00203 		and	r3, r3, #2
1551:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2039              		.loc 1 1551 13
 2040 0566 022B     		cmp	r3, #2
 2041 0568 05D1     		bne	.L260
1553:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2042              		.loc 1 1553 23
 2043 056a 4FF40043 		mov	r3, #32768
 2044 056e FB61     		str	r3, [r7, #28]
1555:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
 2045              		.loc 1 1555 11
 2046 0570 01E0     		b	.L260
 2047              	.L259:
1549:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_UART4CLKSOURCE_LSE:
 2048              		.loc 1 1549 11
 2049 0572 00BF     		nop
 2050 0574 41E2     		b	.L81
 2051              	.L260:
1555:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
ARM GAS  /tmp/ccrFGxs0.s 			page 75


 2052              		.loc 1 1555 11
 2053 0576 00BF     		nop
 2054              	.L165:
1561:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2055              		.loc 1 1561 9
 2056 0578 3FE2     		b	.L81
 2057              	.L284:
 2058 057a 00BF     		.align	2
 2059              	.L283:
 2060 057c 00100240 		.word	1073876992
 2061 0580 006CDC02 		.word	48000000
 2062 0584 0024F400 		.word	16000000
 2063              	.L96:
1571:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2064              		.loc 1 1571 18
 2065 0588 AA4B     		ldr	r3, .L285
 2066 058a D3F88830 		ldr	r3, [r3, #136]
1571:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2067              		.loc 1 1571 16
 2068 058e 03F44073 		and	r3, r3, #768
 2069 0592 7B61     		str	r3, [r7, #20]
 2070 0594 7B69     		ldr	r3, [r7, #20]
 2071 0596 B3F5807F 		cmp	r3, #256
 2072 059a 14D0     		beq	.L168
 2073 059c 7B69     		ldr	r3, [r7, #20]
 2074 059e B3F5807F 		cmp	r3, #256
 2075 05a2 03D8     		bhi	.L169
 2076 05a4 7B69     		ldr	r3, [r7, #20]
 2077 05a6 002B     		cmp	r3, #0
 2078 05a8 09D0     		beq	.L170
1595:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 2079              		.loc 1 1595 11
 2080 05aa 28E0     		b	.L174
 2081              	.L169:
 2082 05ac 7B69     		ldr	r3, [r7, #20]
 2083 05ae B3F5007F 		cmp	r3, #512
 2084 05b2 0CD0     		beq	.L172
 2085 05b4 7B69     		ldr	r3, [r7, #20]
 2086 05b6 B3F5407F 		cmp	r3, #768
 2087 05ba 12D0     		beq	.L173
 2088 05bc 1FE0     		b	.L174
 2089              	.L170:
1576:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2090              		.loc 1 1576 23
 2091 05be FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 2092 05c2 F861     		str	r0, [r7, #28]
1577:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_UART5CLKSOURCE_SYSCLK:
 2093              		.loc 1 1577 11
 2094 05c4 1BE0     		b	.L174
 2095              	.L168:
1579:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2096              		.loc 1 1579 23
 2097 05c6 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2098 05ca F861     		str	r0, [r7, #28]
1580:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_UART5CLKSOURCE_HSI:
 2099              		.loc 1 1580 11
 2100 05cc 17E0     		b	.L174
ARM GAS  /tmp/ccrFGxs0.s 			page 76


 2101              	.L172:
1582:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2102              		.loc 1 1582 14
 2103 05ce 994B     		ldr	r3, .L285
 2104 05d0 1B68     		ldr	r3, [r3]
 2105 05d2 03F48063 		and	r3, r3, #1024
1582:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2106              		.loc 1 1582 13
 2107 05d6 B3F5806F 		cmp	r3, #1024
 2108 05da 0DD1     		bne	.L261
1584:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2109              		.loc 1 1584 23
 2110 05dc 964B     		ldr	r3, .L285+4
 2111 05de FB61     		str	r3, [r7, #28]
1586:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_UART5CLKSOURCE_LSE:
 2112              		.loc 1 1586 11
 2113 05e0 0AE0     		b	.L261
 2114              	.L173:
1588:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2115              		.loc 1 1588 14
 2116 05e2 944B     		ldr	r3, .L285
 2117 05e4 D3F89030 		ldr	r3, [r3, #144]
 2118 05e8 03F00203 		and	r3, r3, #2
1588:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2119              		.loc 1 1588 13
 2120 05ec 022B     		cmp	r3, #2
 2121 05ee 05D1     		bne	.L262
1590:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2122              		.loc 1 1590 23
 2123 05f0 4FF40043 		mov	r3, #32768
 2124 05f4 FB61     		str	r3, [r7, #28]
1592:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
 2125              		.loc 1 1592 11
 2126 05f6 01E0     		b	.L262
 2127              	.L261:
1586:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_UART5CLKSOURCE_LSE:
 2128              		.loc 1 1586 11
 2129 05f8 00BF     		nop
 2130 05fa FEE1     		b	.L81
 2131              	.L262:
1592:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
 2132              		.loc 1 1592 11
 2133 05fc 00BF     		nop
 2134              	.L174:
1598:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2135              		.loc 1 1598 9
 2136 05fe FCE1     		b	.L81
 2137              	.L106:
1606:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2138              		.loc 1 1606 18
 2139 0600 8C4B     		ldr	r3, .L285
 2140 0602 D3F88830 		ldr	r3, [r3, #136]
1606:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2141              		.loc 1 1606 16
 2142 0606 03F44063 		and	r3, r3, #3072
 2143 060a 7B61     		str	r3, [r7, #20]
 2144 060c 7B69     		ldr	r3, [r7, #20]
ARM GAS  /tmp/ccrFGxs0.s 			page 77


 2145 060e B3F5806F 		cmp	r3, #1024
 2146 0612 14D0     		beq	.L177
 2147 0614 7B69     		ldr	r3, [r7, #20]
 2148 0616 B3F5806F 		cmp	r3, #1024
 2149 061a 03D8     		bhi	.L178
 2150 061c 7B69     		ldr	r3, [r7, #20]
 2151 061e 002B     		cmp	r3, #0
 2152 0620 09D0     		beq	.L179
1630:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 2153              		.loc 1 1630 11
 2154 0622 28E0     		b	.L183
 2155              	.L178:
 2156 0624 7B69     		ldr	r3, [r7, #20]
 2157 0626 B3F5006F 		cmp	r3, #2048
 2158 062a 0CD0     		beq	.L181
 2159 062c 7B69     		ldr	r3, [r7, #20]
 2160 062e B3F5406F 		cmp	r3, #3072
 2161 0632 12D0     		beq	.L182
 2162 0634 1FE0     		b	.L183
 2163              	.L179:
1611:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2164              		.loc 1 1611 23
 2165 0636 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 2166 063a F861     		str	r0, [r7, #28]
1612:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPUART1CLKSOURCE_SYSCLK:
 2167              		.loc 1 1612 11
 2168 063c 1BE0     		b	.L183
 2169              	.L177:
1614:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2170              		.loc 1 1614 23
 2171 063e FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2172 0642 F861     		str	r0, [r7, #28]
1615:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPUART1CLKSOURCE_HSI:
 2173              		.loc 1 1615 11
 2174 0644 17E0     		b	.L183
 2175              	.L181:
1617:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2176              		.loc 1 1617 14
 2177 0646 7B4B     		ldr	r3, .L285
 2178 0648 1B68     		ldr	r3, [r3]
 2179 064a 03F48063 		and	r3, r3, #1024
1617:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2180              		.loc 1 1617 13
 2181 064e B3F5806F 		cmp	r3, #1024
 2182 0652 0DD1     		bne	.L263
1619:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2183              		.loc 1 1619 23
 2184 0654 784B     		ldr	r3, .L285+4
 2185 0656 FB61     		str	r3, [r7, #28]
1621:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPUART1CLKSOURCE_LSE:
 2186              		.loc 1 1621 11
 2187 0658 0AE0     		b	.L263
 2188              	.L182:
1623:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2189              		.loc 1 1623 14
 2190 065a 764B     		ldr	r3, .L285
 2191 065c D3F89030 		ldr	r3, [r3, #144]
ARM GAS  /tmp/ccrFGxs0.s 			page 78


 2192 0660 03F00203 		and	r3, r3, #2
1623:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2193              		.loc 1 1623 13
 2194 0664 022B     		cmp	r3, #2
 2195 0666 05D1     		bne	.L264
1625:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2196              		.loc 1 1625 23
 2197 0668 4FF40043 		mov	r3, #32768
 2198 066c FB61     		str	r3, [r7, #28]
1627:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
 2199              		.loc 1 1627 11
 2200 066e 01E0     		b	.L264
 2201              	.L263:
1621:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPUART1CLKSOURCE_LSE:
 2202              		.loc 1 1621 11
 2203 0670 00BF     		nop
 2204 0672 C2E1     		b	.L81
 2205              	.L264:
1627:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
 2206              		.loc 1 1627 11
 2207 0674 00BF     		nop
 2208              	.L183:
1633:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2209              		.loc 1 1633 9
 2210 0676 C0E1     		b	.L81
 2211              	.L109:
1638:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2212              		.loc 1 1638 18
 2213 0678 6E4B     		ldr	r3, .L285
 2214 067a D3F88830 		ldr	r3, [r3, #136]
1638:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2215              		.loc 1 1638 16
 2216 067e 03F04053 		and	r3, r3, #805306368
 2217 0682 7B61     		str	r3, [r7, #20]
 2218 0684 7B69     		ldr	r3, [r7, #20]
 2219 0686 B3F1005F 		cmp	r3, #536870912
 2220 068a 31D0     		beq	.L186
 2221 068c 7B69     		ldr	r3, [r7, #20]
 2222 068e B3F1405F 		cmp	r3, #805306368
 2223 0692 04D0     		beq	.L187
 2224 0694 7B69     		ldr	r3, [r7, #20]
 2225 0696 B3F1805F 		cmp	r3, #268435456
 2226 069a 04D0     		beq	.L188
1683:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 2227              		.loc 1 1683 11
 2228 069c 50E0     		b	.L190
 2229              	.L187:
1643:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2230              		.loc 1 1643 23
 2231 069e FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2232 06a2 F861     		str	r0, [r7, #28]
1644:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1_SUPPORT)
 2233              		.loc 1 1644 11
 2234 06a4 4CE0     		b	.L190
 2235              	.L188:
1647:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2236              		.loc 1 1647 14
ARM GAS  /tmp/ccrFGxs0.s 			page 79


 2237 06a6 634B     		ldr	r3, .L285
 2238 06a8 1B69     		ldr	r3, [r3, #16]
 2239 06aa 03F08073 		and	r3, r3, #16777216
1647:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2240              		.loc 1 1647 13
 2241 06ae 002B     		cmp	r3, #0
 2242 06b0 43D0     		beq	.L265
1649:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
 2243              		.loc 1 1649 20
 2244 06b2 604B     		ldr	r3, .L285
 2245 06b4 1B69     		ldr	r3, [r3, #16]
1649:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
 2246              		.loc 1 1649 73
 2247 06b6 1B0A     		lsrs	r3, r3, #8
1649:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
 2248              		.loc 1 1649 18
 2249 06b8 03F07F03 		and	r3, r3, #127
 2250 06bc FB60     		str	r3, [r7, #12]
1656:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
 2251              		.loc 1 1656 31
 2252 06be BB69     		ldr	r3, [r7, #24]
 2253 06c0 FA68     		ldr	r2, [r7, #12]
 2254 06c2 02FB03F2 		mul	r2, r2, r3
1656:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
 2255              		.loc 1 1656 43
 2256 06c6 5B4B     		ldr	r3, .L285
 2257 06c8 DB68     		ldr	r3, [r3, #12]
1656:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
 2258              		.loc 1 1656 84
 2259 06ca 1B09     		lsrs	r3, r3, #4
 2260 06cc 03F00703 		and	r3, r3, #7
1656:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
 2261              		.loc 1 1656 109
 2262 06d0 0133     		adds	r3, r3, #1
1656:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
 2263              		.loc 1 1656 20
 2264 06d2 B2FBF3F3 		udiv	r3, r2, r3
 2265 06d6 BB61     		str	r3, [r7, #24]
1659:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2266              		.loc 1 1659 38
 2267 06d8 564B     		ldr	r3, .L285
 2268 06da 1B69     		ldr	r3, [r3, #16]
1659:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2269              		.loc 1 1659 91
 2270 06dc 5B0E     		lsrs	r3, r3, #25
 2271 06de 03F00303 		and	r3, r3, #3
1659:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2272              		.loc 1 1659 124
 2273 06e2 0133     		adds	r3, r3, #1
1659:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2274              		.loc 1 1659 130
 2275 06e4 5B00     		lsls	r3, r3, #1
1659:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2276              		.loc 1 1659 23
 2277 06e6 BA69     		ldr	r2, [r7, #24]
 2278 06e8 B2FBF3F3 		udiv	r3, r2, r3
 2279 06ec FB61     		str	r3, [r7, #28]
ARM GAS  /tmp/ccrFGxs0.s 			page 80


1661:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1_SUPPORT */
 2280              		.loc 1 1661 11
 2281 06ee 24E0     		b	.L265
 2282              	.L186:
1665:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2283              		.loc 1 1665 14
 2284 06f0 504B     		ldr	r3, .L285
 2285 06f2 5B69     		ldr	r3, [r3, #20]
 2286 06f4 03F08073 		and	r3, r3, #16777216
1665:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2287              		.loc 1 1665 13
 2288 06f8 002B     		cmp	r3, #0
 2289 06fa 20D0     		beq	.L266
1667:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
 2290              		.loc 1 1667 20
 2291 06fc 4D4B     		ldr	r3, .L285
 2292 06fe 5B69     		ldr	r3, [r3, #20]
1667:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
 2293              		.loc 1 1667 73
 2294 0700 1B0A     		lsrs	r3, r3, #8
1667:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
 2295              		.loc 1 1667 18
 2296 0702 03F07F03 		and	r3, r3, #127
 2297 0706 FB60     		str	r3, [r7, #12]
1674:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
 2298              		.loc 1 1674 31
 2299 0708 BB69     		ldr	r3, [r7, #24]
 2300 070a FA68     		ldr	r2, [r7, #12]
 2301 070c 02FB03F2 		mul	r2, r2, r3
1674:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
 2302              		.loc 1 1674 43
 2303 0710 484B     		ldr	r3, .L285
 2304 0712 DB68     		ldr	r3, [r3, #12]
1674:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
 2305              		.loc 1 1674 84
 2306 0714 1B09     		lsrs	r3, r3, #4
 2307 0716 03F00703 		and	r3, r3, #7
1674:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
 2308              		.loc 1 1674 109
 2309 071a 0133     		adds	r3, r3, #1
1674:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
 2310              		.loc 1 1674 20
 2311 071c B2FBF3F3 		udiv	r3, r2, r3
 2312 0720 BB61     		str	r3, [r7, #24]
1677:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2313              		.loc 1 1677 38
 2314 0722 444B     		ldr	r3, .L285
 2315 0724 5B69     		ldr	r3, [r3, #20]
1677:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2316              		.loc 1 1677 91
 2317 0726 5B0E     		lsrs	r3, r3, #25
 2318 0728 03F00303 		and	r3, r3, #3
1677:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2319              		.loc 1 1677 124
 2320 072c 0133     		adds	r3, r3, #1
1677:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2321              		.loc 1 1677 130
ARM GAS  /tmp/ccrFGxs0.s 			page 81


 2322 072e 5B00     		lsls	r3, r3, #1
1677:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2323              		.loc 1 1677 23
 2324 0730 BA69     		ldr	r2, [r7, #24]
 2325 0732 B2FBF3F3 		udiv	r3, r2, r3
 2326 0736 FB61     		str	r3, [r7, #28]
1679:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx ||
 2327              		.loc 1 1679 11
 2328 0738 01E0     		b	.L266
 2329              	.L265:
1661:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1_SUPPORT */
 2330              		.loc 1 1661 11
 2331 073a 00BF     		nop
 2332 073c 5DE1     		b	.L81
 2333              	.L266:
1679:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx ||
 2334              		.loc 1 1679 11
 2335 073e 00BF     		nop
 2336              	.L190:
1686:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2337              		.loc 1 1686 9
 2338 0740 5BE1     		b	.L81
 2339              	.L118:
1694:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2340              		.loc 1 1694 18
 2341 0742 3C4B     		ldr	r3, .L285
 2342 0744 D3F88830 		ldr	r3, [r3, #136]
1694:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2343              		.loc 1 1694 16
 2344 0748 03F00043 		and	r3, r3, #-2147483648
 2345 074c 7B61     		str	r3, [r7, #20]
1696:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 2346              		.loc 1 1696 11
 2347 074e 7B69     		ldr	r3, [r7, #20]
 2348 0750 002B     		cmp	r3, #0
 2349 0752 03D1     		bne	.L193
1698:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 2350              		.loc 1 1698 23
 2351 0754 FFF7FEFF 		bl	HAL_RCC_GetPCLK2Freq
 2352 0758 F861     		str	r0, [r7, #28]
1705:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2353              		.loc 1 1705 9
 2354 075a 4EE1     		b	.L81
 2355              	.L193:
1702:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 2356              		.loc 1 1702 23
 2357 075c FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2358 0760 F861     		str	r0, [r7, #28]
1705:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2359              		.loc 1 1705 9
 2360 0762 4AE1     		b	.L81
 2361              	.L104:
1748:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2362              		.loc 1 1748 18
 2363 0764 334B     		ldr	r3, .L285
 2364 0766 D3F88830 		ldr	r3, [r3, #136]
1748:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/ccrFGxs0.s 			page 82


 2365              		.loc 1 1748 16
 2366 076a 03F44053 		and	r3, r3, #12288
 2367 076e 7B61     		str	r3, [r7, #20]
 2368 0770 7B69     		ldr	r3, [r7, #20]
 2369 0772 B3F5805F 		cmp	r3, #4096
 2370 0776 0AD0     		beq	.L195
 2371 0778 7B69     		ldr	r3, [r7, #20]
 2372 077a B3F5005F 		cmp	r3, #8192
 2373 077e 0AD0     		beq	.L196
 2374 0780 7B69     		ldr	r3, [r7, #20]
 2375 0782 002B     		cmp	r3, #0
 2376 0784 11D1     		bne	.L267
1753:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2377              		.loc 1 1753 23
 2378 0786 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 2379 078a F861     		str	r0, [r7, #28]
1754:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C1CLKSOURCE_SYSCLK:
 2380              		.loc 1 1754 11
 2381 078c 10E0     		b	.L198
 2382              	.L195:
1756:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2383              		.loc 1 1756 23
 2384 078e FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2385 0792 F861     		str	r0, [r7, #28]
1757:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C1CLKSOURCE_HSI:
 2386              		.loc 1 1757 11
 2387 0794 0CE0     		b	.L198
 2388              	.L196:
1759:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2389              		.loc 1 1759 14
 2390 0796 274B     		ldr	r3, .L285
 2391 0798 1B68     		ldr	r3, [r3]
 2392 079a 03F48063 		and	r3, r3, #1024
1759:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2393              		.loc 1 1759 13
 2394 079e B3F5806F 		cmp	r3, #1024
 2395 07a2 04D1     		bne	.L268
1761:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2396              		.loc 1 1761 23
 2397 07a4 244B     		ldr	r3, .L285+4
 2398 07a6 FB61     		str	r3, [r7, #28]
1763:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
 2399              		.loc 1 1763 11
 2400 07a8 01E0     		b	.L268
 2401              	.L267:
1766:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 2402              		.loc 1 1766 11
 2403 07aa 00BF     		nop
 2404 07ac 25E1     		b	.L81
 2405              	.L268:
1763:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
 2406              		.loc 1 1763 11
 2407 07ae 00BF     		nop
 2408              	.L198:
1769:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2409              		.loc 1 1769 9
 2410 07b0 23E1     		b	.L81
ARM GAS  /tmp/ccrFGxs0.s 			page 83


 2411              	.L107:
1777:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2412              		.loc 1 1777 18
 2413 07b2 204B     		ldr	r3, .L285
 2414 07b4 D3F88830 		ldr	r3, [r3, #136]
1777:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2415              		.loc 1 1777 16
 2416 07b8 03F44043 		and	r3, r3, #49152
 2417 07bc 7B61     		str	r3, [r7, #20]
 2418 07be 7B69     		ldr	r3, [r7, #20]
 2419 07c0 B3F5804F 		cmp	r3, #16384
 2420 07c4 0AD0     		beq	.L200
 2421 07c6 7B69     		ldr	r3, [r7, #20]
 2422 07c8 B3F5004F 		cmp	r3, #32768
 2423 07cc 0AD0     		beq	.L201
 2424 07ce 7B69     		ldr	r3, [r7, #20]
 2425 07d0 002B     		cmp	r3, #0
 2426 07d2 11D1     		bne	.L269
1782:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2427              		.loc 1 1782 23
 2428 07d4 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 2429 07d8 F861     		str	r0, [r7, #28]
1783:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C2CLKSOURCE_SYSCLK:
 2430              		.loc 1 1783 11
 2431 07da 10E0     		b	.L203
 2432              	.L200:
1785:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2433              		.loc 1 1785 23
 2434 07dc FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2435 07e0 F861     		str	r0, [r7, #28]
1786:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C2CLKSOURCE_HSI:
 2436              		.loc 1 1786 11
 2437 07e2 0CE0     		b	.L203
 2438              	.L201:
1788:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2439              		.loc 1 1788 14
 2440 07e4 134B     		ldr	r3, .L285
 2441 07e6 1B68     		ldr	r3, [r3]
 2442 07e8 03F48063 		and	r3, r3, #1024
1788:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2443              		.loc 1 1788 13
 2444 07ec B3F5806F 		cmp	r3, #1024
 2445 07f0 04D1     		bne	.L270
1790:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2446              		.loc 1 1790 23
 2447 07f2 114B     		ldr	r3, .L285+4
 2448 07f4 FB61     		str	r3, [r7, #28]
1792:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
 2449              		.loc 1 1792 11
 2450 07f6 01E0     		b	.L270
 2451              	.L269:
1795:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 2452              		.loc 1 1795 11
 2453 07f8 00BF     		nop
 2454 07fa FEE0     		b	.L81
 2455              	.L270:
1792:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
ARM GAS  /tmp/ccrFGxs0.s 			page 84


 2456              		.loc 1 1792 11
 2457 07fc 00BF     		nop
 2458              	.L203:
1798:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2459              		.loc 1 1798 9
 2460 07fe FCE0     		b	.L81
 2461              	.L108:
1806:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2462              		.loc 1 1806 18
 2463 0800 0C4B     		ldr	r3, .L285
 2464 0802 D3F88830 		ldr	r3, [r3, #136]
1806:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2465              		.loc 1 1806 16
 2466 0806 03F44033 		and	r3, r3, #196608
 2467 080a 7B61     		str	r3, [r7, #20]
 2468 080c 7B69     		ldr	r3, [r7, #20]
 2469 080e B3F5803F 		cmp	r3, #65536
 2470 0812 0AD0     		beq	.L205
 2471 0814 7B69     		ldr	r3, [r7, #20]
 2472 0816 B3F5003F 		cmp	r3, #131072
 2473 081a 0FD0     		beq	.L206
 2474 081c 7B69     		ldr	r3, [r7, #20]
 2475 081e 002B     		cmp	r3, #0
 2476 0820 16D1     		bne	.L271
1811:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2477              		.loc 1 1811 23
 2478 0822 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 2479 0826 F861     		str	r0, [r7, #28]
1812:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C3CLKSOURCE_SYSCLK:
 2480              		.loc 1 1812 11
 2481 0828 15E0     		b	.L208
 2482              	.L205:
1814:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2483              		.loc 1 1814 23
 2484 082a FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2485 082e F861     		str	r0, [r7, #28]
1815:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C3CLKSOURCE_HSI:
 2486              		.loc 1 1815 11
 2487 0830 11E0     		b	.L208
 2488              	.L286:
 2489 0832 00BF     		.align	2
 2490              	.L285:
 2491 0834 00100240 		.word	1073876992
 2492 0838 0024F400 		.word	16000000
 2493              	.L206:
1817:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2494              		.loc 1 1817 14
 2495 083c 714B     		ldr	r3, .L287
 2496 083e 1B68     		ldr	r3, [r3]
 2497 0840 03F48063 		and	r3, r3, #1024
1817:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2498              		.loc 1 1817 13
 2499 0844 B3F5806F 		cmp	r3, #1024
 2500 0848 04D1     		bne	.L272
1819:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2501              		.loc 1 1819 23
 2502 084a 6F4B     		ldr	r3, .L287+4
ARM GAS  /tmp/ccrFGxs0.s 			page 85


 2503 084c FB61     		str	r3, [r7, #28]
1821:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
 2504              		.loc 1 1821 11
 2505 084e 01E0     		b	.L272
 2506              	.L271:
1824:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 2507              		.loc 1 1824 11
 2508 0850 00BF     		nop
 2509 0852 D2E0     		b	.L81
 2510              	.L272:
1821:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
 2511              		.loc 1 1821 11
 2512 0854 00BF     		nop
 2513              	.L208:
1827:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2514              		.loc 1 1827 9
 2515 0856 D0E0     		b	.L81
 2516              	.L119:
1835:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2517              		.loc 1 1835 18
 2518 0858 6A4B     		ldr	r3, .L287
 2519 085a D3F89C30 		ldr	r3, [r3, #156]
1835:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2520              		.loc 1 1835 16
 2521 085e 03F00303 		and	r3, r3, #3
 2522 0862 7B61     		str	r3, [r7, #20]
 2523 0864 7B69     		ldr	r3, [r7, #20]
 2524 0866 012B     		cmp	r3, #1
 2525 0868 0AD0     		beq	.L210
 2526 086a 7B69     		ldr	r3, [r7, #20]
 2527 086c 002B     		cmp	r3, #0
 2528 086e 03D0     		beq	.L211
 2529 0870 7B69     		ldr	r3, [r7, #20]
 2530 0872 022B     		cmp	r3, #2
 2531 0874 08D0     		beq	.L212
1853:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 2532              		.loc 1 1853 11
 2533 0876 11E0     		b	.L214
 2534              	.L211:
1840:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2535              		.loc 1 1840 23
 2536 0878 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 2537 087c F861     		str	r0, [r7, #28]
1841:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C4CLKSOURCE_SYSCLK:
 2538              		.loc 1 1841 11
 2539 087e 0DE0     		b	.L214
 2540              	.L210:
1843:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2541              		.loc 1 1843 23
 2542 0880 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2543 0884 F861     		str	r0, [r7, #28]
1844:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C4CLKSOURCE_HSI:
 2544              		.loc 1 1844 11
 2545 0886 09E0     		b	.L214
 2546              	.L212:
1846:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2547              		.loc 1 1846 14
ARM GAS  /tmp/ccrFGxs0.s 			page 86


 2548 0888 5E4B     		ldr	r3, .L287
 2549 088a 1B68     		ldr	r3, [r3]
 2550 088c 03F48063 		and	r3, r3, #1024
1846:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2551              		.loc 1 1846 13
 2552 0890 B3F5806F 		cmp	r3, #1024
 2553 0894 01D1     		bne	.L273
1848:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2554              		.loc 1 1848 23
 2555 0896 5C4B     		ldr	r3, .L287+4
 2556 0898 FB61     		str	r3, [r7, #28]
 2557              	.L273:
1850:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
 2558              		.loc 1 1850 11
 2559 089a 00BF     		nop
 2560              	.L214:
1856:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2561              		.loc 1 1856 9
 2562 089c ADE0     		b	.L81
 2563              	.L94:
1864:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2564              		.loc 1 1864 18
 2565 089e 594B     		ldr	r3, .L287
 2566 08a0 D3F88830 		ldr	r3, [r3, #136]
1864:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2567              		.loc 1 1864 16
 2568 08a4 03F44023 		and	r3, r3, #786432
 2569 08a8 7B61     		str	r3, [r7, #20]
 2570 08aa 7B69     		ldr	r3, [r7, #20]
 2571 08ac B3F5802F 		cmp	r3, #262144
 2572 08b0 14D0     		beq	.L216
 2573 08b2 7B69     		ldr	r3, [r7, #20]
 2574 08b4 B3F5802F 		cmp	r3, #262144
 2575 08b8 03D8     		bhi	.L217
 2576 08ba 7B69     		ldr	r3, [r7, #20]
 2577 08bc 002B     		cmp	r3, #0
 2578 08be 09D0     		beq	.L218
1900:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 2579              		.loc 1 1900 11
 2580 08c0 31E0     		b	.L222
 2581              	.L217:
 2582 08c2 7B69     		ldr	r3, [r7, #20]
 2583 08c4 B3F5002F 		cmp	r3, #524288
 2584 08c8 13D0     		beq	.L220
 2585 08ca 7B69     		ldr	r3, [r7, #20]
 2586 08cc B3F5402F 		cmp	r3, #786432
 2587 08d0 19D0     		beq	.L221
 2588 08d2 28E0     		b	.L222
 2589              	.L218:
1869:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2590              		.loc 1 1869 23
 2591 08d4 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 2592 08d8 F861     		str	r0, [r7, #28]
1870:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPTIM1CLKSOURCE_LSI:
 2593              		.loc 1 1870 11
 2594 08da 24E0     		b	.L222
 2595              	.L216:
ARM GAS  /tmp/ccrFGxs0.s 			page 87


1872:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2596              		.loc 1 1872 14
 2597 08dc 494B     		ldr	r3, .L287
 2598 08de D3F89430 		ldr	r3, [r3, #148]
 2599 08e2 03F00203 		and	r3, r3, #2
1872:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2600              		.loc 1 1872 13
 2601 08e6 022B     		cmp	r3, #2
 2602 08e8 18D1     		bne	.L274
1882:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
 2603              		.loc 1 1882 25
 2604 08ea 4FF4FA43 		mov	r3, #32000
 2605 08ee FB61     		str	r3, [r7, #28]
1885:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPTIM1CLKSOURCE_HSI:
 2606              		.loc 1 1885 11
 2607 08f0 14E0     		b	.L274
 2608              	.L220:
1887:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2609              		.loc 1 1887 14
 2610 08f2 444B     		ldr	r3, .L287
 2611 08f4 1B68     		ldr	r3, [r3]
 2612 08f6 03F48063 		and	r3, r3, #1024
1887:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2613              		.loc 1 1887 13
 2614 08fa B3F5806F 		cmp	r3, #1024
 2615 08fe 0FD1     		bne	.L275
1889:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2616              		.loc 1 1889 23
 2617 0900 414B     		ldr	r3, .L287+4
 2618 0902 FB61     		str	r3, [r7, #28]
1891:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPTIM1CLKSOURCE_LSE:
 2619              		.loc 1 1891 11
 2620 0904 0CE0     		b	.L275
 2621              	.L221:
1893:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2622              		.loc 1 1893 14
 2623 0906 3F4B     		ldr	r3, .L287
 2624 0908 D3F89030 		ldr	r3, [r3, #144]
 2625 090c 03F00203 		and	r3, r3, #2
1893:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2626              		.loc 1 1893 13
 2627 0910 022B     		cmp	r3, #2
 2628 0912 07D1     		bne	.L276
1895:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2629              		.loc 1 1895 23
 2630 0914 4FF40043 		mov	r3, #32768
 2631 0918 FB61     		str	r3, [r7, #28]
1897:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
 2632              		.loc 1 1897 11
 2633 091a 03E0     		b	.L276
 2634              	.L274:
1885:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPTIM1CLKSOURCE_HSI:
 2635              		.loc 1 1885 11
 2636 091c 00BF     		nop
 2637 091e 6CE0     		b	.L81
 2638              	.L275:
1891:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPTIM1CLKSOURCE_LSE:
ARM GAS  /tmp/ccrFGxs0.s 			page 88


 2639              		.loc 1 1891 11
 2640 0920 00BF     		nop
 2641 0922 6AE0     		b	.L81
 2642              	.L276:
1897:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
 2643              		.loc 1 1897 11
 2644 0924 00BF     		nop
 2645              	.L222:
1903:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2646              		.loc 1 1903 9
 2647 0926 68E0     		b	.L81
 2648              	.L113:
1909:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2649              		.loc 1 1909 17
 2650 0928 364B     		ldr	r3, .L287
 2651 092a D3F88830 		ldr	r3, [r3, #136]
1909:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2652              		.loc 1 1909 15
 2653 092e 03F44013 		and	r3, r3, #3145728
 2654 0932 7B61     		str	r3, [r7, #20]
 2655 0934 7B69     		ldr	r3, [r7, #20]
 2656 0936 B3F5801F 		cmp	r3, #1048576
 2657 093a 14D0     		beq	.L226
 2658 093c 7B69     		ldr	r3, [r7, #20]
 2659 093e B3F5801F 		cmp	r3, #1048576
 2660 0942 03D8     		bhi	.L227
 2661 0944 7B69     		ldr	r3, [r7, #20]
 2662 0946 002B     		cmp	r3, #0
 2663 0948 09D0     		beq	.L228
1945:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 2664              		.loc 1 1945 11
 2665 094a 31E0     		b	.L232
 2666              	.L227:
 2667 094c 7B69     		ldr	r3, [r7, #20]
 2668 094e B3F5001F 		cmp	r3, #2097152
 2669 0952 13D0     		beq	.L230
 2670 0954 7B69     		ldr	r3, [r7, #20]
 2671 0956 B3F5401F 		cmp	r3, #3145728
 2672 095a 19D0     		beq	.L231
 2673 095c 28E0     		b	.L232
 2674              	.L228:
1914:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2675              		.loc 1 1914 23
 2676 095e FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 2677 0962 F861     		str	r0, [r7, #28]
1915:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPTIM2CLKSOURCE_LSI:
 2678              		.loc 1 1915 11
 2679 0964 24E0     		b	.L232
 2680              	.L226:
1917:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2681              		.loc 1 1917 14
 2682 0966 274B     		ldr	r3, .L287
 2683 0968 D3F89430 		ldr	r3, [r3, #148]
 2684 096c 03F00203 		and	r3, r3, #2
1917:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2685              		.loc 1 1917 13
 2686 0970 022B     		cmp	r3, #2
ARM GAS  /tmp/ccrFGxs0.s 			page 89


 2687 0972 18D1     		bne	.L277
1927:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
 2688              		.loc 1 1927 25
 2689 0974 4FF4FA43 		mov	r3, #32000
 2690 0978 FB61     		str	r3, [r7, #28]
1930:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPTIM2CLKSOURCE_HSI:
 2691              		.loc 1 1930 11
 2692 097a 14E0     		b	.L277
 2693              	.L230:
1932:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2694              		.loc 1 1932 14
 2695 097c 214B     		ldr	r3, .L287
 2696 097e 1B68     		ldr	r3, [r3]
 2697 0980 03F48063 		and	r3, r3, #1024
1932:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2698              		.loc 1 1932 13
 2699 0984 B3F5806F 		cmp	r3, #1024
 2700 0988 0FD1     		bne	.L278
1934:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2701              		.loc 1 1934 23
 2702 098a 1F4B     		ldr	r3, .L287+4
 2703 098c FB61     		str	r3, [r7, #28]
1936:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPTIM2CLKSOURCE_LSE:
 2704              		.loc 1 1936 11
 2705 098e 0CE0     		b	.L278
 2706              	.L231:
1938:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2707              		.loc 1 1938 14
 2708 0990 1C4B     		ldr	r3, .L287
 2709 0992 D3F89030 		ldr	r3, [r3, #144]
 2710 0996 03F00203 		and	r3, r3, #2
1938:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2711              		.loc 1 1938 13
 2712 099a 022B     		cmp	r3, #2
 2713 099c 07D1     		bne	.L279
1940:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2714              		.loc 1 1940 23
 2715 099e 4FF40043 		mov	r3, #32768
 2716 09a2 FB61     		str	r3, [r7, #28]
1942:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
 2717              		.loc 1 1942 11
 2718 09a4 03E0     		b	.L279
 2719              	.L277:
1930:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPTIM2CLKSOURCE_HSI:
 2720              		.loc 1 1930 11
 2721 09a6 00BF     		nop
 2722 09a8 27E0     		b	.L81
 2723              	.L278:
1936:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPTIM2CLKSOURCE_LSE:
 2724              		.loc 1 1936 11
 2725 09aa 00BF     		nop
 2726 09ac 25E0     		b	.L81
 2727              	.L279:
1942:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
 2728              		.loc 1 1942 11
 2729 09ae 00BF     		nop
 2730              	.L232:
ARM GAS  /tmp/ccrFGxs0.s 			page 90


1948:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2731              		.loc 1 1948 9
 2732 09b0 23E0     		b	.L81
 2733              	.L117:
1956:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2734              		.loc 1 1956 18
 2735 09b2 144B     		ldr	r3, .L287
 2736 09b4 D3F88830 		ldr	r3, [r3, #136]
1956:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2737              		.loc 1 1956 16
 2738 09b8 03F08043 		and	r3, r3, #1073741824
 2739 09bc 7B61     		str	r3, [r7, #20]
 2740 09be 7B69     		ldr	r3, [r7, #20]
 2741 09c0 002B     		cmp	r3, #0
 2742 09c2 04D0     		beq	.L236
 2743 09c4 7B69     		ldr	r3, [r7, #20]
 2744 09c6 B3F1804F 		cmp	r3, #1073741824
 2745 09ca 04D0     		beq	.L237
1971:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 2746              		.loc 1 1971 11
 2747 09cc 0DE0     		b	.L239
 2748              	.L236:
1961:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2749              		.loc 1 1961 23
 2750 09ce FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 2751 09d2 F861     		str	r0, [r7, #28]
1962:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_SWPMI1CLKSOURCE_HSI:
 2752              		.loc 1 1962 11
 2753 09d4 09E0     		b	.L239
 2754              	.L237:
1964:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2755              		.loc 1 1964 14
 2756 09d6 0B4B     		ldr	r3, .L287
 2757 09d8 1B68     		ldr	r3, [r3]
 2758 09da 03F48063 		and	r3, r3, #1024
1964:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2759              		.loc 1 1964 13
 2760 09de B3F5806F 		cmp	r3, #1024
 2761 09e2 01D1     		bne	.L280
1966:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2762              		.loc 1 1966 23
 2763 09e4 084B     		ldr	r3, .L287+4
 2764 09e6 FB61     		str	r3, [r7, #28]
 2765              	.L280:
1968:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
 2766              		.loc 1 1968 11
 2767 09e8 00BF     		nop
 2768              	.L239:
1974:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2769              		.loc 1 1974 9
 2770 09ea 06E0     		b	.L81
 2771              	.L242:
1202:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 2772              		.loc 1 1202 7
 2773 09ec 00BF     		nop
 2774 09ee 04E0     		b	.L81
 2775              	.L243:
ARM GAS  /tmp/ccrFGxs0.s 			page 91


1176:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_RTCCLKSOURCE_LSI:
 2776              		.loc 1 1176 7
 2777 09f0 00BF     		nop
 2778 09f2 02E0     		b	.L81
 2779              	.L244:
1192:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_RTCCLKSOURCE_HSE_DIV32:
 2780              		.loc 1 1192 7
 2781 09f4 00BF     		nop
 2782 09f6 00E0     		b	.L81
 2783              	.L245:
1199:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     default:
 2784              		.loc 1 1199 7
 2785 09f8 00BF     		nop
 2786              	.L81:
2023:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2024:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2025:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2026:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   return(frequency);
 2787              		.loc 1 2026 9
 2788 09fa FB69     		ldr	r3, [r7, #28]
2027:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 2789              		.loc 1 2027 1
 2790 09fc 1846     		mov	r0, r3
 2791 09fe 2037     		adds	r7, r7, #32
 2792              	.LCFI14:
 2793              		.cfi_def_cfa_offset 8
 2794 0a00 BD46     		mov	sp, r7
 2795              	.LCFI15:
 2796              		.cfi_def_cfa_register 13
 2797              		@ sp needed
 2798 0a02 80BD     		pop	{r7, pc}
 2799              	.L288:
 2800              		.align	2
 2801              	.L287:
 2802 0a04 00100240 		.word	1073876992
 2803 0a08 0024F400 		.word	16000000
 2804              		.cfi_endproc
 2805              	.LFE132:
 2807              		.section	.text.HAL_RCCEx_EnablePLLSAI1,"ax",%progbits
 2808              		.align	1
 2809              		.global	HAL_RCCEx_EnablePLLSAI1
 2810              		.syntax unified
 2811              		.thumb
 2812              		.thumb_func
 2813              		.fpu fpv4-sp-d16
 2815              	HAL_RCCEx_EnablePLLSAI1:
 2816              	.LFB133:
2028:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2029:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2030:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @}
2031:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2032:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2033:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions_Group2 Extended Clock management functions
2034:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  *  @brief  Extended Clock management functions
2035:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  *
2036:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** @verbatim
2037:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  ===============================================================================
ARM GAS  /tmp/ccrFGxs0.s 			page 92


2038:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                 ##### Extended clock management functions  #####
2039:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  ===============================================================================
2040:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     [..]
2041:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     This subsection provides a set of functions allowing to control the
2042:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     activation or deactivation of MSI PLL-mode, PLLSAI1, PLLSAI2, LSE CSS,
2043:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     Low speed clock output and clock after wake-up from STOP mode.
2044:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** @endverbatim
2045:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @{
2046:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2047:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2048:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1_SUPPORT)
2049:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2050:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2051:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Enable PLLSAI1.
2052:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  PLLSAI1Init  pointer to an RCC_PLLSAI1InitTypeDef structure that
2053:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         contains the configuration information for the PLLSAI1
2054:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval HAL status
2055:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2056:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** HAL_StatusTypeDef HAL_RCCEx_EnablePLLSAI1(RCC_PLLSAI1InitTypeDef  *PLLSAI1Init)
2057:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 2817              		.loc 1 2057 1
 2818              		.cfi_startproc
 2819              		@ args = 0, pretend = 0, frame = 16
 2820              		@ frame_needed = 1, uses_anonymous_args = 0
 2821 0000 80B5     		push	{r7, lr}
 2822              	.LCFI16:
 2823              		.cfi_def_cfa_offset 8
 2824              		.cfi_offset 7, -8
 2825              		.cfi_offset 14, -4
 2826 0002 84B0     		sub	sp, sp, #16
 2827              	.LCFI17:
 2828              		.cfi_def_cfa_offset 24
 2829 0004 00AF     		add	r7, sp, #0
 2830              	.LCFI18:
 2831              		.cfi_def_cfa_register 7
 2832 0006 7860     		str	r0, [r7, #4]
2058:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t tickstart;
2059:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 2833              		.loc 1 2059 21
 2834 0008 0023     		movs	r3, #0
 2835 000a FB73     		strb	r3, [r7, #15]
2060:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2061:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* check for PLLSAI1 Parameters used to output PLLSAI1CLK */
2062:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1SOURCE(PLLSAI1Init->PLLSAI1Source));
2063:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1M_VALUE(PLLSAI1Init->PLLSAI1M));
2064:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1N_VALUE(PLLSAI1Init->PLLSAI1N));
2065:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1P_VALUE(PLLSAI1Init->PLLSAI1P));
2066:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1Q_VALUE(PLLSAI1Init->PLLSAI1Q));
2067:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1R_VALUE(PLLSAI1Init->PLLSAI1R));
2068:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1Init->PLLSAI1ClockOut));
2069:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2070:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Disable the PLLSAI1 */
2071:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_PLLSAI1_DISABLE();
 2836              		.loc 1 2071 3
 2837 000c 2E4B     		ldr	r3, .L297
 2838 000e 1B68     		ldr	r3, [r3]
 2839 0010 2D4A     		ldr	r2, .L297
ARM GAS  /tmp/ccrFGxs0.s 			page 93


 2840 0012 23F08063 		bic	r3, r3, #67108864
 2841 0016 1360     		str	r3, [r2]
2072:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2073:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get Start Tick*/
2074:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   tickstart = HAL_GetTick();
 2842              		.loc 1 2074 15
 2843 0018 FFF7FEFF 		bl	HAL_GetTick
 2844 001c B860     		str	r0, [r7, #8]
2075:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2076:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Wait till PLLSAI1 is ready to be updated */
2077:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 2845              		.loc 1 2077 8
 2846 001e 09E0     		b	.L290
 2847              	.L292:
2078:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2079:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 2848              		.loc 1 2079 9
 2849 0020 FFF7FEFF 		bl	HAL_GetTick
 2850 0024 0246     		mov	r2, r0
 2851              		.loc 1 2079 23
 2852 0026 BB68     		ldr	r3, [r7, #8]
 2853 0028 D31A     		subs	r3, r2, r3
 2854              		.loc 1 2079 7
 2855 002a 022B     		cmp	r3, #2
 2856 002c 02D9     		bls	.L290
2080:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2081:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = HAL_TIMEOUT;
 2857              		.loc 1 2081 14
 2858 002e 0323     		movs	r3, #3
 2859 0030 FB73     		strb	r3, [r7, #15]
2082:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 2860              		.loc 1 2082 7
 2861 0032 05E0     		b	.L291
 2862              	.L290:
2077:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 2863              		.loc 1 2077 9
 2864 0034 244B     		ldr	r3, .L297
 2865 0036 1B68     		ldr	r3, [r3]
 2866 0038 03F00063 		and	r3, r3, #134217728
2077:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 2867              		.loc 1 2077 8
 2868 003c 002B     		cmp	r3, #0
 2869 003e EFD1     		bne	.L292
 2870              	.L291:
2083:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2084:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2085:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2086:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(status == HAL_OK)
 2871              		.loc 1 2086 5
 2872 0040 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 2873 0042 002B     		cmp	r3, #0
 2874 0044 3AD1     		bne	.L293
2087:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2088:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
2089:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI1 Multiplication factor N */
2090:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI1 Division factors M, P, Q and R */
2091:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI1_CONFIG(PLLSAI1Init->PLLSAI1M, PLLSAI1Init->PLLSAI1N, PLLSAI1Init->PLLSAI1P, P
ARM GAS  /tmp/ccrFGxs0.s 			page 94


2092:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
2093:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI1 Multiplication factor N */
2094:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI1 Division factors P, Q and R */
2095:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI1_CONFIG(PLLSAI1Init->PLLSAI1N, PLLSAI1Init->PLLSAI1P, PLLSAI1Init->PLLSAI1Q, P
 2875              		.loc 1 2095 5
 2876 0046 204B     		ldr	r3, .L297
 2877 0048 1A69     		ldr	r2, [r3, #16]
 2878 004a 204B     		ldr	r3, .L297+4
 2879 004c 1340     		ands	r3, r3, r2
 2880 004e 7A68     		ldr	r2, [r7, #4]
 2881 0050 9268     		ldr	r2, [r2, #8]
 2882 0052 1102     		lsls	r1, r2, #8
 2883 0054 7A68     		ldr	r2, [r7, #4]
 2884 0056 1269     		ldr	r2, [r2, #16]
 2885 0058 5208     		lsrs	r2, r2, #1
 2886 005a 013A     		subs	r2, r2, #1
 2887 005c 5205     		lsls	r2, r2, #21
 2888 005e 1143     		orrs	r1, r1, r2
 2889 0060 7A68     		ldr	r2, [r7, #4]
 2890 0062 5269     		ldr	r2, [r2, #20]
 2891 0064 5208     		lsrs	r2, r2, #1
 2892 0066 013A     		subs	r2, r2, #1
 2893 0068 5206     		lsls	r2, r2, #25
 2894 006a 1143     		orrs	r1, r1, r2
 2895 006c 7A68     		ldr	r2, [r7, #4]
 2896 006e D268     		ldr	r2, [r2, #12]
 2897 0070 D206     		lsls	r2, r2, #27
 2898 0072 0A43     		orrs	r2, r2, r1
 2899 0074 1449     		ldr	r1, .L297
 2900 0076 1343     		orrs	r3, r3, r2
 2901 0078 0B61     		str	r3, [r1, #16]
2096:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
2097:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI1 Clock output(s) */
2098:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1Init->PLLSAI1ClockOut);
 2902              		.loc 1 2098 5
 2903 007a 134B     		ldr	r3, .L297
 2904 007c 1A69     		ldr	r2, [r3, #16]
 2905 007e 7B68     		ldr	r3, [r7, #4]
 2906 0080 9B69     		ldr	r3, [r3, #24]
 2907 0082 1149     		ldr	r1, .L297
 2908 0084 1343     		orrs	r3, r3, r2
 2909 0086 0B61     		str	r3, [r1, #16]
2099:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2100:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
2101:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI1_ENABLE();
 2910              		.loc 1 2101 5
 2911 0088 0F4B     		ldr	r3, .L297
 2912 008a 1B68     		ldr	r3, [r3]
 2913 008c 0E4A     		ldr	r2, .L297
 2914 008e 43F08063 		orr	r3, r3, #67108864
 2915 0092 1360     		str	r3, [r2]
2102:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2103:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Get Start Tick*/
2104:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 2916              		.loc 1 2104 17
 2917 0094 FFF7FEFF 		bl	HAL_GetTick
 2918 0098 B860     		str	r0, [r7, #8]
ARM GAS  /tmp/ccrFGxs0.s 			page 95


2105:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2106:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Wait till PLLSAI1 is ready */
2107:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 2919              		.loc 1 2107 10
 2920 009a 09E0     		b	.L294
 2921              	.L295:
2108:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2109:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 2922              		.loc 1 2109 11
 2923 009c FFF7FEFF 		bl	HAL_GetTick
 2924 00a0 0246     		mov	r2, r0
 2925              		.loc 1 2109 25
 2926 00a2 BB68     		ldr	r3, [r7, #8]
 2927 00a4 D31A     		subs	r3, r2, r3
 2928              		.loc 1 2109 9
 2929 00a6 022B     		cmp	r3, #2
 2930 00a8 02D9     		bls	.L294
2110:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
2111:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = HAL_TIMEOUT;
 2931              		.loc 1 2111 16
 2932 00aa 0323     		movs	r3, #3
 2933 00ac FB73     		strb	r3, [r7, #15]
2112:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
 2934              		.loc 1 2112 9
 2935 00ae 05E0     		b	.L293
 2936              	.L294:
2107:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 2937              		.loc 1 2107 11
 2938 00b0 054B     		ldr	r3, .L297
 2939 00b2 1B68     		ldr	r3, [r3]
 2940 00b4 03F00063 		and	r3, r3, #134217728
2107:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 2941              		.loc 1 2107 10
 2942 00b8 002B     		cmp	r3, #0
 2943 00ba EFD0     		beq	.L295
 2944              	.L293:
2113:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
2114:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2115:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2116:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2117:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   return status;
 2945              		.loc 1 2117 10
 2946 00bc FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
2118:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 2947              		.loc 1 2118 1
 2948 00be 1846     		mov	r0, r3
 2949 00c0 1037     		adds	r7, r7, #16
 2950              	.LCFI19:
 2951              		.cfi_def_cfa_offset 8
 2952 00c2 BD46     		mov	sp, r7
 2953              	.LCFI20:
 2954              		.cfi_def_cfa_register 13
 2955              		@ sp needed
 2956 00c4 80BD     		pop	{r7, pc}
 2957              	.L298:
 2958 00c6 00BF     		.align	2
 2959              	.L297:
ARM GAS  /tmp/ccrFGxs0.s 			page 96


 2960 00c8 00100240 		.word	1073876992
 2961 00cc FF809D01 		.word	27099391
 2962              		.cfi_endproc
 2963              	.LFE133:
 2965              		.section	.text.HAL_RCCEx_DisablePLLSAI1,"ax",%progbits
 2966              		.align	1
 2967              		.global	HAL_RCCEx_DisablePLLSAI1
 2968              		.syntax unified
 2969              		.thumb
 2970              		.thumb_func
 2971              		.fpu fpv4-sp-d16
 2973              	HAL_RCCEx_DisablePLLSAI1:
 2974              	.LFB134:
2119:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2120:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2121:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Disable PLLSAI1.
2122:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval HAL status
2123:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2124:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** HAL_StatusTypeDef HAL_RCCEx_DisablePLLSAI1(void)
2125:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 2975              		.loc 1 2125 1
 2976              		.cfi_startproc
 2977              		@ args = 0, pretend = 0, frame = 8
 2978              		@ frame_needed = 1, uses_anonymous_args = 0
 2979 0000 80B5     		push	{r7, lr}
 2980              	.LCFI21:
 2981              		.cfi_def_cfa_offset 8
 2982              		.cfi_offset 7, -8
 2983              		.cfi_offset 14, -4
 2984 0002 82B0     		sub	sp, sp, #8
 2985              	.LCFI22:
 2986              		.cfi_def_cfa_offset 16
 2987 0004 00AF     		add	r7, sp, #0
 2988              	.LCFI23:
 2989              		.cfi_def_cfa_register 7
2126:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t tickstart;
2127:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 2990              		.loc 1 2127 21
 2991 0006 0023     		movs	r3, #0
 2992 0008 FB71     		strb	r3, [r7, #7]
2128:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2129:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Disable the PLLSAI1 */
2130:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_PLLSAI1_DISABLE();
 2993              		.loc 1 2130 3
 2994 000a 194B     		ldr	r3, .L305
 2995 000c 1B68     		ldr	r3, [r3]
 2996 000e 184A     		ldr	r2, .L305
 2997 0010 23F08063 		bic	r3, r3, #67108864
 2998 0014 1360     		str	r3, [r2]
2131:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2132:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get Start Tick*/
2133:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   tickstart = HAL_GetTick();
 2999              		.loc 1 2133 15
 3000 0016 FFF7FEFF 		bl	HAL_GetTick
 3001 001a 3860     		str	r0, [r7]
2134:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2135:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Wait till PLLSAI1 is ready */
ARM GAS  /tmp/ccrFGxs0.s 			page 97


2136:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 3002              		.loc 1 2136 8
 3003 001c 09E0     		b	.L300
 3004              	.L302:
2137:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2138:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 3005              		.loc 1 2138 9
 3006 001e FFF7FEFF 		bl	HAL_GetTick
 3007 0022 0246     		mov	r2, r0
 3008              		.loc 1 2138 23
 3009 0024 3B68     		ldr	r3, [r7]
 3010 0026 D31A     		subs	r3, r2, r3
 3011              		.loc 1 2138 7
 3012 0028 022B     		cmp	r3, #2
 3013 002a 02D9     		bls	.L300
2139:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2140:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = HAL_TIMEOUT;
 3014              		.loc 1 2140 14
 3015 002c 0323     		movs	r3, #3
 3016 002e FB71     		strb	r3, [r7, #7]
2141:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 3017              		.loc 1 2141 7
 3018 0030 05E0     		b	.L301
 3019              	.L300:
2136:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3020              		.loc 1 2136 9
 3021 0032 0F4B     		ldr	r3, .L305
 3022 0034 1B68     		ldr	r3, [r3]
 3023 0036 03F00063 		and	r3, r3, #134217728
2136:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3024              		.loc 1 2136 8
 3025 003a 002B     		cmp	r3, #0
 3026 003c EFD1     		bne	.L302
 3027              	.L301:
2142:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2143:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2144:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2145:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Disable the PLLSAI1 Clock outputs */
2146:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_PLLSAI1CLKOUT_DISABLE(RCC_PLLSAI1CFGR_PLLSAI1PEN|RCC_PLLSAI1CFGR_PLLSAI1QEN|RCC_PLLSAI1
 3028              		.loc 1 2146 3
 3029 003e 0C4B     		ldr	r3, .L305
 3030 0040 1B69     		ldr	r3, [r3, #16]
 3031 0042 0B4A     		ldr	r2, .L305
 3032 0044 23F08873 		bic	r3, r3, #17825792
 3033 0048 23F48033 		bic	r3, r3, #65536
 3034 004c 1361     		str	r3, [r2, #16]
2147:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2148:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Reset PLL source to save power if no PLLs on */
2149:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2_SUPPORT)
2150:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(READ_BIT(RCC->CR, (RCC_CR_PLLRDY | RCC_CR_PLLSAI2RDY)) == 0U)
 3035              		.loc 1 2150 6
 3036 004e 084B     		ldr	r3, .L305
 3037 0050 1B68     		ldr	r3, [r3]
 3038 0052 03F00853 		and	r3, r3, #570425344
 3039              		.loc 1 2150 5
 3040 0056 002B     		cmp	r3, #0
 3041 0058 05D1     		bne	.L303
ARM GAS  /tmp/ccrFGxs0.s 			page 98


2151:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2152:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 3042              		.loc 1 2152 5
 3043 005a 054B     		ldr	r3, .L305
 3044 005c DB68     		ldr	r3, [r3, #12]
 3045 005e 044A     		ldr	r2, .L305
 3046 0060 23F00303 		bic	r3, r3, #3
 3047 0064 D360     		str	r3, [r2, #12]
 3048              	.L303:
2153:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2154:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
2155:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
2156:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2157:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
2158:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2159:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2_SUPPORT */
2160:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2161:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   return status;
 3049              		.loc 1 2161 10
 3050 0066 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
2162:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 3051              		.loc 1 2162 1
 3052 0068 1846     		mov	r0, r3
 3053 006a 0837     		adds	r7, r7, #8
 3054              	.LCFI24:
 3055              		.cfi_def_cfa_offset 8
 3056 006c BD46     		mov	sp, r7
 3057              	.LCFI25:
 3058              		.cfi_def_cfa_register 13
 3059              		@ sp needed
 3060 006e 80BD     		pop	{r7, pc}
 3061              	.L306:
 3062              		.align	2
 3063              	.L305:
 3064 0070 00100240 		.word	1073876992
 3065              		.cfi_endproc
 3066              	.LFE134:
 3068              		.section	.text.HAL_RCCEx_EnablePLLSAI2,"ax",%progbits
 3069              		.align	1
 3070              		.global	HAL_RCCEx_EnablePLLSAI2
 3071              		.syntax unified
 3072              		.thumb
 3073              		.thumb_func
 3074              		.fpu fpv4-sp-d16
 3076              	HAL_RCCEx_EnablePLLSAI2:
 3077              	.LFB135:
2163:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2164:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1_SUPPORT */
2165:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2166:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2_SUPPORT)
2167:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2168:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2169:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Enable PLLSAI2.
2170:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  PLLSAI2Init  pointer to an RCC_PLLSAI2InitTypeDef structure that
2171:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         contains the configuration information for the PLLSAI2
2172:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval HAL status
2173:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
ARM GAS  /tmp/ccrFGxs0.s 			page 99


2174:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** HAL_StatusTypeDef HAL_RCCEx_EnablePLLSAI2(RCC_PLLSAI2InitTypeDef  *PLLSAI2Init)
2175:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 3078              		.loc 1 2175 1
 3079              		.cfi_startproc
 3080              		@ args = 0, pretend = 0, frame = 16
 3081              		@ frame_needed = 1, uses_anonymous_args = 0
 3082 0000 80B5     		push	{r7, lr}
 3083              	.LCFI26:
 3084              		.cfi_def_cfa_offset 8
 3085              		.cfi_offset 7, -8
 3086              		.cfi_offset 14, -4
 3087 0002 84B0     		sub	sp, sp, #16
 3088              	.LCFI27:
 3089              		.cfi_def_cfa_offset 24
 3090 0004 00AF     		add	r7, sp, #0
 3091              	.LCFI28:
 3092              		.cfi_def_cfa_register 7
 3093 0006 7860     		str	r0, [r7, #4]
2176:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t tickstart;
2177:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 3094              		.loc 1 2177 21
 3095 0008 0023     		movs	r3, #0
 3096 000a FB73     		strb	r3, [r7, #15]
2178:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2179:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* check for PLLSAI2 Parameters used to output PLLSAI2CLK */
2180:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI2SOURCE(PLLSAI2Init->PLLSAI2Source));
2181:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI2M_VALUE(PLLSAI2Init->PLLSAI2M));
2182:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI2N_VALUE(PLLSAI2Init->PLLSAI2N));
2183:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI2P_VALUE(PLLSAI2Init->PLLSAI2P));
2184:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
2185:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI2Q_VALUE(PLLSAI2Init->PLLSAI2Q));
2186:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2Q_DIV_SUPPORT */
2187:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI2R_VALUE(PLLSAI2Init->PLLSAI2R));
2188:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PLLSAI2Init->PLLSAI2ClockOut));
2189:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2190:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Disable the PLLSAI2 */
2191:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_PLLSAI2_DISABLE();
 3097              		.loc 1 2191 3
 3098 000c 2B4B     		ldr	r3, .L315
 3099 000e 1B68     		ldr	r3, [r3]
 3100 0010 2A4A     		ldr	r2, .L315
 3101 0012 23F08053 		bic	r3, r3, #268435456
 3102 0016 1360     		str	r3, [r2]
2192:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2193:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get Start Tick*/
2194:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   tickstart = HAL_GetTick();
 3103              		.loc 1 2194 15
 3104 0018 FFF7FEFF 		bl	HAL_GetTick
 3105 001c B860     		str	r0, [r7, #8]
2195:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2196:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Wait till PLLSAI2 is ready to be updated */
2197:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 3106              		.loc 1 2197 8
 3107 001e 09E0     		b	.L308
 3108              	.L310:
2198:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2199:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
ARM GAS  /tmp/ccrFGxs0.s 			page 100


 3109              		.loc 1 2199 9
 3110 0020 FFF7FEFF 		bl	HAL_GetTick
 3111 0024 0246     		mov	r2, r0
 3112              		.loc 1 2199 23
 3113 0026 BB68     		ldr	r3, [r7, #8]
 3114 0028 D31A     		subs	r3, r2, r3
 3115              		.loc 1 2199 7
 3116 002a 022B     		cmp	r3, #2
 3117 002c 02D9     		bls	.L308
2200:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2201:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = HAL_TIMEOUT;
 3118              		.loc 1 2201 14
 3119 002e 0323     		movs	r3, #3
 3120 0030 FB73     		strb	r3, [r7, #15]
2202:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 3121              		.loc 1 2202 7
 3122 0032 05E0     		b	.L309
 3123              	.L308:
2197:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3124              		.loc 1 2197 9
 3125 0034 214B     		ldr	r3, .L315
 3126 0036 1B68     		ldr	r3, [r3]
 3127 0038 03F00053 		and	r3, r3, #536870912
2197:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3128              		.loc 1 2197 8
 3129 003c 002B     		cmp	r3, #0
 3130 003e EFD1     		bne	.L310
 3131              	.L309:
2203:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2204:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2205:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2206:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(status == HAL_OK)
 3132              		.loc 1 2206 5
 3133 0040 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 3134 0042 002B     		cmp	r3, #0
 3135 0044 34D1     		bne	.L311
2207:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2208:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT) && defined(RCC_PLLSAI2Q_DIV_SUPPORT)
2209:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI2 Multiplication factor N */
2210:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI2 Division factors M, P, Q and R */
2211:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI2_CONFIG(PLLSAI2Init->PLLSAI2M, PLLSAI2Init->PLLSAI2N, PLLSAI2Init->PLLSAI2P, P
2212:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #elif defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
2213:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI2 Multiplication factor N */
2214:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI2 Division factors M, P and R */
2215:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI2_CONFIG(PLLSAI2Init->PLLSAI2M, PLLSAI2Init->PLLSAI2N, PLLSAI2Init->PLLSAI2P, P
2216:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #elif defined(RCC_PLLSAI2Q_DIV_SUPPORT)
2217:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI2 Multiplication factor N */
2218:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI2 Division factors P, Q and R */
2219:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI2_CONFIG(PLLSAI2Init->PLLSAI2N, PLLSAI2Init->PLLSAI2P, PLLSAI2Init->PLLSAI2Q, P
2220:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
2221:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI2 Multiplication factor N */
2222:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI2 Division factors P and R */
2223:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI2_CONFIG(PLLSAI2Init->PLLSAI2N, PLLSAI2Init->PLLSAI2P, PLLSAI2Init->PLLSAI2R);
 3136              		.loc 1 2223 5
 3137 0046 1D4B     		ldr	r3, .L315
 3138 0048 5A69     		ldr	r2, [r3, #20]
 3139 004a 1D4B     		ldr	r3, .L315+4
ARM GAS  /tmp/ccrFGxs0.s 			page 101


 3140 004c 1340     		ands	r3, r3, r2
 3141 004e 7A68     		ldr	r2, [r7, #4]
 3142 0050 9268     		ldr	r2, [r2, #8]
 3143 0052 1102     		lsls	r1, r2, #8
 3144 0054 7A68     		ldr	r2, [r7, #4]
 3145 0056 1269     		ldr	r2, [r2, #16]
 3146 0058 5208     		lsrs	r2, r2, #1
 3147 005a 013A     		subs	r2, r2, #1
 3148 005c 5206     		lsls	r2, r2, #25
 3149 005e 1143     		orrs	r1, r1, r2
 3150 0060 7A68     		ldr	r2, [r7, #4]
 3151 0062 D268     		ldr	r2, [r2, #12]
 3152 0064 D206     		lsls	r2, r2, #27
 3153 0066 0A43     		orrs	r2, r2, r1
 3154 0068 1449     		ldr	r1, .L315
 3155 006a 1343     		orrs	r3, r3, r2
 3156 006c 4B61     		str	r3, [r1, #20]
2224:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT && RCC_PLLSAI2Q_DIV_SUPPORT */
2225:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI2 Clock output(s) */
2226:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PLLSAI2Init->PLLSAI2ClockOut);
 3157              		.loc 1 2226 5
 3158 006e 134B     		ldr	r3, .L315
 3159 0070 5A69     		ldr	r2, [r3, #20]
 3160 0072 7B68     		ldr	r3, [r7, #4]
 3161 0074 5B69     		ldr	r3, [r3, #20]
 3162 0076 1149     		ldr	r1, .L315
 3163 0078 1343     		orrs	r3, r3, r2
 3164 007a 4B61     		str	r3, [r1, #20]
2227:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2228:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
2229:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI2_ENABLE();
 3165              		.loc 1 2229 5
 3166 007c 0F4B     		ldr	r3, .L315
 3167 007e 1B68     		ldr	r3, [r3]
 3168 0080 0E4A     		ldr	r2, .L315
 3169 0082 43F08053 		orr	r3, r3, #268435456
 3170 0086 1360     		str	r3, [r2]
2230:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2231:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Get Start Tick*/
2232:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 3171              		.loc 1 2232 17
 3172 0088 FFF7FEFF 		bl	HAL_GetTick
 3173 008c B860     		str	r0, [r7, #8]
2233:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2234:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Wait till PLLSAI2 is ready */
2235:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 3174              		.loc 1 2235 10
 3175 008e 09E0     		b	.L312
 3176              	.L313:
2236:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2237:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 3177              		.loc 1 2237 11
 3178 0090 FFF7FEFF 		bl	HAL_GetTick
 3179 0094 0246     		mov	r2, r0
 3180              		.loc 1 2237 25
 3181 0096 BB68     		ldr	r3, [r7, #8]
 3182 0098 D31A     		subs	r3, r2, r3
ARM GAS  /tmp/ccrFGxs0.s 			page 102


 3183              		.loc 1 2237 9
 3184 009a 022B     		cmp	r3, #2
 3185 009c 02D9     		bls	.L312
2238:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
2239:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = HAL_TIMEOUT;
 3186              		.loc 1 2239 16
 3187 009e 0323     		movs	r3, #3
 3188 00a0 FB73     		strb	r3, [r7, #15]
2240:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
 3189              		.loc 1 2240 9
 3190 00a2 05E0     		b	.L311
 3191              	.L312:
2235:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 3192              		.loc 1 2235 11
 3193 00a4 054B     		ldr	r3, .L315
 3194 00a6 1B68     		ldr	r3, [r3]
 3195 00a8 03F00053 		and	r3, r3, #536870912
2235:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 3196              		.loc 1 2235 10
 3197 00ac 002B     		cmp	r3, #0
 3198 00ae EFD0     		beq	.L313
 3199              	.L311:
2241:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
2242:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2243:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2244:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2245:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   return status;
 3200              		.loc 1 2245 10
 3201 00b0 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
2246:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 3202              		.loc 1 2246 1
 3203 00b2 1846     		mov	r0, r3
 3204 00b4 1037     		adds	r7, r7, #16
 3205              	.LCFI29:
 3206              		.cfi_def_cfa_offset 8
 3207 00b6 BD46     		mov	sp, r7
 3208              	.LCFI30:
 3209              		.cfi_def_cfa_register 13
 3210              		@ sp needed
 3211 00b8 80BD     		pop	{r7, pc}
 3212              	.L316:
 3213 00ba 00BF     		.align	2
 3214              	.L315:
 3215 00bc 00100240 		.word	1073876992
 3216 00c0 FF80FD01 		.word	33390847
 3217              		.cfi_endproc
 3218              	.LFE135:
 3220              		.section	.text.HAL_RCCEx_DisablePLLSAI2,"ax",%progbits
 3221              		.align	1
 3222              		.global	HAL_RCCEx_DisablePLLSAI2
 3223              		.syntax unified
 3224              		.thumb
 3225              		.thumb_func
 3226              		.fpu fpv4-sp-d16
 3228              	HAL_RCCEx_DisablePLLSAI2:
 3229              	.LFB136:
2247:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/ccrFGxs0.s 			page 103


2248:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2249:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Disable PLLISAI2.
2250:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval HAL status
2251:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2252:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** HAL_StatusTypeDef HAL_RCCEx_DisablePLLSAI2(void)
2253:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 3230              		.loc 1 2253 1
 3231              		.cfi_startproc
 3232              		@ args = 0, pretend = 0, frame = 8
 3233              		@ frame_needed = 1, uses_anonymous_args = 0
 3234 0000 80B5     		push	{r7, lr}
 3235              	.LCFI31:
 3236              		.cfi_def_cfa_offset 8
 3237              		.cfi_offset 7, -8
 3238              		.cfi_offset 14, -4
 3239 0002 82B0     		sub	sp, sp, #8
 3240              	.LCFI32:
 3241              		.cfi_def_cfa_offset 16
 3242 0004 00AF     		add	r7, sp, #0
 3243              	.LCFI33:
 3244              		.cfi_def_cfa_register 7
2254:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t tickstart;
2255:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 3245              		.loc 1 2255 21
 3246 0006 0023     		movs	r3, #0
 3247 0008 FB71     		strb	r3, [r7, #7]
2256:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2257:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Disable the PLLSAI2 */
2258:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_PLLSAI2_DISABLE();
 3248              		.loc 1 2258 3
 3249 000a 194B     		ldr	r3, .L323
 3250 000c 1B68     		ldr	r3, [r3]
 3251 000e 184A     		ldr	r2, .L323
 3252 0010 23F08053 		bic	r3, r3, #268435456
 3253 0014 1360     		str	r3, [r2]
2259:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2260:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get Start Tick*/
2261:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   tickstart = HAL_GetTick();
 3254              		.loc 1 2261 15
 3255 0016 FFF7FEFF 		bl	HAL_GetTick
 3256 001a 3860     		str	r0, [r7]
2262:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2263:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Wait till PLLSAI2 is ready */
2264:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 3257              		.loc 1 2264 8
 3258 001c 09E0     		b	.L318
 3259              	.L320:
2265:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2266:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 3260              		.loc 1 2266 9
 3261 001e FFF7FEFF 		bl	HAL_GetTick
 3262 0022 0246     		mov	r2, r0
 3263              		.loc 1 2266 23
 3264 0024 3B68     		ldr	r3, [r7]
 3265 0026 D31A     		subs	r3, r2, r3
 3266              		.loc 1 2266 7
 3267 0028 022B     		cmp	r3, #2
ARM GAS  /tmp/ccrFGxs0.s 			page 104


 3268 002a 02D9     		bls	.L318
2267:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2268:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = HAL_TIMEOUT;
 3269              		.loc 1 2268 14
 3270 002c 0323     		movs	r3, #3
 3271 002e FB71     		strb	r3, [r7, #7]
2269:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 3272              		.loc 1 2269 7
 3273 0030 05E0     		b	.L319
 3274              	.L318:
2264:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3275              		.loc 1 2264 9
 3276 0032 0F4B     		ldr	r3, .L323
 3277 0034 1B68     		ldr	r3, [r3]
 3278 0036 03F00053 		and	r3, r3, #536870912
2264:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3279              		.loc 1 2264 8
 3280 003a 002B     		cmp	r3, #0
 3281 003c EFD1     		bne	.L320
 3282              	.L319:
2270:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2271:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2272:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2273:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Disable the PLLSAI2 Clock outputs */
2274:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
2275:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_PLLSAI2CLKOUT_DISABLE(RCC_PLLSAI2CFGR_PLLSAI2PEN|RCC_PLLSAI2CFGR_PLLSAI2QEN|RCC_PLLSAI2
2276:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
2277:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_PLLSAI2CLKOUT_DISABLE(RCC_PLLSAI2CFGR_PLLSAI2PEN|RCC_PLLSAI2CFGR_PLLSAI2REN);
 3283              		.loc 1 2277 3
 3284 003e 0C4B     		ldr	r3, .L323
 3285 0040 5B69     		ldr	r3, [r3, #20]
 3286 0042 0B4A     		ldr	r2, .L323
 3287 0044 23F08073 		bic	r3, r3, #16777216
 3288 0048 23F48033 		bic	r3, r3, #65536
 3289 004c 5361     		str	r3, [r2, #20]
2278:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT && RCC_PLLSAI2Q_DIV_SUPPORT */
2279:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2280:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Reset PLL source to save power if no PLLs on */
2281:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(READ_BIT(RCC->CR, (RCC_CR_PLLRDY | RCC_CR_PLLSAI1RDY)) == 0U)
 3290              		.loc 1 2281 6
 3291 004e 084B     		ldr	r3, .L323
 3292 0050 1B68     		ldr	r3, [r3]
 3293 0052 03F02063 		and	r3, r3, #167772160
 3294              		.loc 1 2281 5
 3295 0056 002B     		cmp	r3, #0
 3296 0058 05D1     		bne	.L321
2282:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2283:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 3297              		.loc 1 2283 5
 3298 005a 054B     		ldr	r3, .L323
 3299 005c DB68     		ldr	r3, [r3, #12]
 3300 005e 044A     		ldr	r2, .L323
 3301 0060 23F00303 		bic	r3, r3, #3
 3302 0064 D360     		str	r3, [r2, #12]
 3303              	.L321:
2284:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2285:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/ccrFGxs0.s 			page 105


2286:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   return status;
 3304              		.loc 1 2286 10
 3305 0066 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
2287:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 3306              		.loc 1 2287 1
 3307 0068 1846     		mov	r0, r3
 3308 006a 0837     		adds	r7, r7, #8
 3309              	.LCFI34:
 3310              		.cfi_def_cfa_offset 8
 3311 006c BD46     		mov	sp, r7
 3312              	.LCFI35:
 3313              		.cfi_def_cfa_register 13
 3314              		@ sp needed
 3315 006e 80BD     		pop	{r7, pc}
 3316              	.L324:
 3317              		.align	2
 3318              	.L323:
 3319 0070 00100240 		.word	1073876992
 3320              		.cfi_endproc
 3321              	.LFE136:
 3323              		.section	.text.HAL_RCCEx_WakeUpStopCLKConfig,"ax",%progbits
 3324              		.align	1
 3325              		.global	HAL_RCCEx_WakeUpStopCLKConfig
 3326              		.syntax unified
 3327              		.thumb
 3328              		.thumb_func
 3329              		.fpu fpv4-sp-d16
 3331              	HAL_RCCEx_WakeUpStopCLKConfig:
 3332              	.LFB137:
2288:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2289:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2_SUPPORT */
2290:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2291:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2292:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Configure the oscillator clock source for wakeup from Stop and CSS backup clock.
2293:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  WakeUpClk  Wakeup clock
2294:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
2295:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_STOP_WAKEUPCLOCK_MSI  MSI oscillator selection
2296:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_STOP_WAKEUPCLOCK_HSI  HSI oscillator selection
2297:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   This function shall not be called after the Clock Security System on HSE has been
2298:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         enabled.
2299:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
2300:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2301:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_WakeUpStopCLKConfig(uint32_t WakeUpClk)
2302:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 3333              		.loc 1 2302 1
 3334              		.cfi_startproc
 3335              		@ args = 0, pretend = 0, frame = 8
 3336              		@ frame_needed = 1, uses_anonymous_args = 0
 3337              		@ link register save eliminated.
 3338 0000 80B4     		push	{r7}
 3339              	.LCFI36:
 3340              		.cfi_def_cfa_offset 4
 3341              		.cfi_offset 7, -4
 3342 0002 83B0     		sub	sp, sp, #12
 3343              	.LCFI37:
 3344              		.cfi_def_cfa_offset 16
 3345 0004 00AF     		add	r7, sp, #0
ARM GAS  /tmp/ccrFGxs0.s 			page 106


 3346              	.LCFI38:
 3347              		.cfi_def_cfa_register 7
 3348 0006 7860     		str	r0, [r7, #4]
2303:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_STOP_WAKEUPCLOCK(WakeUpClk));
2304:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2305:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(WakeUpClk);
 3349              		.loc 1 2305 3
 3350 0008 064B     		ldr	r3, .L326
 3351 000a 9B68     		ldr	r3, [r3, #8]
 3352 000c 23F40042 		bic	r2, r3, #32768
 3353 0010 0449     		ldr	r1, .L326
 3354 0012 7B68     		ldr	r3, [r7, #4]
 3355 0014 1343     		orrs	r3, r3, r2
 3356 0016 8B60     		str	r3, [r1, #8]
2306:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 3357              		.loc 1 2306 1
 3358 0018 00BF     		nop
 3359 001a 0C37     		adds	r7, r7, #12
 3360              	.LCFI39:
 3361              		.cfi_def_cfa_offset 4
 3362 001c BD46     		mov	sp, r7
 3363              	.LCFI40:
 3364              		.cfi_def_cfa_register 13
 3365              		@ sp needed
 3366 001e 5DF8047B 		ldr	r7, [sp], #4
 3367              	.LCFI41:
 3368              		.cfi_restore 7
 3369              		.cfi_def_cfa_offset 0
 3370 0022 7047     		bx	lr
 3371              	.L327:
 3372              		.align	2
 3373              	.L326:
 3374 0024 00100240 		.word	1073876992
 3375              		.cfi_endproc
 3376              	.LFE137:
 3378              		.section	.text.HAL_RCCEx_StandbyMSIRangeConfig,"ax",%progbits
 3379              		.align	1
 3380              		.global	HAL_RCCEx_StandbyMSIRangeConfig
 3381              		.syntax unified
 3382              		.thumb
 3383              		.thumb_func
 3384              		.fpu fpv4-sp-d16
 3386              	HAL_RCCEx_StandbyMSIRangeConfig:
 3387              	.LFB138:
2307:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2308:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2309:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Configure the MSI range after standby mode.
2310:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   After Standby its frequency can be selected between 4 possible values (1, 2, 4 or 8 MHz
2311:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  MSIRange  MSI range
2312:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
2313:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_MSIRANGE_4  Range 4 around 1 MHz
2314:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_MSIRANGE_5  Range 5 around 2 MHz
2315:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_MSIRANGE_6  Range 6 around 4 MHz (reset value)
2316:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_MSIRANGE_7  Range 7 around 8 MHz
2317:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
2318:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2319:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_StandbyMSIRangeConfig(uint32_t MSIRange)
ARM GAS  /tmp/ccrFGxs0.s 			page 107


2320:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 3388              		.loc 1 2320 1
 3389              		.cfi_startproc
 3390              		@ args = 0, pretend = 0, frame = 8
 3391              		@ frame_needed = 1, uses_anonymous_args = 0
 3392              		@ link register save eliminated.
 3393 0000 80B4     		push	{r7}
 3394              	.LCFI42:
 3395              		.cfi_def_cfa_offset 4
 3396              		.cfi_offset 7, -4
 3397 0002 83B0     		sub	sp, sp, #12
 3398              	.LCFI43:
 3399              		.cfi_def_cfa_offset 16
 3400 0004 00AF     		add	r7, sp, #0
 3401              	.LCFI44:
 3402              		.cfi_def_cfa_register 7
 3403 0006 7860     		str	r0, [r7, #4]
2321:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_MSI_STANDBY_CLOCK_RANGE(MSIRange));
2322:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2323:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_MSI_STANDBY_RANGE_CONFIG(MSIRange);
 3404              		.loc 1 2323 3
 3405 0008 084B     		ldr	r3, .L329
 3406 000a D3F89430 		ldr	r3, [r3, #148]
 3407 000e 23F47062 		bic	r2, r3, #3840
 3408 0012 7B68     		ldr	r3, [r7, #4]
 3409 0014 1B01     		lsls	r3, r3, #4
 3410 0016 0549     		ldr	r1, .L329
 3411 0018 1343     		orrs	r3, r3, r2
 3412 001a C1F89430 		str	r3, [r1, #148]
2324:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 3413              		.loc 1 2324 1
 3414 001e 00BF     		nop
 3415 0020 0C37     		adds	r7, r7, #12
 3416              	.LCFI45:
 3417              		.cfi_def_cfa_offset 4
 3418 0022 BD46     		mov	sp, r7
 3419              	.LCFI46:
 3420              		.cfi_def_cfa_register 13
 3421              		@ sp needed
 3422 0024 5DF8047B 		ldr	r7, [sp], #4
 3423              	.LCFI47:
 3424              		.cfi_restore 7
 3425              		.cfi_def_cfa_offset 0
 3426 0028 7047     		bx	lr
 3427              	.L330:
 3428 002a 00BF     		.align	2
 3429              	.L329:
 3430 002c 00100240 		.word	1073876992
 3431              		.cfi_endproc
 3432              	.LFE138:
 3434              		.section	.text.HAL_RCCEx_EnableLSECSS,"ax",%progbits
 3435              		.align	1
 3436              		.global	HAL_RCCEx_EnableLSECSS
 3437              		.syntax unified
 3438              		.thumb
 3439              		.thumb_func
 3440              		.fpu fpv4-sp-d16
ARM GAS  /tmp/ccrFGxs0.s 			page 108


 3442              	HAL_RCCEx_EnableLSECSS:
 3443              	.LFB139:
2325:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2326:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2327:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Enable the LSE Clock Security System.
2328:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   Prior to enable the LSE Clock Security System, LSE oscillator is to be enabled
2329:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         with HAL_RCC_OscConfig() and the LSE oscillator clock is to be selected as RTC
2330:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         clock with HAL_RCCEx_PeriphCLKConfig().
2331:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
2332:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2333:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_EnableLSECSS(void)
2334:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 3444              		.loc 1 2334 1
 3445              		.cfi_startproc
 3446              		@ args = 0, pretend = 0, frame = 0
 3447              		@ frame_needed = 1, uses_anonymous_args = 0
 3448              		@ link register save eliminated.
 3449 0000 80B4     		push	{r7}
 3450              	.LCFI48:
 3451              		.cfi_def_cfa_offset 4
 3452              		.cfi_offset 7, -4
 3453 0002 00AF     		add	r7, sp, #0
 3454              	.LCFI49:
 3455              		.cfi_def_cfa_register 7
2335:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;
 3456              		.loc 1 2335 3
 3457 0004 064B     		ldr	r3, .L332
 3458 0006 D3F89030 		ldr	r3, [r3, #144]
 3459 000a 054A     		ldr	r2, .L332
 3460 000c 43F02003 		orr	r3, r3, #32
 3461 0010 C2F89030 		str	r3, [r2, #144]
2336:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 3462              		.loc 1 2336 1
 3463 0014 00BF     		nop
 3464 0016 BD46     		mov	sp, r7
 3465              	.LCFI50:
 3466              		.cfi_def_cfa_register 13
 3467              		@ sp needed
 3468 0018 5DF8047B 		ldr	r7, [sp], #4
 3469              	.LCFI51:
 3470              		.cfi_restore 7
 3471              		.cfi_def_cfa_offset 0
 3472 001c 7047     		bx	lr
 3473              	.L333:
 3474 001e 00BF     		.align	2
 3475              	.L332:
 3476 0020 00100240 		.word	1073876992
 3477              		.cfi_endproc
 3478              	.LFE139:
 3480              		.section	.text.HAL_RCCEx_DisableLSECSS,"ax",%progbits
 3481              		.align	1
 3482              		.global	HAL_RCCEx_DisableLSECSS
 3483              		.syntax unified
 3484              		.thumb
 3485              		.thumb_func
 3486              		.fpu fpv4-sp-d16
 3488              	HAL_RCCEx_DisableLSECSS:
ARM GAS  /tmp/ccrFGxs0.s 			page 109


 3489              	.LFB140:
2337:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2338:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2339:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Disable the LSE Clock Security System.
2340:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   LSE Clock Security System can only be disabled after a LSE failure detection.
2341:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
2342:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2343:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_DisableLSECSS(void)
2344:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 3490              		.loc 1 2344 1
 3491              		.cfi_startproc
 3492              		@ args = 0, pretend = 0, frame = 0
 3493              		@ frame_needed = 1, uses_anonymous_args = 0
 3494              		@ link register save eliminated.
 3495 0000 80B4     		push	{r7}
 3496              	.LCFI52:
 3497              		.cfi_def_cfa_offset 4
 3498              		.cfi_offset 7, -4
 3499 0002 00AF     		add	r7, sp, #0
 3500              	.LCFI53:
 3501              		.cfi_def_cfa_register 7
2345:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;
 3502              		.loc 1 2345 3
 3503 0004 094B     		ldr	r3, .L335
 3504 0006 D3F89030 		ldr	r3, [r3, #144]
 3505 000a 084A     		ldr	r2, .L335
 3506 000c 23F02003 		bic	r3, r3, #32
 3507 0010 C2F89030 		str	r3, [r2, #144]
2346:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2347:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Disable LSE CSS IT if any */
2348:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_DISABLE_IT(RCC_IT_LSECSS);
 3508              		.loc 1 2348 3
 3509 0014 054B     		ldr	r3, .L335
 3510 0016 9B69     		ldr	r3, [r3, #24]
 3511 0018 044A     		ldr	r2, .L335
 3512 001a 23F40073 		bic	r3, r3, #512
 3513 001e 9361     		str	r3, [r2, #24]
2349:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 3514              		.loc 1 2349 1
 3515 0020 00BF     		nop
 3516 0022 BD46     		mov	sp, r7
 3517              	.LCFI54:
 3518              		.cfi_def_cfa_register 13
 3519              		@ sp needed
 3520 0024 5DF8047B 		ldr	r7, [sp], #4
 3521              	.LCFI55:
 3522              		.cfi_restore 7
 3523              		.cfi_def_cfa_offset 0
 3524 0028 7047     		bx	lr
 3525              	.L336:
 3526 002a 00BF     		.align	2
 3527              	.L335:
 3528 002c 00100240 		.word	1073876992
 3529              		.cfi_endproc
 3530              	.LFE140:
 3532              		.section	.text.HAL_RCCEx_EnableLSECSS_IT,"ax",%progbits
 3533              		.align	1
ARM GAS  /tmp/ccrFGxs0.s 			page 110


 3534              		.global	HAL_RCCEx_EnableLSECSS_IT
 3535              		.syntax unified
 3536              		.thumb
 3537              		.thumb_func
 3538              		.fpu fpv4-sp-d16
 3540              	HAL_RCCEx_EnableLSECSS_IT:
 3541              	.LFB141:
2350:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2351:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2352:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Enable the LSE Clock Security System Interrupt & corresponding EXTI line.
2353:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   LSE Clock Security System Interrupt is mapped on RTC EXTI line 19
2354:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
2355:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2356:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_EnableLSECSS_IT(void)
2357:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 3542              		.loc 1 2357 1
 3543              		.cfi_startproc
 3544              		@ args = 0, pretend = 0, frame = 0
 3545              		@ frame_needed = 1, uses_anonymous_args = 0
 3546              		@ link register save eliminated.
 3547 0000 80B4     		push	{r7}
 3548              	.LCFI56:
 3549              		.cfi_def_cfa_offset 4
 3550              		.cfi_offset 7, -4
 3551 0002 00AF     		add	r7, sp, #0
 3552              	.LCFI57:
 3553              		.cfi_def_cfa_register 7
2358:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Enable LSE CSS */
2359:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;
 3554              		.loc 1 2359 3
 3555 0004 0F4B     		ldr	r3, .L338
 3556 0006 D3F89030 		ldr	r3, [r3, #144]
 3557 000a 0E4A     		ldr	r2, .L338
 3558 000c 43F02003 		orr	r3, r3, #32
 3559 0010 C2F89030 		str	r3, [r2, #144]
2360:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2361:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Enable LSE CSS IT */
2362:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_ENABLE_IT(RCC_IT_LSECSS);
 3560              		.loc 1 2362 3
 3561 0014 0B4B     		ldr	r3, .L338
 3562 0016 9B69     		ldr	r3, [r3, #24]
 3563 0018 0A4A     		ldr	r2, .L338
 3564 001a 43F40073 		orr	r3, r3, #512
 3565 001e 9361     		str	r3, [r2, #24]
2363:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2364:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Enable IT on EXTI Line 19 */
2365:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_LSECSS_EXTI_ENABLE_IT();
 3566              		.loc 1 2365 3
 3567 0020 094B     		ldr	r3, .L338+4
 3568 0022 1B68     		ldr	r3, [r3]
 3569 0024 084A     		ldr	r2, .L338+4
 3570 0026 43F40023 		orr	r3, r3, #524288
 3571 002a 1360     		str	r3, [r2]
2366:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_LSECSS_EXTI_ENABLE_RISING_EDGE();
 3572              		.loc 1 2366 3
 3573 002c 064B     		ldr	r3, .L338+4
 3574 002e 9B68     		ldr	r3, [r3, #8]
ARM GAS  /tmp/ccrFGxs0.s 			page 111


 3575 0030 054A     		ldr	r2, .L338+4
 3576 0032 43F40023 		orr	r3, r3, #524288
 3577 0036 9360     		str	r3, [r2, #8]
2367:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 3578              		.loc 1 2367 1
 3579 0038 00BF     		nop
 3580 003a BD46     		mov	sp, r7
 3581              	.LCFI58:
 3582              		.cfi_def_cfa_register 13
 3583              		@ sp needed
 3584 003c 5DF8047B 		ldr	r7, [sp], #4
 3585              	.LCFI59:
 3586              		.cfi_restore 7
 3587              		.cfi_def_cfa_offset 0
 3588 0040 7047     		bx	lr
 3589              	.L339:
 3590 0042 00BF     		.align	2
 3591              	.L338:
 3592 0044 00100240 		.word	1073876992
 3593 0048 00040140 		.word	1073808384
 3594              		.cfi_endproc
 3595              	.LFE141:
 3597              		.section	.text.HAL_RCCEx_LSECSS_IRQHandler,"ax",%progbits
 3598              		.align	1
 3599              		.global	HAL_RCCEx_LSECSS_IRQHandler
 3600              		.syntax unified
 3601              		.thumb
 3602              		.thumb_func
 3603              		.fpu fpv4-sp-d16
 3605              	HAL_RCCEx_LSECSS_IRQHandler:
 3606              	.LFB142:
2368:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2369:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2370:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief Handle the RCC LSE Clock Security System interrupt request.
2371:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
2372:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2373:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_LSECSS_IRQHandler(void)
2374:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 3607              		.loc 1 2374 1
 3608              		.cfi_startproc
 3609              		@ args = 0, pretend = 0, frame = 0
 3610              		@ frame_needed = 1, uses_anonymous_args = 0
 3611 0000 80B5     		push	{r7, lr}
 3612              	.LCFI60:
 3613              		.cfi_def_cfa_offset 8
 3614              		.cfi_offset 7, -8
 3615              		.cfi_offset 14, -4
 3616 0002 00AF     		add	r7, sp, #0
 3617              	.LCFI61:
 3618              		.cfi_def_cfa_register 7
2375:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check RCC LSE CSSF flag  */
2376:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(__HAL_RCC_GET_IT(RCC_IT_LSECSS))
 3619              		.loc 1 2376 6
 3620 0004 074B     		ldr	r3, .L343
 3621 0006 DB69     		ldr	r3, [r3, #28]
 3622 0008 03F40073 		and	r3, r3, #512
 3623              		.loc 1 2376 5
ARM GAS  /tmp/ccrFGxs0.s 			page 112


 3624 000c B3F5007F 		cmp	r3, #512
 3625 0010 05D1     		bne	.L342
2377:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2378:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* RCC LSE Clock Security System interrupt user callback */
2379:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     HAL_RCCEx_LSECSS_Callback();
 3626              		.loc 1 2379 5
 3627 0012 FFF7FEFF 		bl	HAL_RCCEx_LSECSS_Callback
2380:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2381:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Clear RCC LSE CSS pending bit */
2382:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_CLEAR_IT(RCC_IT_LSECSS);
 3628              		.loc 1 2382 5
 3629 0016 034B     		ldr	r3, .L343
 3630 0018 4FF40072 		mov	r2, #512
 3631 001c 1A62     		str	r2, [r3, #32]
 3632              	.L342:
2383:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2384:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 3633              		.loc 1 2384 1
 3634 001e 00BF     		nop
 3635 0020 80BD     		pop	{r7, pc}
 3636              	.L344:
 3637 0022 00BF     		.align	2
 3638              	.L343:
 3639 0024 00100240 		.word	1073876992
 3640              		.cfi_endproc
 3641              	.LFE142:
 3643              		.section	.text.HAL_RCCEx_LSECSS_Callback,"ax",%progbits
 3644              		.align	1
 3645              		.weak	HAL_RCCEx_LSECSS_Callback
 3646              		.syntax unified
 3647              		.thumb
 3648              		.thumb_func
 3649              		.fpu fpv4-sp-d16
 3651              	HAL_RCCEx_LSECSS_Callback:
 3652              	.LFB143:
2385:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2386:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2387:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  RCCEx LSE Clock Security System interrupt callback.
2388:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval none
2389:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2390:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_LSECSS_Callback(void)
2391:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 3653              		.loc 1 2391 1
 3654              		.cfi_startproc
 3655              		@ args = 0, pretend = 0, frame = 0
 3656              		@ frame_needed = 1, uses_anonymous_args = 0
 3657              		@ link register save eliminated.
 3658 0000 80B4     		push	{r7}
 3659              	.LCFI62:
 3660              		.cfi_def_cfa_offset 4
 3661              		.cfi_offset 7, -4
 3662 0002 00AF     		add	r7, sp, #0
 3663              	.LCFI63:
 3664              		.cfi_def_cfa_register 7
2392:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
2393:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_LSECSS_Callback should be implemented in the user file
2394:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****    */
ARM GAS  /tmp/ccrFGxs0.s 			page 113


2395:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 3665              		.loc 1 2395 1
 3666 0004 00BF     		nop
 3667 0006 BD46     		mov	sp, r7
 3668              	.LCFI64:
 3669              		.cfi_def_cfa_register 13
 3670              		@ sp needed
 3671 0008 5DF8047B 		ldr	r7, [sp], #4
 3672              	.LCFI65:
 3673              		.cfi_restore 7
 3674              		.cfi_def_cfa_offset 0
 3675 000c 7047     		bx	lr
 3676              		.cfi_endproc
 3677              	.LFE143:
 3679              		.section	.text.HAL_RCCEx_EnableLSCO,"ax",%progbits
 3680              		.align	1
 3681              		.global	HAL_RCCEx_EnableLSCO
 3682              		.syntax unified
 3683              		.thumb
 3684              		.thumb_func
 3685              		.fpu fpv4-sp-d16
 3687              	HAL_RCCEx_EnableLSCO:
 3688              	.LFB144:
2396:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2397:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2398:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Select the Low Speed clock source to output on LSCO pin (PA2).
2399:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  LSCOSource  specifies the Low Speed clock source to output.
2400:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *          This parameter can be one of the following values:
2401:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_LSCOSOURCE_LSI  LSI clock selected as LSCO source
2402:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_LSCOSOURCE_LSE  LSE clock selected as LSCO source
2403:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
2404:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2405:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_EnableLSCO(uint32_t LSCOSource)
2406:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 3689              		.loc 1 2406 1
 3690              		.cfi_startproc
 3691              		@ args = 0, pretend = 0, frame = 40
 3692              		@ frame_needed = 1, uses_anonymous_args = 0
 3693 0000 80B5     		push	{r7, lr}
 3694              	.LCFI66:
 3695              		.cfi_def_cfa_offset 8
 3696              		.cfi_offset 7, -8
 3697              		.cfi_offset 14, -4
 3698 0002 8AB0     		sub	sp, sp, #40
 3699              	.LCFI67:
 3700              		.cfi_def_cfa_offset 48
 3701 0004 00AF     		add	r7, sp, #0
 3702              	.LCFI68:
 3703              		.cfi_def_cfa_register 7
 3704 0006 7860     		str	r0, [r7, #4]
2407:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   GPIO_InitTypeDef GPIO_InitStruct;
2408:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   FlagStatus       pwrclkchanged = RESET;
 3705              		.loc 1 2408 20
 3706 0008 0023     		movs	r3, #0
 3707 000a 87F82730 		strb	r3, [r7, #39]
2409:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   FlagStatus       backupchanged = RESET;
 3708              		.loc 1 2409 20
ARM GAS  /tmp/ccrFGxs0.s 			page 114


 3709 000e 0023     		movs	r3, #0
 3710 0010 87F82630 		strb	r3, [r7, #38]
 3711              	.LBB4:
2410:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2411:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check the parameters */
2412:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_LSCOSOURCE(LSCOSource));
2413:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2414:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* LSCO Pin Clock Enable */
2415:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __LSCO_CLK_ENABLE();
 3712              		.loc 1 2415 3
 3713 0014 2D4B     		ldr	r3, .L352
 3714 0016 DB6C     		ldr	r3, [r3, #76]
 3715 0018 2C4A     		ldr	r2, .L352
 3716 001a 43F00103 		orr	r3, r3, #1
 3717 001e D364     		str	r3, [r2, #76]
 3718 0020 2A4B     		ldr	r3, .L352
 3719 0022 DB6C     		ldr	r3, [r3, #76]
 3720 0024 03F00103 		and	r3, r3, #1
 3721 0028 FB60     		str	r3, [r7, #12]
 3722 002a FB68     		ldr	r3, [r7, #12]
 3723              	.LBE4:
2416:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2417:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Configue the LSCO pin in analog mode */
2418:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   GPIO_InitStruct.Pin = LSCO_PIN;
 3724              		.loc 1 2418 23
 3725 002c 0423     		movs	r3, #4
 3726 002e 3B61     		str	r3, [r7, #16]
2419:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 3727              		.loc 1 2419 24
 3728 0030 0323     		movs	r3, #3
 3729 0032 7B61     		str	r3, [r7, #20]
2420:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 3730              		.loc 1 2420 25
 3731 0034 0223     		movs	r3, #2
 3732 0036 FB61     		str	r3, [r7, #28]
2421:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 3733              		.loc 1 2421 24
 3734 0038 0023     		movs	r3, #0
 3735 003a BB61     		str	r3, [r7, #24]
2422:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   HAL_GPIO_Init(LSCO_GPIO_PORT, &GPIO_InitStruct);
 3736              		.loc 1 2422 3
 3737 003c 07F11003 		add	r3, r7, #16
 3738 0040 1946     		mov	r1, r3
 3739 0042 4FF09040 		mov	r0, #1207959552
 3740 0046 FFF7FEFF 		bl	HAL_GPIO_Init
2423:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2424:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Update LSCOSEL clock source in Backup Domain control register */
2425:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 3741              		.loc 1 2425 6
 3742 004a 204B     		ldr	r3, .L352
 3743 004c 9B6D     		ldr	r3, [r3, #88]
 3744 004e 03F08053 		and	r3, r3, #268435456
 3745              		.loc 1 2425 5
 3746 0052 002B     		cmp	r3, #0
 3747 0054 0ED1     		bne	.L347
 3748              	.LBB5:
2426:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
ARM GAS  /tmp/ccrFGxs0.s 			page 115


2427:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PWR_CLK_ENABLE();
 3749              		.loc 1 2427 5
 3750 0056 1D4B     		ldr	r3, .L352
 3751 0058 9B6D     		ldr	r3, [r3, #88]
 3752 005a 1C4A     		ldr	r2, .L352
 3753 005c 43F08053 		orr	r3, r3, #268435456
 3754 0060 9365     		str	r3, [r2, #88]
 3755 0062 1A4B     		ldr	r3, .L352
 3756 0064 9B6D     		ldr	r3, [r3, #88]
 3757 0066 03F08053 		and	r3, r3, #268435456
 3758 006a BB60     		str	r3, [r7, #8]
 3759 006c BB68     		ldr	r3, [r7, #8]
 3760              	.LBE5:
2428:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     pwrclkchanged = SET;
 3761              		.loc 1 2428 19
 3762 006e 0123     		movs	r3, #1
 3763 0070 87F82730 		strb	r3, [r7, #39]
 3764              	.L347:
2429:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2430:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 3765              		.loc 1 2430 6
 3766 0074 164B     		ldr	r3, .L352+4
 3767 0076 1B68     		ldr	r3, [r3]
 3768 0078 03F48073 		and	r3, r3, #256
 3769              		.loc 1 2430 5
 3770 007c 002B     		cmp	r3, #0
 3771 007e 04D1     		bne	.L348
2431:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2432:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     HAL_PWR_EnableBkUpAccess();
 3772              		.loc 1 2432 5
 3773 0080 FFF7FEFF 		bl	HAL_PWR_EnableBkUpAccess
2433:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     backupchanged = SET;
 3774              		.loc 1 2433 19
 3775 0084 0123     		movs	r3, #1
 3776 0086 87F82630 		strb	r3, [r7, #38]
 3777              	.L348:
2434:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2435:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2436:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   MODIFY_REG(RCC->BDCR, RCC_BDCR_LSCOSEL | RCC_BDCR_LSCOEN, LSCOSource | RCC_BDCR_LSCOEN);
 3778              		.loc 1 2436 3
 3779 008a 104B     		ldr	r3, .L352
 3780 008c D3F89030 		ldr	r3, [r3, #144]
 3781 0090 23F04072 		bic	r2, r3, #50331648
 3782 0094 7B68     		ldr	r3, [r7, #4]
 3783 0096 1343     		orrs	r3, r3, r2
 3784 0098 0C4A     		ldr	r2, .L352
 3785 009a 43F08073 		orr	r3, r3, #16777216
 3786 009e C2F89030 		str	r3, [r2, #144]
2437:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2438:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(backupchanged == SET)
 3787              		.loc 1 2438 5
 3788 00a2 97F82630 		ldrb	r3, [r7, #38]	@ zero_extendqisi2
 3789 00a6 012B     		cmp	r3, #1
 3790 00a8 01D1     		bne	.L349
2439:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2440:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     HAL_PWR_DisableBkUpAccess();
 3791              		.loc 1 2440 5
ARM GAS  /tmp/ccrFGxs0.s 			page 116


 3792 00aa FFF7FEFF 		bl	HAL_PWR_DisableBkUpAccess
 3793              	.L349:
2441:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2442:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(pwrclkchanged == SET)
 3794              		.loc 1 2442 5
 3795 00ae 97F82730 		ldrb	r3, [r7, #39]	@ zero_extendqisi2
 3796 00b2 012B     		cmp	r3, #1
 3797 00b4 05D1     		bne	.L351
2443:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2444:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PWR_CLK_DISABLE();
 3798              		.loc 1 2444 5
 3799 00b6 054B     		ldr	r3, .L352
 3800 00b8 9B6D     		ldr	r3, [r3, #88]
 3801 00ba 044A     		ldr	r2, .L352
 3802 00bc 23F08053 		bic	r3, r3, #268435456
 3803 00c0 9365     		str	r3, [r2, #88]
 3804              	.L351:
2445:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2446:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 3805              		.loc 1 2446 1
 3806 00c2 00BF     		nop
 3807 00c4 2837     		adds	r7, r7, #40
 3808              	.LCFI69:
 3809              		.cfi_def_cfa_offset 8
 3810 00c6 BD46     		mov	sp, r7
 3811              	.LCFI70:
 3812              		.cfi_def_cfa_register 13
 3813              		@ sp needed
 3814 00c8 80BD     		pop	{r7, pc}
 3815              	.L353:
 3816 00ca 00BF     		.align	2
 3817              	.L352:
 3818 00cc 00100240 		.word	1073876992
 3819 00d0 00700040 		.word	1073770496
 3820              		.cfi_endproc
 3821              	.LFE144:
 3823              		.section	.text.HAL_RCCEx_DisableLSCO,"ax",%progbits
 3824              		.align	1
 3825              		.global	HAL_RCCEx_DisableLSCO
 3826              		.syntax unified
 3827              		.thumb
 3828              		.thumb_func
 3829              		.fpu fpv4-sp-d16
 3831              	HAL_RCCEx_DisableLSCO:
 3832              	.LFB145:
2447:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2448:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2449:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Disable the Low Speed clock output.
2450:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
2451:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2452:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_DisableLSCO(void)
2453:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 3833              		.loc 1 2453 1
 3834              		.cfi_startproc
 3835              		@ args = 0, pretend = 0, frame = 8
 3836              		@ frame_needed = 1, uses_anonymous_args = 0
 3837 0000 80B5     		push	{r7, lr}
ARM GAS  /tmp/ccrFGxs0.s 			page 117


 3838              	.LCFI71:
 3839              		.cfi_def_cfa_offset 8
 3840              		.cfi_offset 7, -8
 3841              		.cfi_offset 14, -4
 3842 0002 82B0     		sub	sp, sp, #8
 3843              	.LCFI72:
 3844              		.cfi_def_cfa_offset 16
 3845 0004 00AF     		add	r7, sp, #0
 3846              	.LCFI73:
 3847              		.cfi_def_cfa_register 7
2454:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   FlagStatus       pwrclkchanged = RESET;
 3848              		.loc 1 2454 20
 3849 0006 0023     		movs	r3, #0
 3850 0008 FB71     		strb	r3, [r7, #7]
2455:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   FlagStatus       backupchanged = RESET;
 3851              		.loc 1 2455 20
 3852 000a 0023     		movs	r3, #0
 3853 000c BB71     		strb	r3, [r7, #6]
2456:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2457:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Update LSCOEN bit in Backup Domain control register */
2458:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 3854              		.loc 1 2458 6
 3855 000e 1C4B     		ldr	r3, .L360
 3856 0010 9B6D     		ldr	r3, [r3, #88]
 3857 0012 03F08053 		and	r3, r3, #268435456
 3858              		.loc 1 2458 5
 3859 0016 002B     		cmp	r3, #0
 3860 0018 0DD1     		bne	.L355
 3861              	.LBB6:
2459:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2460:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PWR_CLK_ENABLE();
 3862              		.loc 1 2460 5
 3863 001a 194B     		ldr	r3, .L360
 3864 001c 9B6D     		ldr	r3, [r3, #88]
 3865 001e 184A     		ldr	r2, .L360
 3866 0020 43F08053 		orr	r3, r3, #268435456
 3867 0024 9365     		str	r3, [r2, #88]
 3868 0026 164B     		ldr	r3, .L360
 3869 0028 9B6D     		ldr	r3, [r3, #88]
 3870 002a 03F08053 		and	r3, r3, #268435456
 3871 002e 3B60     		str	r3, [r7]
 3872 0030 3B68     		ldr	r3, [r7]
 3873              	.LBE6:
2461:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     pwrclkchanged = SET;
 3874              		.loc 1 2461 19
 3875 0032 0123     		movs	r3, #1
 3876 0034 FB71     		strb	r3, [r7, #7]
 3877              	.L355:
2462:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2463:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 3878              		.loc 1 2463 6
 3879 0036 134B     		ldr	r3, .L360+4
 3880 0038 1B68     		ldr	r3, [r3]
 3881 003a 03F48073 		and	r3, r3, #256
 3882              		.loc 1 2463 5
 3883 003e 002B     		cmp	r3, #0
 3884 0040 03D1     		bne	.L356
ARM GAS  /tmp/ccrFGxs0.s 			page 118


2464:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2465:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Enable access to the backup domain */
2466:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     HAL_PWR_EnableBkUpAccess();
 3885              		.loc 1 2466 5
 3886 0042 FFF7FEFF 		bl	HAL_PWR_EnableBkUpAccess
2467:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     backupchanged = SET;
 3887              		.loc 1 2467 19
 3888 0046 0123     		movs	r3, #1
 3889 0048 BB71     		strb	r3, [r7, #6]
 3890              	.L356:
2468:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2469:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2470:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSCOEN);
 3891              		.loc 1 2470 3
 3892 004a 0D4B     		ldr	r3, .L360
 3893 004c D3F89030 		ldr	r3, [r3, #144]
 3894 0050 0B4A     		ldr	r2, .L360
 3895 0052 23F08073 		bic	r3, r3, #16777216
 3896 0056 C2F89030 		str	r3, [r2, #144]
2471:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2472:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Restore previous configuration */
2473:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(backupchanged == SET)
 3897              		.loc 1 2473 5
 3898 005a BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 3899 005c 012B     		cmp	r3, #1
 3900 005e 01D1     		bne	.L357
2474:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2475:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Disable access to the backup domain */
2476:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     HAL_PWR_DisableBkUpAccess();
 3901              		.loc 1 2476 5
 3902 0060 FFF7FEFF 		bl	HAL_PWR_DisableBkUpAccess
 3903              	.L357:
2477:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2478:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(pwrclkchanged == SET)
 3904              		.loc 1 2478 5
 3905 0064 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 3906 0066 012B     		cmp	r3, #1
 3907 0068 05D1     		bne	.L359
2479:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2480:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PWR_CLK_DISABLE();
 3908              		.loc 1 2480 5
 3909 006a 054B     		ldr	r3, .L360
 3910 006c 9B6D     		ldr	r3, [r3, #88]
 3911 006e 044A     		ldr	r2, .L360
 3912 0070 23F08053 		bic	r3, r3, #268435456
 3913 0074 9365     		str	r3, [r2, #88]
 3914              	.L359:
2481:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2482:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 3915              		.loc 1 2482 1
 3916 0076 00BF     		nop
 3917 0078 0837     		adds	r7, r7, #8
 3918              	.LCFI74:
 3919              		.cfi_def_cfa_offset 8
 3920 007a BD46     		mov	sp, r7
 3921              	.LCFI75:
 3922              		.cfi_def_cfa_register 13
ARM GAS  /tmp/ccrFGxs0.s 			page 119


 3923              		@ sp needed
 3924 007c 80BD     		pop	{r7, pc}
 3925              	.L361:
 3926 007e 00BF     		.align	2
 3927              	.L360:
 3928 0080 00100240 		.word	1073876992
 3929 0084 00700040 		.word	1073770496
 3930              		.cfi_endproc
 3931              	.LFE145:
 3933              		.section	.text.HAL_RCCEx_EnableMSIPLLMode,"ax",%progbits
 3934              		.align	1
 3935              		.global	HAL_RCCEx_EnableMSIPLLMode
 3936              		.syntax unified
 3937              		.thumb
 3938              		.thumb_func
 3939              		.fpu fpv4-sp-d16
 3941              	HAL_RCCEx_EnableMSIPLLMode:
 3942              	.LFB146:
2483:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2484:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2485:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Enable the PLL-mode of the MSI.
2486:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
2487:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
2488:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
2489:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2490:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_EnableMSIPLLMode(void)
2491:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 3943              		.loc 1 2491 1
 3944              		.cfi_startproc
 3945              		@ args = 0, pretend = 0, frame = 0
 3946              		@ frame_needed = 1, uses_anonymous_args = 0
 3947              		@ link register save eliminated.
 3948 0000 80B4     		push	{r7}
 3949              	.LCFI76:
 3950              		.cfi_def_cfa_offset 4
 3951              		.cfi_offset 7, -4
 3952 0002 00AF     		add	r7, sp, #0
 3953              	.LCFI77:
 3954              		.cfi_def_cfa_register 7
2492:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 3955              		.loc 1 2492 3
 3956 0004 054B     		ldr	r3, .L363
 3957 0006 1B68     		ldr	r3, [r3]
 3958 0008 044A     		ldr	r2, .L363
 3959 000a 43F00403 		orr	r3, r3, #4
 3960 000e 1360     		str	r3, [r2]
2493:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 3961              		.loc 1 2493 1
 3962 0010 00BF     		nop
 3963 0012 BD46     		mov	sp, r7
 3964              	.LCFI78:
 3965              		.cfi_def_cfa_register 13
 3966              		@ sp needed
 3967 0014 5DF8047B 		ldr	r7, [sp], #4
 3968              	.LCFI79:
 3969              		.cfi_restore 7
 3970              		.cfi_def_cfa_offset 0
ARM GAS  /tmp/ccrFGxs0.s 			page 120


 3971 0018 7047     		bx	lr
 3972              	.L364:
 3973 001a 00BF     		.align	2
 3974              	.L363:
 3975 001c 00100240 		.word	1073876992
 3976              		.cfi_endproc
 3977              	.LFE146:
 3979              		.section	.text.HAL_RCCEx_DisableMSIPLLMode,"ax",%progbits
 3980              		.align	1
 3981              		.global	HAL_RCCEx_DisableMSIPLLMode
 3982              		.syntax unified
 3983              		.thumb
 3984              		.thumb_func
 3985              		.fpu fpv4-sp-d16
 3987              	HAL_RCCEx_DisableMSIPLLMode:
 3988              	.LFB147:
2494:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2495:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2496:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Disable the PLL-mode of the MSI.
2497:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   PLL-mode of the MSI is automatically reset when LSE oscillator is disabled.
2498:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
2499:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2500:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_DisableMSIPLLMode(void)
2501:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 3989              		.loc 1 2501 1
 3990              		.cfi_startproc
 3991              		@ args = 0, pretend = 0, frame = 0
 3992              		@ frame_needed = 1, uses_anonymous_args = 0
 3993              		@ link register save eliminated.
 3994 0000 80B4     		push	{r7}
 3995              	.LCFI80:
 3996              		.cfi_def_cfa_offset 4
 3997              		.cfi_offset 7, -4
 3998 0002 00AF     		add	r7, sp, #0
 3999              	.LCFI81:
 4000              		.cfi_def_cfa_register 7
2502:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   CLEAR_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 4001              		.loc 1 2502 3
 4002 0004 054B     		ldr	r3, .L366
 4003 0006 1B68     		ldr	r3, [r3]
 4004 0008 044A     		ldr	r2, .L366
 4005 000a 23F00403 		bic	r3, r3, #4
 4006 000e 1360     		str	r3, [r2]
2503:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 4007              		.loc 1 2503 1
 4008 0010 00BF     		nop
 4009 0012 BD46     		mov	sp, r7
 4010              	.LCFI82:
 4011              		.cfi_def_cfa_register 13
 4012              		@ sp needed
 4013 0014 5DF8047B 		ldr	r7, [sp], #4
 4014              	.LCFI83:
 4015              		.cfi_restore 7
 4016              		.cfi_def_cfa_offset 0
 4017 0018 7047     		bx	lr
 4018              	.L367:
 4019 001a 00BF     		.align	2
ARM GAS  /tmp/ccrFGxs0.s 			page 121


 4020              	.L366:
 4021 001c 00100240 		.word	1073876992
 4022              		.cfi_endproc
 4023              	.LFE147:
 4025              		.section	.text.HAL_RCCEx_CRSConfig,"ax",%progbits
 4026              		.align	1
 4027              		.global	HAL_RCCEx_CRSConfig
 4028              		.syntax unified
 4029              		.thumb
 4030              		.thumb_func
 4031              		.fpu fpv4-sp-d16
 4033              	HAL_RCCEx_CRSConfig:
 4034              	.LFB148:
2504:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2505:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2506:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @}
2507:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2508:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2509:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(CRS)
2510:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2511:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions_Group3 Extended Clock Recovery System Control functions
2512:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  *  @brief  Extended Clock Recovery System Control functions
2513:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  *
2514:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** @verbatim
2515:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  ===============================================================================
2516:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                 ##### Extended Clock Recovery System Control functions  #####
2517:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  ===============================================================================
2518:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     [..]
2519:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       For devices with Clock Recovery System feature (CRS), RCC Extention HAL driver can be used as
2520:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2521:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       (#) In System clock config, HSI48 needs to be enabled
2522:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2523:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       (#) Enable CRS clock in IP MSP init which will use CRS functions
2524:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2525:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       (#) Call CRS functions as follows:
2526:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           (##) Prepare synchronization configuration necessary for HSI48 calibration
2527:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               (+++) Default values can be set for frequency Error Measurement (reload and error lim
2528:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                         and also HSI48 oscillator smooth trimming.
2529:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               (+++) Macro __HAL_RCC_CRS_RELOADVALUE_CALCULATE can be also used to calculate
2530:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                         directly reload value with target and sychronization frequencies values
2531:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           (##) Call function HAL_RCCEx_CRSConfig which
2532:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               (+++) Resets CRS registers to their default values.
2533:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               (+++) Configures CRS registers with synchronization configuration
2534:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               (+++) Enables automatic calibration and frequency error counter feature
2535:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****            Note: When using USB LPM (Link Power Management) and the device is in Sleep mode, the
2536:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****            periodic USB SOF will not be generated by the host. No SYNC signal will therefore be
2537:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****            provided to the CRS to calibrate the HSI48 on the run. To guarantee the required clock
2538:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****            precision after waking up from Sleep mode, the LSE or reference clock on the GPIOs
2539:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****            should be used as SYNC signal.
2540:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2541:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           (##) A polling function is provided to wait for complete synchronization
2542:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               (+++) Call function HAL_RCCEx_CRSWaitSynchronization()
2543:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               (+++) According to CRS status, user can decide to adjust again the calibration or con
2544:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                         application if synchronization is OK
2545:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2546:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       (#) User can retrieve information related to synchronization in calling function
2547:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             HAL_RCCEx_CRSGetSynchronizationInfo()
ARM GAS  /tmp/ccrFGxs0.s 			page 122


2548:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2549:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       (#) Regarding synchronization status and synchronization information, user can try a new cali
2550:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****            in changing synchronization configuration and call again HAL_RCCEx_CRSConfig.
2551:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****            Note: When the SYNC event is detected during the downcounting phase (before reaching the
2552:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****            it means that the actual frequency is lower than the target (and so, that the TRIM value
2553:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****            incremented), while when it is detected during the upcounting phase it means that the ac
2554:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****            is higher (and that the TRIM value should be decremented).
2555:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2556:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       (#) In interrupt mode, user can resort to the available macros (__HAL_RCC_CRS_XXX_IT). Interr
2557:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           through CRS Handler (CRS_IRQn/CRS_IRQHandler)
2558:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               (++) Call function HAL_RCCEx_CRSConfig()
2559:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               (++) Enable CRS_IRQn (thanks to NVIC functions)
2560:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               (++) Enable CRS interrupt (__HAL_RCC_CRS_ENABLE_IT)
2561:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               (++) Implement CRS status management in the following user callbacks called from
2562:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    HAL_RCCEx_CRS_IRQHandler():
2563:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (+++) HAL_RCCEx_CRS_SyncOkCallback()
2564:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (+++) HAL_RCCEx_CRS_SyncWarnCallback()
2565:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (+++) HAL_RCCEx_CRS_ExpectedSyncCallback()
2566:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (+++) HAL_RCCEx_CRS_ErrorCallback()
2567:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2568:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       (#) To force a SYNC EVENT, user can use the function HAL_RCCEx_CRSSoftwareSynchronizationGene
2569:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           This function can be called before calling HAL_RCCEx_CRSConfig (for instance in Systick h
2570:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2571:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** @endverbatim
2572:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  * @{
2573:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  */
2574:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2575:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2576:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Start automatic synchronization for polling mode
2577:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  pInit Pointer on RCC_CRSInitTypeDef structure
2578:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
2579:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2580:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_CRSConfig(RCC_CRSInitTypeDef *pInit)
2581:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 4035              		.loc 1 2581 1
 4036              		.cfi_startproc
 4037              		@ args = 0, pretend = 0, frame = 16
 4038              		@ frame_needed = 1, uses_anonymous_args = 0
 4039              		@ link register save eliminated.
 4040 0000 80B4     		push	{r7}
 4041              	.LCFI84:
 4042              		.cfi_def_cfa_offset 4
 4043              		.cfi_offset 7, -4
 4044 0002 85B0     		sub	sp, sp, #20
 4045              	.LCFI85:
 4046              		.cfi_def_cfa_offset 24
 4047 0004 00AF     		add	r7, sp, #0
 4048              	.LCFI86:
 4049              		.cfi_def_cfa_register 7
 4050 0006 7860     		str	r0, [r7, #4]
2582:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t value;  /* no init needed */
2583:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2584:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check the parameters */
2585:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_SYNC_DIV(pInit->Prescaler));
2586:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_SYNC_SOURCE(pInit->Source));
2587:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_SYNC_POLARITY(pInit->Polarity));
2588:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_RELOADVALUE(pInit->ReloadValue));
ARM GAS  /tmp/ccrFGxs0.s 			page 123


2589:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_ERRORLIMIT(pInit->ErrorLimitValue));
2590:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_HSI48CALIBRATION(pInit->HSI48CalibrationValue));
2591:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2592:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* CONFIGURATION */
2593:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2594:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Before configuration, reset CRS registers to their default values*/
2595:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_CRS_FORCE_RESET();
 4051              		.loc 1 2595 3
 4052 0008 1C4B     		ldr	r3, .L369
 4053 000a 9B6B     		ldr	r3, [r3, #56]
 4054 000c 1B4A     		ldr	r2, .L369
 4055 000e 43F08073 		orr	r3, r3, #16777216
 4056 0012 9363     		str	r3, [r2, #56]
2596:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_CRS_RELEASE_RESET();
 4057              		.loc 1 2596 3
 4058 0014 194B     		ldr	r3, .L369
 4059 0016 9B6B     		ldr	r3, [r3, #56]
 4060 0018 184A     		ldr	r2, .L369
 4061 001a 23F08073 		bic	r3, r3, #16777216
 4062 001e 9363     		str	r3, [r2, #56]
2597:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2598:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Set the SYNCDIV[2:0] bits according to Prescaler value */
2599:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Set the SYNCSRC[1:0] bits according to Source value */
2600:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Set the SYNCSPOL bit according to Polarity value */
2601:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   value = (pInit->Prescaler | pInit->Source | pInit->Polarity);
 4063              		.loc 1 2601 17
 4064 0020 7B68     		ldr	r3, [r7, #4]
 4065 0022 1A68     		ldr	r2, [r3]
 4066              		.loc 1 2601 36
 4067 0024 7B68     		ldr	r3, [r7, #4]
 4068 0026 5B68     		ldr	r3, [r3, #4]
 4069              		.loc 1 2601 29
 4070 0028 1A43     		orrs	r2, r2, r3
 4071              		.loc 1 2601 52
 4072 002a 7B68     		ldr	r3, [r7, #4]
 4073 002c 9B68     		ldr	r3, [r3, #8]
 4074              		.loc 1 2601 9
 4075 002e 1343     		orrs	r3, r3, r2
 4076 0030 FB60     		str	r3, [r7, #12]
2602:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Set the RELOAD[15:0] bits according to ReloadValue value */
2603:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   value |= pInit->ReloadValue;
 4077              		.loc 1 2603 17
 4078 0032 7B68     		ldr	r3, [r7, #4]
 4079 0034 DB68     		ldr	r3, [r3, #12]
 4080              		.loc 1 2603 9
 4081 0036 FA68     		ldr	r2, [r7, #12]
 4082 0038 1343     		orrs	r3, r3, r2
 4083 003a FB60     		str	r3, [r7, #12]
2604:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Set the FELIM[7:0] bits according to ErrorLimitValue value */
2605:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   value |= (pInit->ErrorLimitValue << CRS_CFGR_FELIM_Pos);
 4084              		.loc 1 2605 18
 4085 003c 7B68     		ldr	r3, [r7, #4]
 4086 003e 1B69     		ldr	r3, [r3, #16]
 4087              		.loc 1 2605 36
 4088 0040 1B04     		lsls	r3, r3, #16
 4089              		.loc 1 2605 9
 4090 0042 FA68     		ldr	r2, [r7, #12]
ARM GAS  /tmp/ccrFGxs0.s 			page 124


 4091 0044 1343     		orrs	r3, r3, r2
 4092 0046 FB60     		str	r3, [r7, #12]
2606:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   WRITE_REG(CRS->CFGR, value);
 4093              		.loc 1 2606 3
 4094 0048 0D4A     		ldr	r2, .L369+4
 4095 004a FB68     		ldr	r3, [r7, #12]
 4096 004c 5360     		str	r3, [r2, #4]
2607:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2608:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Adjust HSI48 oscillator smooth trimming */
2609:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Set the TRIM[6:0] bits for STM32L412xx/L422xx or TRIM[5:0] bits otherwise
2610:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****      according to RCC_CRS_HSI48CalibrationValue value */
2611:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   MODIFY_REG(CRS->CR, CRS_CR_TRIM, (pInit->HSI48CalibrationValue << CRS_CR_TRIM_Pos));
 4097              		.loc 1 2611 3
 4098 004e 0C4B     		ldr	r3, .L369+4
 4099 0050 1B68     		ldr	r3, [r3]
 4100 0052 23F47C52 		bic	r2, r3, #16128
 4101 0056 7B68     		ldr	r3, [r7, #4]
 4102 0058 5B69     		ldr	r3, [r3, #20]
 4103 005a 1B02     		lsls	r3, r3, #8
 4104 005c 0849     		ldr	r1, .L369+4
 4105 005e 1343     		orrs	r3, r3, r2
 4106 0060 0B60     		str	r3, [r1]
2612:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2613:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* START AUTOMATIC SYNCHRONIZATION*/
2614:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2615:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Enable Automatic trimming & Frequency error counter */
2616:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   SET_BIT(CRS->CR, CRS_CR_AUTOTRIMEN | CRS_CR_CEN);
 4107              		.loc 1 2616 3
 4108 0062 074B     		ldr	r3, .L369+4
 4109 0064 1B68     		ldr	r3, [r3]
 4110 0066 064A     		ldr	r2, .L369+4
 4111 0068 43F06003 		orr	r3, r3, #96
 4112 006c 1360     		str	r3, [r2]
2617:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 4113              		.loc 1 2617 1
 4114 006e 00BF     		nop
 4115 0070 1437     		adds	r7, r7, #20
 4116              	.LCFI87:
 4117              		.cfi_def_cfa_offset 4
 4118 0072 BD46     		mov	sp, r7
 4119              	.LCFI88:
 4120              		.cfi_def_cfa_register 13
 4121              		@ sp needed
 4122 0074 5DF8047B 		ldr	r7, [sp], #4
 4123              	.LCFI89:
 4124              		.cfi_restore 7
 4125              		.cfi_def_cfa_offset 0
 4126 0078 7047     		bx	lr
 4127              	.L370:
 4128 007a 00BF     		.align	2
 4129              	.L369:
 4130 007c 00100240 		.word	1073876992
 4131 0080 00600040 		.word	1073766400
 4132              		.cfi_endproc
 4133              	.LFE148:
 4135              		.section	.text.HAL_RCCEx_CRSSoftwareSynchronizationGenerate,"ax",%progbits
 4136              		.align	1
ARM GAS  /tmp/ccrFGxs0.s 			page 125


 4137              		.global	HAL_RCCEx_CRSSoftwareSynchronizationGenerate
 4138              		.syntax unified
 4139              		.thumb
 4140              		.thumb_func
 4141              		.fpu fpv4-sp-d16
 4143              	HAL_RCCEx_CRSSoftwareSynchronizationGenerate:
 4144              	.LFB149:
2618:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2619:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2620:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Generate the software synchronization event
2621:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
2622:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2623:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_CRSSoftwareSynchronizationGenerate(void)
2624:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 4145              		.loc 1 2624 1
 4146              		.cfi_startproc
 4147              		@ args = 0, pretend = 0, frame = 0
 4148              		@ frame_needed = 1, uses_anonymous_args = 0
 4149              		@ link register save eliminated.
 4150 0000 80B4     		push	{r7}
 4151              	.LCFI90:
 4152              		.cfi_def_cfa_offset 4
 4153              		.cfi_offset 7, -4
 4154 0002 00AF     		add	r7, sp, #0
 4155              	.LCFI91:
 4156              		.cfi_def_cfa_register 7
2625:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   SET_BIT(CRS->CR, CRS_CR_SWSYNC);
 4157              		.loc 1 2625 3
 4158 0004 054B     		ldr	r3, .L372
 4159 0006 1B68     		ldr	r3, [r3]
 4160 0008 044A     		ldr	r2, .L372
 4161 000a 43F08003 		orr	r3, r3, #128
 4162 000e 1360     		str	r3, [r2]
2626:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 4163              		.loc 1 2626 1
 4164 0010 00BF     		nop
 4165 0012 BD46     		mov	sp, r7
 4166              	.LCFI92:
 4167              		.cfi_def_cfa_register 13
 4168              		@ sp needed
 4169 0014 5DF8047B 		ldr	r7, [sp], #4
 4170              	.LCFI93:
 4171              		.cfi_restore 7
 4172              		.cfi_def_cfa_offset 0
 4173 0018 7047     		bx	lr
 4174              	.L373:
 4175 001a 00BF     		.align	2
 4176              	.L372:
 4177 001c 00600040 		.word	1073766400
 4178              		.cfi_endproc
 4179              	.LFE149:
 4181              		.section	.text.HAL_RCCEx_CRSGetSynchronizationInfo,"ax",%progbits
 4182              		.align	1
 4183              		.global	HAL_RCCEx_CRSGetSynchronizationInfo
 4184              		.syntax unified
 4185              		.thumb
 4186              		.thumb_func
ARM GAS  /tmp/ccrFGxs0.s 			page 126


 4187              		.fpu fpv4-sp-d16
 4189              	HAL_RCCEx_CRSGetSynchronizationInfo:
 4190              	.LFB150:
2627:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2628:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2629:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Return synchronization info
2630:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  pSynchroInfo Pointer on RCC_CRSSynchroInfoTypeDef structure
2631:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
2632:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2633:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_CRSGetSynchronizationInfo(RCC_CRSSynchroInfoTypeDef *pSynchroInfo)
2634:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 4191              		.loc 1 2634 1
 4192              		.cfi_startproc
 4193              		@ args = 0, pretend = 0, frame = 8
 4194              		@ frame_needed = 1, uses_anonymous_args = 0
 4195              		@ link register save eliminated.
 4196 0000 80B4     		push	{r7}
 4197              	.LCFI94:
 4198              		.cfi_def_cfa_offset 4
 4199              		.cfi_offset 7, -4
 4200 0002 83B0     		sub	sp, sp, #12
 4201              	.LCFI95:
 4202              		.cfi_def_cfa_offset 16
 4203 0004 00AF     		add	r7, sp, #0
 4204              	.LCFI96:
 4205              		.cfi_def_cfa_register 7
 4206 0006 7860     		str	r0, [r7, #4]
2635:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check the parameter */
2636:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(pSynchroInfo != (void *)NULL);
2637:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2638:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the reload value */
2639:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   pSynchroInfo->ReloadValue = (READ_BIT(CRS->CFGR, CRS_CFGR_RELOAD));
 4207              		.loc 1 2639 32
 4208 0008 0E4B     		ldr	r3, .L375
 4209 000a 5B68     		ldr	r3, [r3, #4]
 4210 000c 9AB2     		uxth	r2, r3
 4211              		.loc 1 2639 29
 4212 000e 7B68     		ldr	r3, [r7, #4]
 4213 0010 1A60     		str	r2, [r3]
2640:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2641:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get HSI48 oscillator smooth trimming */
2642:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   pSynchroInfo->HSI48CalibrationValue = (READ_BIT(CRS->CR, CRS_CR_TRIM) >> CRS_CR_TRIM_Pos);
 4214              		.loc 1 2642 42
 4215 0012 0C4B     		ldr	r3, .L375
 4216 0014 1B68     		ldr	r3, [r3]
 4217              		.loc 1 2642 73
 4218 0016 1B0A     		lsrs	r3, r3, #8
 4219 0018 03F03F02 		and	r2, r3, #63
 4220              		.loc 1 2642 39
 4221 001c 7B68     		ldr	r3, [r7, #4]
 4222 001e 5A60     		str	r2, [r3, #4]
2643:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2644:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get Frequency error capture */
2645:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   pSynchroInfo->FreqErrorCapture = (READ_BIT(CRS->ISR, CRS_ISR_FECAP) >> CRS_ISR_FECAP_Pos);
 4223              		.loc 1 2645 37
 4224 0020 084B     		ldr	r3, .L375
 4225 0022 9B68     		ldr	r3, [r3, #8]
ARM GAS  /tmp/ccrFGxs0.s 			page 127


 4226              		.loc 1 2645 71
 4227 0024 1B0C     		lsrs	r3, r3, #16
 4228 0026 9AB2     		uxth	r2, r3
 4229              		.loc 1 2645 34
 4230 0028 7B68     		ldr	r3, [r7, #4]
 4231 002a 9A60     		str	r2, [r3, #8]
2646:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2647:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get Frequency error direction */
2648:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   pSynchroInfo->FreqErrorDirection = (READ_BIT(CRS->ISR, CRS_ISR_FEDIR));
 4232              		.loc 1 2648 39
 4233 002c 054B     		ldr	r3, .L375
 4234 002e 9B68     		ldr	r3, [r3, #8]
 4235 0030 03F40042 		and	r2, r3, #32768
 4236              		.loc 1 2648 36
 4237 0034 7B68     		ldr	r3, [r7, #4]
 4238 0036 DA60     		str	r2, [r3, #12]
2649:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 4239              		.loc 1 2649 1
 4240 0038 00BF     		nop
 4241 003a 0C37     		adds	r7, r7, #12
 4242              	.LCFI97:
 4243              		.cfi_def_cfa_offset 4
 4244 003c BD46     		mov	sp, r7
 4245              	.LCFI98:
 4246              		.cfi_def_cfa_register 13
 4247              		@ sp needed
 4248 003e 5DF8047B 		ldr	r7, [sp], #4
 4249              	.LCFI99:
 4250              		.cfi_restore 7
 4251              		.cfi_def_cfa_offset 0
 4252 0042 7047     		bx	lr
 4253              	.L376:
 4254              		.align	2
 4255              	.L375:
 4256 0044 00600040 		.word	1073766400
 4257              		.cfi_endproc
 4258              	.LFE150:
 4260              		.section	.text.HAL_RCCEx_CRSWaitSynchronization,"ax",%progbits
 4261              		.align	1
 4262              		.global	HAL_RCCEx_CRSWaitSynchronization
 4263              		.syntax unified
 4264              		.thumb
 4265              		.thumb_func
 4266              		.fpu fpv4-sp-d16
 4268              	HAL_RCCEx_CRSWaitSynchronization:
 4269              	.LFB151:
2650:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2651:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2652:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** * @brief Wait for CRS Synchronization status.
2653:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** * @param Timeout  Duration of the timeout
2654:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** * @note  Timeout is based on the maximum time to receive a SYNC event based on synchronization
2655:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** *        frequency.
2656:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** * @note    If Timeout set to HAL_MAX_DELAY, HAL_TIMEOUT will be never returned.
2657:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** * @retval Combination of Synchronization status
2658:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** *          This parameter can be a combination of the following values:
2659:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_TIMEOUT
2660:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_SYNCOK
ARM GAS  /tmp/ccrFGxs0.s 			page 128


2661:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_SYNCWARN
2662:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_SYNCERR
2663:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_SYNCMISS
2664:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_TRIMOVF
2665:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** */
2666:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** uint32_t HAL_RCCEx_CRSWaitSynchronization(uint32_t Timeout)
2667:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 4270              		.loc 1 2667 1
 4271              		.cfi_startproc
 4272              		@ args = 0, pretend = 0, frame = 16
 4273              		@ frame_needed = 1, uses_anonymous_args = 0
 4274 0000 80B5     		push	{r7, lr}
 4275              	.LCFI100:
 4276              		.cfi_def_cfa_offset 8
 4277              		.cfi_offset 7, -8
 4278              		.cfi_offset 14, -4
 4279 0002 84B0     		sub	sp, sp, #16
 4280              	.LCFI101:
 4281              		.cfi_def_cfa_offset 24
 4282 0004 00AF     		add	r7, sp, #0
 4283              	.LCFI102:
 4284              		.cfi_def_cfa_register 7
 4285 0006 7860     		str	r0, [r7, #4]
2668:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t crsstatus = RCC_CRS_NONE;
 4286              		.loc 1 2668 12
 4287 0008 0023     		movs	r3, #0
 4288 000a FB60     		str	r3, [r7, #12]
2669:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t tickstart;
2670:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2671:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get timeout */
2672:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   tickstart = HAL_GetTick();
 4289              		.loc 1 2672 15
 4290 000c FFF7FEFF 		bl	HAL_GetTick
 4291 0010 B860     		str	r0, [r7, #8]
 4292              	.L386:
2673:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2674:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Wait for CRS flag or timeout detection */
2675:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   do
2676:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2677:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(Timeout != HAL_MAX_DELAY)
 4293              		.loc 1 2677 7
 4294 0012 7B68     		ldr	r3, [r7, #4]
 4295 0014 B3F1FF3F 		cmp	r3, #-1
 4296 0018 0CD0     		beq	.L378
2678:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2679:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 4297              		.loc 1 2679 12
 4298 001a FFF7FEFF 		bl	HAL_GetTick
 4299 001e 0246     		mov	r2, r0
 4300              		.loc 1 2679 26
 4301 0020 BB68     		ldr	r3, [r7, #8]
 4302 0022 D31A     		subs	r3, r2, r3
 4303              		.loc 1 2679 9
 4304 0024 7A68     		ldr	r2, [r7, #4]
 4305 0026 9A42     		cmp	r2, r3
 4306 0028 02D3     		bcc	.L379
 4307              		.loc 1 2679 50 discriminator 1
ARM GAS  /tmp/ccrFGxs0.s 			page 129


 4308 002a 7B68     		ldr	r3, [r7, #4]
 4309 002c 002B     		cmp	r3, #0
 4310 002e 01D1     		bne	.L378
 4311              	.L379:
2680:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
2681:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         crsstatus = RCC_CRS_TIMEOUT;
 4312              		.loc 1 2681 19
 4313 0030 0123     		movs	r3, #1
 4314 0032 FB60     		str	r3, [r7, #12]
 4315              	.L378:
2682:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
2683:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2684:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check CRS SYNCOK flag  */
2685:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCOK))
 4316              		.loc 1 2685 8
 4317 0034 2A4B     		ldr	r3, .L388
 4318 0036 9B68     		ldr	r3, [r3, #8]
 4319 0038 03F00103 		and	r3, r3, #1
 4320              		.loc 1 2685 7
 4321 003c 012B     		cmp	r3, #1
 4322 003e 06D1     		bne	.L380
2686:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2687:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* CRS SYNC event OK */
2688:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_SYNCOK;
 4323              		.loc 1 2688 17
 4324 0040 FB68     		ldr	r3, [r7, #12]
 4325 0042 43F00203 		orr	r3, r3, #2
 4326 0046 FB60     		str	r3, [r7, #12]
2689:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2690:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Clear CRS SYNC event OK bit */
2691:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCOK);
 4327              		.loc 1 2691 7
 4328 0048 254B     		ldr	r3, .L388
 4329 004a 0122     		movs	r2, #1
 4330 004c DA60     		str	r2, [r3, #12]
 4331              	.L380:
2692:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2693:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2694:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check CRS SYNCWARN flag  */
2695:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCWARN))
 4332              		.loc 1 2695 8
 4333 004e 244B     		ldr	r3, .L388
 4334 0050 9B68     		ldr	r3, [r3, #8]
 4335 0052 03F00203 		and	r3, r3, #2
 4336              		.loc 1 2695 7
 4337 0056 022B     		cmp	r3, #2
 4338 0058 06D1     		bne	.L381
2696:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2697:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* CRS SYNC warning */
2698:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_SYNCWARN;
 4339              		.loc 1 2698 17
 4340 005a FB68     		ldr	r3, [r7, #12]
 4341 005c 43F00403 		orr	r3, r3, #4
 4342 0060 FB60     		str	r3, [r7, #12]
2699:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2700:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Clear CRS SYNCWARN bit */
2701:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCWARN);
ARM GAS  /tmp/ccrFGxs0.s 			page 130


 4343              		.loc 1 2701 7
 4344 0062 1F4B     		ldr	r3, .L388
 4345 0064 0222     		movs	r2, #2
 4346 0066 DA60     		str	r2, [r3, #12]
 4347              	.L381:
2702:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2703:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2704:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check CRS TRIM overflow flag  */
2705:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_TRIMOVF))
 4348              		.loc 1 2705 8
 4349 0068 1D4B     		ldr	r3, .L388
 4350 006a 9B68     		ldr	r3, [r3, #8]
 4351 006c 03F48063 		and	r3, r3, #1024
 4352              		.loc 1 2705 7
 4353 0070 B3F5806F 		cmp	r3, #1024
 4354 0074 06D1     		bne	.L382
2706:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2707:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* CRS SYNC Error */
2708:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_TRIMOVF;
 4355              		.loc 1 2708 17
 4356 0076 FB68     		ldr	r3, [r7, #12]
 4357 0078 43F02003 		orr	r3, r3, #32
 4358 007c FB60     		str	r3, [r7, #12]
2709:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2710:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Clear CRS Error bit */
2711:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_TRIMOVF);
 4359              		.loc 1 2711 7
 4360 007e 184B     		ldr	r3, .L388
 4361 0080 0422     		movs	r2, #4
 4362 0082 DA60     		str	r2, [r3, #12]
 4363              	.L382:
2712:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2713:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2714:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check CRS Error flag  */
2715:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCERR))
 4364              		.loc 1 2715 8
 4365 0084 164B     		ldr	r3, .L388
 4366 0086 9B68     		ldr	r3, [r3, #8]
 4367 0088 03F48073 		and	r3, r3, #256
 4368              		.loc 1 2715 7
 4369 008c B3F5807F 		cmp	r3, #256
 4370 0090 06D1     		bne	.L383
2716:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2717:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* CRS SYNC Error */
2718:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_SYNCERR;
 4371              		.loc 1 2718 17
 4372 0092 FB68     		ldr	r3, [r7, #12]
 4373 0094 43F00803 		orr	r3, r3, #8
 4374 0098 FB60     		str	r3, [r7, #12]
2719:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2720:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Clear CRS Error bit */
2721:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCERR);
 4375              		.loc 1 2721 7
 4376 009a 114B     		ldr	r3, .L388
 4377 009c 0422     		movs	r2, #4
 4378 009e DA60     		str	r2, [r3, #12]
 4379              	.L383:
ARM GAS  /tmp/ccrFGxs0.s 			page 131


2722:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2723:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2724:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check CRS SYNC Missed flag  */
2725:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCMISS))
 4380              		.loc 1 2725 8
 4381 00a0 0F4B     		ldr	r3, .L388
 4382 00a2 9B68     		ldr	r3, [r3, #8]
 4383 00a4 03F40073 		and	r3, r3, #512
 4384              		.loc 1 2725 7
 4385 00a8 B3F5007F 		cmp	r3, #512
 4386 00ac 06D1     		bne	.L384
2726:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2727:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* CRS SYNC Missed */
2728:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_SYNCMISS;
 4387              		.loc 1 2728 17
 4388 00ae FB68     		ldr	r3, [r7, #12]
 4389 00b0 43F01003 		orr	r3, r3, #16
 4390 00b4 FB60     		str	r3, [r7, #12]
2729:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2730:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Clear CRS SYNC Missed bit */
2731:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCMISS);
 4391              		.loc 1 2731 7
 4392 00b6 0A4B     		ldr	r3, .L388
 4393 00b8 0422     		movs	r2, #4
 4394 00ba DA60     		str	r2, [r3, #12]
 4395              	.L384:
2732:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2733:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2734:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check CRS Expected SYNC flag  */
2735:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_ESYNC))
 4396              		.loc 1 2735 8
 4397 00bc 084B     		ldr	r3, .L388
 4398 00be 9B68     		ldr	r3, [r3, #8]
 4399 00c0 03F00803 		and	r3, r3, #8
 4400              		.loc 1 2735 7
 4401 00c4 082B     		cmp	r3, #8
 4402 00c6 02D1     		bne	.L385
2736:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2737:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* frequency error counter reached a zero value */
2738:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_ESYNC);
 4403              		.loc 1 2738 7 discriminator 2
 4404 00c8 054B     		ldr	r3, .L388
 4405 00ca 0822     		movs	r2, #8
 4406 00cc DA60     		str	r2, [r3, #12]
 4407              	.L385:
2739:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2740:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   } while(RCC_CRS_NONE == crsstatus);
 4408              		.loc 1 2740 3
 4409 00ce FB68     		ldr	r3, [r7, #12]
 4410 00d0 002B     		cmp	r3, #0
 4411 00d2 9ED0     		beq	.L386
2741:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2742:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   return crsstatus;
 4412              		.loc 1 2742 10
 4413 00d4 FB68     		ldr	r3, [r7, #12]
2743:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 4414              		.loc 1 2743 1
ARM GAS  /tmp/ccrFGxs0.s 			page 132


 4415 00d6 1846     		mov	r0, r3
 4416 00d8 1037     		adds	r7, r7, #16
 4417              	.LCFI103:
 4418              		.cfi_def_cfa_offset 8
 4419 00da BD46     		mov	sp, r7
 4420              	.LCFI104:
 4421              		.cfi_def_cfa_register 13
 4422              		@ sp needed
 4423 00dc 80BD     		pop	{r7, pc}
 4424              	.L389:
 4425 00de 00BF     		.align	2
 4426              	.L388:
 4427 00e0 00600040 		.word	1073766400
 4428              		.cfi_endproc
 4429              	.LFE151:
 4431              		.section	.text.HAL_RCCEx_CRS_IRQHandler,"ax",%progbits
 4432              		.align	1
 4433              		.global	HAL_RCCEx_CRS_IRQHandler
 4434              		.syntax unified
 4435              		.thumb
 4436              		.thumb_func
 4437              		.fpu fpv4-sp-d16
 4439              	HAL_RCCEx_CRS_IRQHandler:
 4440              	.LFB152:
2744:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2745:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2746:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief Handle the Clock Recovery System interrupt request.
2747:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
2748:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2749:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_CRS_IRQHandler(void)
2750:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 4441              		.loc 1 2750 1
 4442              		.cfi_startproc
 4443              		@ args = 0, pretend = 0, frame = 16
 4444              		@ frame_needed = 1, uses_anonymous_args = 0
 4445 0000 80B5     		push	{r7, lr}
 4446              	.LCFI105:
 4447              		.cfi_def_cfa_offset 8
 4448              		.cfi_offset 7, -8
 4449              		.cfi_offset 14, -4
 4450 0002 84B0     		sub	sp, sp, #16
 4451              	.LCFI106:
 4452              		.cfi_def_cfa_offset 24
 4453 0004 00AF     		add	r7, sp, #0
 4454              	.LCFI107:
 4455              		.cfi_def_cfa_register 7
2751:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t crserror = RCC_CRS_NONE;
 4456              		.loc 1 2751 12
 4457 0006 0023     		movs	r3, #0
 4458 0008 FB60     		str	r3, [r7, #12]
2752:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get current IT flags and IT sources values */
2753:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t itflags = READ_REG(CRS->ISR);
 4459              		.loc 1 2753 22
 4460 000a 334B     		ldr	r3, .L399
 4461              		.loc 1 2753 12
 4462 000c 9B68     		ldr	r3, [r3, #8]
 4463 000e BB60     		str	r3, [r7, #8]
ARM GAS  /tmp/ccrFGxs0.s 			page 133


2754:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t itsources = READ_REG(CRS->CR);
 4464              		.loc 1 2754 24
 4465 0010 314B     		ldr	r3, .L399
 4466              		.loc 1 2754 12
 4467 0012 1B68     		ldr	r3, [r3]
 4468 0014 7B60     		str	r3, [r7, #4]
2755:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2756:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check CRS SYNCOK flag  */
2757:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((itflags & RCC_CRS_FLAG_SYNCOK) != 0U) && ((itsources & RCC_CRS_IT_SYNCOK) != 0U))
 4469              		.loc 1 2757 16
 4470 0016 BB68     		ldr	r3, [r7, #8]
 4471 0018 03F00103 		and	r3, r3, #1
 4472              		.loc 1 2757 5
 4473 001c 002B     		cmp	r3, #0
 4474 001e 0AD0     		beq	.L391
 4475              		.loc 1 2757 61 discriminator 1
 4476 0020 7B68     		ldr	r3, [r7, #4]
 4477 0022 03F00103 		and	r3, r3, #1
 4478              		.loc 1 2757 46 discriminator 1
 4479 0026 002B     		cmp	r3, #0
 4480 0028 05D0     		beq	.L391
2758:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2759:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Clear CRS SYNC event OK flag */
2760:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     WRITE_REG(CRS->ICR, CRS_ICR_SYNCOKC);
 4481              		.loc 1 2760 5
 4482 002a 2B4B     		ldr	r3, .L399
 4483 002c 0122     		movs	r2, #1
 4484 002e DA60     		str	r2, [r3, #12]
2761:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2762:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* user callback */
2763:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     HAL_RCCEx_CRS_SyncOkCallback();
 4485              		.loc 1 2763 5
 4486 0030 FFF7FEFF 		bl	HAL_RCCEx_CRS_SyncOkCallback
 4487 0034 4BE0     		b	.L392
 4488              	.L391:
2764:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2765:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check CRS SYNCWARN flag  */
2766:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   else if(((itflags & RCC_CRS_FLAG_SYNCWARN) != 0U) && ((itsources & RCC_CRS_IT_SYNCWARN) != 0U))
 4489              		.loc 1 2766 21
 4490 0036 BB68     		ldr	r3, [r7, #8]
 4491 0038 03F00203 		and	r3, r3, #2
 4492              		.loc 1 2766 10
 4493 003c 002B     		cmp	r3, #0
 4494 003e 0AD0     		beq	.L393
 4495              		.loc 1 2766 68 discriminator 1
 4496 0040 7B68     		ldr	r3, [r7, #4]
 4497 0042 03F00203 		and	r3, r3, #2
 4498              		.loc 1 2766 53 discriminator 1
 4499 0046 002B     		cmp	r3, #0
 4500 0048 05D0     		beq	.L393
2767:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2768:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Clear CRS SYNCWARN flag */
2769:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     WRITE_REG(CRS->ICR, CRS_ICR_SYNCWARNC);
 4501              		.loc 1 2769 5
 4502 004a 234B     		ldr	r3, .L399
 4503 004c 0222     		movs	r2, #2
 4504 004e DA60     		str	r2, [r3, #12]
ARM GAS  /tmp/ccrFGxs0.s 			page 134


2770:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2771:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* user callback */
2772:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     HAL_RCCEx_CRS_SyncWarnCallback();
 4505              		.loc 1 2772 5
 4506 0050 FFF7FEFF 		bl	HAL_RCCEx_CRS_SyncWarnCallback
 4507 0054 3BE0     		b	.L392
 4508              	.L393:
2773:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2774:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check CRS Expected SYNC flag  */
2775:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   else if(((itflags & RCC_CRS_FLAG_ESYNC) != 0U) && ((itsources & RCC_CRS_IT_ESYNC) != 0U))
 4509              		.loc 1 2775 21
 4510 0056 BB68     		ldr	r3, [r7, #8]
 4511 0058 03F00803 		and	r3, r3, #8
 4512              		.loc 1 2775 10
 4513 005c 002B     		cmp	r3, #0
 4514 005e 0AD0     		beq	.L394
 4515              		.loc 1 2775 65 discriminator 1
 4516 0060 7B68     		ldr	r3, [r7, #4]
 4517 0062 03F00803 		and	r3, r3, #8
 4518              		.loc 1 2775 50 discriminator 1
 4519 0066 002B     		cmp	r3, #0
 4520 0068 05D0     		beq	.L394
2776:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2777:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* frequency error counter reached a zero value */
2778:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     WRITE_REG(CRS->ICR, CRS_ICR_ESYNCC);
 4521              		.loc 1 2778 5
 4522 006a 1B4B     		ldr	r3, .L399
 4523 006c 0822     		movs	r2, #8
 4524 006e DA60     		str	r2, [r3, #12]
2779:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2780:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* user callback */
2781:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     HAL_RCCEx_CRS_ExpectedSyncCallback();
 4525              		.loc 1 2781 5
 4526 0070 FFF7FEFF 		bl	HAL_RCCEx_CRS_ExpectedSyncCallback
 4527 0074 2BE0     		b	.L392
 4528              	.L394:
2782:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2783:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check CRS Error flags  */
2784:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   else
2785:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2786:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(((itflags & RCC_CRS_FLAG_ERR) != 0U) && ((itsources & RCC_CRS_IT_ERR) != 0U))
 4529              		.loc 1 2786 18
 4530 0076 BB68     		ldr	r3, [r7, #8]
 4531 0078 03F00403 		and	r3, r3, #4
 4532              		.loc 1 2786 7
 4533 007c 002B     		cmp	r3, #0
 4534 007e 26D0     		beq	.L398
 4535              		.loc 1 2786 60 discriminator 1
 4536 0080 7B68     		ldr	r3, [r7, #4]
 4537 0082 03F00403 		and	r3, r3, #4
 4538              		.loc 1 2786 45 discriminator 1
 4539 0086 002B     		cmp	r3, #0
 4540 0088 21D0     		beq	.L398
2787:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2788:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if((itflags & RCC_CRS_FLAG_SYNCERR) != 0U)
 4541              		.loc 1 2788 19
 4542 008a BB68     		ldr	r3, [r7, #8]
ARM GAS  /tmp/ccrFGxs0.s 			page 135


 4543 008c 03F48073 		and	r3, r3, #256
 4544              		.loc 1 2788 9
 4545 0090 002B     		cmp	r3, #0
 4546 0092 03D0     		beq	.L395
2789:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
2790:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         crserror |= RCC_CRS_SYNCERR;
 4547              		.loc 1 2790 18
 4548 0094 FB68     		ldr	r3, [r7, #12]
 4549 0096 43F00803 		orr	r3, r3, #8
 4550 009a FB60     		str	r3, [r7, #12]
 4551              	.L395:
2791:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
2792:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if((itflags & RCC_CRS_FLAG_SYNCMISS) != 0U)
 4552              		.loc 1 2792 19
 4553 009c BB68     		ldr	r3, [r7, #8]
 4554 009e 03F40073 		and	r3, r3, #512
 4555              		.loc 1 2792 9
 4556 00a2 002B     		cmp	r3, #0
 4557 00a4 03D0     		beq	.L396
2793:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
2794:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         crserror |= RCC_CRS_SYNCMISS;
 4558              		.loc 1 2794 18
 4559 00a6 FB68     		ldr	r3, [r7, #12]
 4560 00a8 43F01003 		orr	r3, r3, #16
 4561 00ac FB60     		str	r3, [r7, #12]
 4562              	.L396:
2795:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
2796:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if((itflags & RCC_CRS_FLAG_TRIMOVF) != 0U)
 4563              		.loc 1 2796 19
 4564 00ae BB68     		ldr	r3, [r7, #8]
 4565 00b0 03F48063 		and	r3, r3, #1024
 4566              		.loc 1 2796 9
 4567 00b4 002B     		cmp	r3, #0
 4568 00b6 03D0     		beq	.L397
2797:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
2798:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         crserror |= RCC_CRS_TRIMOVF;
 4569              		.loc 1 2798 18
 4570 00b8 FB68     		ldr	r3, [r7, #12]
 4571 00ba 43F02003 		orr	r3, r3, #32
 4572 00be FB60     		str	r3, [r7, #12]
 4573              	.L397:
2799:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
2800:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2801:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Clear CRS Error flags */
2802:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       WRITE_REG(CRS->ICR, CRS_ICR_ERRC);
 4574              		.loc 1 2802 7
 4575 00c0 054B     		ldr	r3, .L399
 4576 00c2 0422     		movs	r2, #4
 4577 00c4 DA60     		str	r2, [r3, #12]
2803:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2804:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* user error callback */
2805:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       HAL_RCCEx_CRS_ErrorCallback(crserror);
 4578              		.loc 1 2805 7
 4579 00c6 F868     		ldr	r0, [r7, #12]
 4580 00c8 FFF7FEFF 		bl	HAL_RCCEx_CRS_ErrorCallback
2806:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2807:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
ARM GAS  /tmp/ccrFGxs0.s 			page 136


2808:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 4581              		.loc 1 2808 1
 4582 00cc FFE7     		b	.L398
 4583              	.L392:
 4584              	.L398:
 4585 00ce 00BF     		nop
 4586 00d0 1037     		adds	r7, r7, #16
 4587              	.LCFI108:
 4588              		.cfi_def_cfa_offset 8
 4589 00d2 BD46     		mov	sp, r7
 4590              	.LCFI109:
 4591              		.cfi_def_cfa_register 13
 4592              		@ sp needed
 4593 00d4 80BD     		pop	{r7, pc}
 4594              	.L400:
 4595 00d6 00BF     		.align	2
 4596              	.L399:
 4597 00d8 00600040 		.word	1073766400
 4598              		.cfi_endproc
 4599              	.LFE152:
 4601              		.section	.text.HAL_RCCEx_CRS_SyncOkCallback,"ax",%progbits
 4602              		.align	1
 4603              		.weak	HAL_RCCEx_CRS_SyncOkCallback
 4604              		.syntax unified
 4605              		.thumb
 4606              		.thumb_func
 4607              		.fpu fpv4-sp-d16
 4609              	HAL_RCCEx_CRS_SyncOkCallback:
 4610              	.LFB153:
2809:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2810:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2811:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  RCCEx Clock Recovery System SYNCOK interrupt callback.
2812:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval none
2813:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2814:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_CRS_SyncOkCallback(void)
2815:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 4611              		.loc 1 2815 1
 4612              		.cfi_startproc
 4613              		@ args = 0, pretend = 0, frame = 0
 4614              		@ frame_needed = 1, uses_anonymous_args = 0
 4615              		@ link register save eliminated.
 4616 0000 80B4     		push	{r7}
 4617              	.LCFI110:
 4618              		.cfi_def_cfa_offset 4
 4619              		.cfi_offset 7, -4
 4620 0002 00AF     		add	r7, sp, #0
 4621              	.LCFI111:
 4622              		.cfi_def_cfa_register 7
2816:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
2817:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_CRS_SyncOkCallback should be implemented in the user file
2818:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****    */
2819:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 4623              		.loc 1 2819 1
 4624 0004 00BF     		nop
 4625 0006 BD46     		mov	sp, r7
 4626              	.LCFI112:
 4627              		.cfi_def_cfa_register 13
ARM GAS  /tmp/ccrFGxs0.s 			page 137


 4628              		@ sp needed
 4629 0008 5DF8047B 		ldr	r7, [sp], #4
 4630              	.LCFI113:
 4631              		.cfi_restore 7
 4632              		.cfi_def_cfa_offset 0
 4633 000c 7047     		bx	lr
 4634              		.cfi_endproc
 4635              	.LFE153:
 4637              		.section	.text.HAL_RCCEx_CRS_SyncWarnCallback,"ax",%progbits
 4638              		.align	1
 4639              		.weak	HAL_RCCEx_CRS_SyncWarnCallback
 4640              		.syntax unified
 4641              		.thumb
 4642              		.thumb_func
 4643              		.fpu fpv4-sp-d16
 4645              	HAL_RCCEx_CRS_SyncWarnCallback:
 4646              	.LFB154:
2820:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2821:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2822:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  RCCEx Clock Recovery System SYNCWARN interrupt callback.
2823:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval none
2824:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2825:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_CRS_SyncWarnCallback(void)
2826:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 4647              		.loc 1 2826 1
 4648              		.cfi_startproc
 4649              		@ args = 0, pretend = 0, frame = 0
 4650              		@ frame_needed = 1, uses_anonymous_args = 0
 4651              		@ link register save eliminated.
 4652 0000 80B4     		push	{r7}
 4653              	.LCFI114:
 4654              		.cfi_def_cfa_offset 4
 4655              		.cfi_offset 7, -4
 4656 0002 00AF     		add	r7, sp, #0
 4657              	.LCFI115:
 4658              		.cfi_def_cfa_register 7
2827:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
2828:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_CRS_SyncWarnCallback should be implemented in the user file
2829:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****    */
2830:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 4659              		.loc 1 2830 1
 4660 0004 00BF     		nop
 4661 0006 BD46     		mov	sp, r7
 4662              	.LCFI116:
 4663              		.cfi_def_cfa_register 13
 4664              		@ sp needed
 4665 0008 5DF8047B 		ldr	r7, [sp], #4
 4666              	.LCFI117:
 4667              		.cfi_restore 7
 4668              		.cfi_def_cfa_offset 0
 4669 000c 7047     		bx	lr
 4670              		.cfi_endproc
 4671              	.LFE154:
 4673              		.section	.text.HAL_RCCEx_CRS_ExpectedSyncCallback,"ax",%progbits
 4674              		.align	1
 4675              		.weak	HAL_RCCEx_CRS_ExpectedSyncCallback
 4676              		.syntax unified
ARM GAS  /tmp/ccrFGxs0.s 			page 138


 4677              		.thumb
 4678              		.thumb_func
 4679              		.fpu fpv4-sp-d16
 4681              	HAL_RCCEx_CRS_ExpectedSyncCallback:
 4682              	.LFB155:
2831:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2832:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2833:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  RCCEx Clock Recovery System Expected SYNC interrupt callback.
2834:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval none
2835:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2836:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_CRS_ExpectedSyncCallback(void)
2837:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 4683              		.loc 1 2837 1
 4684              		.cfi_startproc
 4685              		@ args = 0, pretend = 0, frame = 0
 4686              		@ frame_needed = 1, uses_anonymous_args = 0
 4687              		@ link register save eliminated.
 4688 0000 80B4     		push	{r7}
 4689              	.LCFI118:
 4690              		.cfi_def_cfa_offset 4
 4691              		.cfi_offset 7, -4
 4692 0002 00AF     		add	r7, sp, #0
 4693              	.LCFI119:
 4694              		.cfi_def_cfa_register 7
2838:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
2839:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_CRS_ExpectedSyncCallback should be implemented in the user file
2840:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****    */
2841:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 4695              		.loc 1 2841 1
 4696 0004 00BF     		nop
 4697 0006 BD46     		mov	sp, r7
 4698              	.LCFI120:
 4699              		.cfi_def_cfa_register 13
 4700              		@ sp needed
 4701 0008 5DF8047B 		ldr	r7, [sp], #4
 4702              	.LCFI121:
 4703              		.cfi_restore 7
 4704              		.cfi_def_cfa_offset 0
 4705 000c 7047     		bx	lr
 4706              		.cfi_endproc
 4707              	.LFE155:
 4709              		.section	.text.HAL_RCCEx_CRS_ErrorCallback,"ax",%progbits
 4710              		.align	1
 4711              		.weak	HAL_RCCEx_CRS_ErrorCallback
 4712              		.syntax unified
 4713              		.thumb
 4714              		.thumb_func
 4715              		.fpu fpv4-sp-d16
 4717              	HAL_RCCEx_CRS_ErrorCallback:
 4718              	.LFB156:
2842:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2843:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2844:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  RCCEx Clock Recovery System Error interrupt callback.
2845:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  Error Combination of Error status.
2846:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         This parameter can be a combination of the following values:
2847:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *           @arg @ref RCC_CRS_SYNCERR
2848:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *           @arg @ref RCC_CRS_SYNCMISS
ARM GAS  /tmp/ccrFGxs0.s 			page 139


2849:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *           @arg @ref RCC_CRS_TRIMOVF
2850:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval none
2851:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2852:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_CRS_ErrorCallback(uint32_t Error)
2853:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 4719              		.loc 1 2853 1
 4720              		.cfi_startproc
 4721              		@ args = 0, pretend = 0, frame = 8
 4722              		@ frame_needed = 1, uses_anonymous_args = 0
 4723              		@ link register save eliminated.
 4724 0000 80B4     		push	{r7}
 4725              	.LCFI122:
 4726              		.cfi_def_cfa_offset 4
 4727              		.cfi_offset 7, -4
 4728 0002 83B0     		sub	sp, sp, #12
 4729              	.LCFI123:
 4730              		.cfi_def_cfa_offset 16
 4731 0004 00AF     		add	r7, sp, #0
 4732              	.LCFI124:
 4733              		.cfi_def_cfa_register 7
 4734 0006 7860     		str	r0, [r7, #4]
2854:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Prevent unused argument(s) compilation warning */
2855:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   UNUSED(Error);
2856:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2857:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
2858:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_CRS_ErrorCallback should be implemented in the user file
2859:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****    */
2860:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 4735              		.loc 1 2860 1
 4736 0008 00BF     		nop
 4737 000a 0C37     		adds	r7, r7, #12
 4738              	.LCFI125:
 4739              		.cfi_def_cfa_offset 4
 4740 000c BD46     		mov	sp, r7
 4741              	.LCFI126:
 4742              		.cfi_def_cfa_register 13
 4743              		@ sp needed
 4744 000e 5DF8047B 		ldr	r7, [sp], #4
 4745              	.LCFI127:
 4746              		.cfi_restore 7
 4747              		.cfi_def_cfa_offset 0
 4748 0012 7047     		bx	lr
 4749              		.cfi_endproc
 4750              	.LFE156:
 4752              		.section	.text.RCCEx_PLLSAI1_Config,"ax",%progbits
 4753              		.align	1
 4754              		.syntax unified
 4755              		.thumb
 4756              		.thumb_func
 4757              		.fpu fpv4-sp-d16
 4759              	RCCEx_PLLSAI1_Config:
 4760              	.LFB157:
2861:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2862:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2863:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @}
2864:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2865:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/ccrFGxs0.s 			page 140


2866:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* CRS */
2867:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2868:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2869:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @}
2870:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2871:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2872:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /** @addtogroup RCCEx_Private_Functions
2873:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  * @{
2874:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  */
2875:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2876:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1_SUPPORT)
2877:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2878:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2879:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Configure the parameters N & P & optionally M of PLLSAI1 and enable PLLSAI1 output cloc
2880:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  PllSai1  pointer to an RCC_PLLSAI1InitTypeDef structure that
2881:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         contains the configuration parameters N & P & optionally M as well as PLLSAI1 output cl
2882:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  Divider  divider parameter to be updated
2883:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
2884:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   PLLSAI1 is temporary disable to apply new parameters
2885:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
2886:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval HAL status
2887:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2888:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
2889:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 4761              		.loc 1 2889 1
 4762              		.cfi_startproc
 4763              		@ args = 0, pretend = 0, frame = 16
 4764              		@ frame_needed = 1, uses_anonymous_args = 0
 4765 0000 80B5     		push	{r7, lr}
 4766              	.LCFI128:
 4767              		.cfi_def_cfa_offset 8
 4768              		.cfi_offset 7, -8
 4769              		.cfi_offset 14, -4
 4770 0002 84B0     		sub	sp, sp, #16
 4771              	.LCFI129:
 4772              		.cfi_def_cfa_offset 24
 4773 0004 00AF     		add	r7, sp, #0
 4774              	.LCFI130:
 4775              		.cfi_def_cfa_register 7
 4776 0006 7860     		str	r0, [r7, #4]
 4777 0008 3960     		str	r1, [r7]
2890:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t tickstart;
2891:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 4778              		.loc 1 2891 21
 4779 000a 0023     		movs	r3, #0
 4780 000c FB73     		strb	r3, [r7, #15]
2892:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2893:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* check for PLLSAI1 Parameters used to output PLLSAI1CLK */
2894:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* P, Q and R dividers are verified in each specific divider case below */
2895:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1SOURCE(PllSai1->PLLSAI1Source));
2896:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
2897:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
2898:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));
2899:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2900:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check that PLLSAI1 clock source and divider M can be applied */
2901:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 4781              		.loc 1 2901 6
ARM GAS  /tmp/ccrFGxs0.s 			page 141


 4782 000e 734B     		ldr	r3, .L431
 4783 0010 DB68     		ldr	r3, [r3, #12]
 4784 0012 03F00303 		and	r3, r3, #3
 4785              		.loc 1 2901 5
 4786 0016 002B     		cmp	r3, #0
 4787 0018 18D0     		beq	.L406
2902:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2903:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* PLL clock source and divider M already set, check that no request for change  */
2904:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 4788              		.loc 1 2904 9
 4789 001a 704B     		ldr	r3, .L431
 4790 001c DB68     		ldr	r3, [r3, #12]
 4791 001e 03F00302 		and	r2, r3, #3
 4792              		.loc 1 2904 49
 4793 0022 7B68     		ldr	r3, [r7, #4]
 4794 0024 1B68     		ldr	r3, [r3]
 4795              		.loc 1 2904 7
 4796 0026 9A42     		cmp	r2, r3
 4797 0028 0DD1     		bne	.L407
2905:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        ||
2906:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 4798              		.loc 1 2906 16
 4799 002a 7B68     		ldr	r3, [r7, #4]
 4800 002c 1B68     		ldr	r3, [r3]
2905:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        ||
 4801              		.loc 1 2905 8
 4802 002e 002B     		cmp	r3, #0
 4803 0030 09D0     		beq	.L407
2907:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
2908:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        ||
2909:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSA
 4804              		.loc 1 2909 11
 4805 0032 6A4B     		ldr	r3, .L431
 4806 0034 DB68     		ldr	r3, [r3, #12]
 4807              		.loc 1 2909 52
 4808 0036 1B09     		lsrs	r3, r3, #4
 4809 0038 03F00703 		and	r3, r3, #7
 4810              		.loc 1 2909 77
 4811 003c 5A1C     		adds	r2, r3, #1
 4812              		.loc 1 2909 93
 4813 003e 7B68     		ldr	r3, [r7, #4]
 4814 0040 5B68     		ldr	r3, [r3, #4]
2908:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSA
 4815              		.loc 1 2908 8
 4816 0042 9A42     		cmp	r2, r3
 4817 0044 44D0     		beq	.L409
 4818              	.L407:
2910:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
2911:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       )
2912:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2913:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = HAL_ERROR;
 4819              		.loc 1 2913 14
 4820 0046 0123     		movs	r3, #1
 4821 0048 FB73     		strb	r3, [r7, #15]
 4822 004a 41E0     		b	.L409
 4823              	.L406:
2914:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
ARM GAS  /tmp/ccrFGxs0.s 			page 142


2915:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2916:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   else
2917:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2918:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check PLLSAI1 clock source availability */
2919:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     switch(PllSai1->PLLSAI1Source)
 4824              		.loc 1 2919 19
 4825 004c 7B68     		ldr	r3, [r7, #4]
 4826 004e 1B68     		ldr	r3, [r3]
 4827              		.loc 1 2919 5
 4828 0050 022B     		cmp	r3, #2
 4829 0052 0CD0     		beq	.L410
 4830 0054 032B     		cmp	r3, #3
 4831 0056 13D0     		beq	.L411
 4832 0058 012B     		cmp	r3, #1
 4833 005a 20D1     		bne	.L412
2920:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2921:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_MSI:
2922:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 4834              		.loc 1 2922 10
 4835 005c 5F4B     		ldr	r3, .L431
 4836 005e 1B68     		ldr	r3, [r3]
 4837 0060 03F00203 		and	r3, r3, #2
 4838              		.loc 1 2922 9
 4839 0064 002B     		cmp	r3, #0
 4840 0066 1DD1     		bne	.L428
2923:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
2924:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = HAL_ERROR;
 4841              		.loc 1 2924 16
 4842 0068 0123     		movs	r3, #1
 4843 006a FB73     		strb	r3, [r7, #15]
2925:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
2926:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 4844              		.loc 1 2926 7
 4845 006c 1AE0     		b	.L428
 4846              	.L410:
2927:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSI:
2928:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 4847              		.loc 1 2928 10
 4848 006e 5B4B     		ldr	r3, .L431
 4849 0070 1B68     		ldr	r3, [r3]
 4850 0072 03F48063 		and	r3, r3, #1024
 4851              		.loc 1 2928 9
 4852 0076 002B     		cmp	r3, #0
 4853 0078 16D1     		bne	.L429
2929:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
2930:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = HAL_ERROR;
 4854              		.loc 1 2930 16
 4855 007a 0123     		movs	r3, #1
 4856 007c FB73     		strb	r3, [r7, #15]
2931:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
2932:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 4857              		.loc 1 2932 7
 4858 007e 13E0     		b	.L429
 4859              	.L411:
2933:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSE:
2934:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 4860              		.loc 1 2934 10
ARM GAS  /tmp/ccrFGxs0.s 			page 143


 4861 0080 564B     		ldr	r3, .L431
 4862 0082 1B68     		ldr	r3, [r3]
 4863 0084 03F40033 		and	r3, r3, #131072
 4864              		.loc 1 2934 9
 4865 0088 002B     		cmp	r3, #0
 4866 008a 0FD1     		bne	.L430
2935:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
2936:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 4867              		.loc 1 2936 12
 4868 008c 534B     		ldr	r3, .L431
 4869 008e 1B68     		ldr	r3, [r3]
 4870 0090 03F48023 		and	r3, r3, #262144
 4871              		.loc 1 2936 11
 4872 0094 002B     		cmp	r3, #0
 4873 0096 09D1     		bne	.L430
2937:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
2938:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           status = HAL_ERROR;
 4874              		.loc 1 2938 18
 4875 0098 0123     		movs	r3, #1
 4876 009a FB73     		strb	r3, [r7, #15]
2939:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
2940:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
2941:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 4877              		.loc 1 2941 7
 4878 009c 06E0     		b	.L430
 4879              	.L412:
2942:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     default:
2943:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = HAL_ERROR;
 4880              		.loc 1 2943 14
 4881 009e 0123     		movs	r3, #1
 4882 00a0 FB73     		strb	r3, [r7, #15]
2944:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 4883              		.loc 1 2944 7
 4884 00a2 04E0     		b	.L414
 4885              	.L428:
2926:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSI:
 4886              		.loc 1 2926 7
 4887 00a4 00BF     		nop
 4888 00a6 02E0     		b	.L414
 4889              	.L429:
2932:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSE:
 4890              		.loc 1 2932 7
 4891 00a8 00BF     		nop
 4892 00aa 00E0     		b	.L414
 4893              	.L430:
2941:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     default:
 4894              		.loc 1 2941 7
 4895 00ac 00BF     		nop
 4896              	.L414:
2945:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2946:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2947:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(status == HAL_OK)
 4897              		.loc 1 2947 7
 4898 00ae FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 4899 00b0 002B     		cmp	r3, #0
 4900 00b2 0DD1     		bne	.L409
2948:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
ARM GAS  /tmp/ccrFGxs0.s 			page 144


2949:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
2950:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Set PLLSAI1 clock source */
2951:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
2952:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
2953:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Set PLLSAI1 clock source and divider M */
2954:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (Pll
 4901              		.loc 1 2954 7
 4902 00b4 494B     		ldr	r3, .L431
 4903 00b6 DB68     		ldr	r3, [r3, #12]
 4904 00b8 23F07302 		bic	r2, r3, #115
 4905 00bc 7B68     		ldr	r3, [r7, #4]
 4906 00be 1968     		ldr	r1, [r3]
 4907 00c0 7B68     		ldr	r3, [r7, #4]
 4908 00c2 5B68     		ldr	r3, [r3, #4]
 4909 00c4 013B     		subs	r3, r3, #1
 4910 00c6 1B01     		lsls	r3, r3, #4
 4911 00c8 0B43     		orrs	r3, r3, r1
 4912 00ca 4449     		ldr	r1, .L431
 4913 00cc 1343     		orrs	r3, r3, r2
 4914 00ce CB60     		str	r3, [r1, #12]
 4915              	.L409:
2955:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
2956:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2957:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2958:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2959:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(status == HAL_OK)
 4916              		.loc 1 2959 5
 4917 00d0 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 4918 00d2 002B     		cmp	r3, #0
 4919 00d4 7CD1     		bne	.L417
2960:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2961:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Disable the PLLSAI1 */
2962:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI1_DISABLE();
 4920              		.loc 1 2962 5
 4921 00d6 414B     		ldr	r3, .L431
 4922 00d8 1B68     		ldr	r3, [r3]
 4923 00da 404A     		ldr	r2, .L431
 4924 00dc 23F08063 		bic	r3, r3, #67108864
 4925 00e0 1360     		str	r3, [r2]
2963:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2964:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Get Start Tick*/
2965:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 4926              		.loc 1 2965 17
 4927 00e2 FFF7FEFF 		bl	HAL_GetTick
 4928 00e6 B860     		str	r0, [r7, #8]
2966:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2967:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Wait till PLLSAI1 is ready to be updated */
2968:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 4929              		.loc 1 2968 10
 4930 00e8 09E0     		b	.L418
 4931              	.L420:
2969:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2970:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 4932              		.loc 1 2970 11
 4933 00ea FFF7FEFF 		bl	HAL_GetTick
 4934 00ee 0246     		mov	r2, r0
 4935              		.loc 1 2970 25
ARM GAS  /tmp/ccrFGxs0.s 			page 145


 4936 00f0 BB68     		ldr	r3, [r7, #8]
 4937 00f2 D31A     		subs	r3, r2, r3
 4938              		.loc 1 2970 9
 4939 00f4 022B     		cmp	r3, #2
 4940 00f6 02D9     		bls	.L418
2971:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
2972:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = HAL_TIMEOUT;
 4941              		.loc 1 2972 16
 4942 00f8 0323     		movs	r3, #3
 4943 00fa FB73     		strb	r3, [r7, #15]
2973:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
 4944              		.loc 1 2973 9
 4945 00fc 05E0     		b	.L419
 4946              	.L418:
2968:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 4947              		.loc 1 2968 11
 4948 00fe 374B     		ldr	r3, .L431
 4949 0100 1B68     		ldr	r3, [r3]
 4950 0102 03F00063 		and	r3, r3, #134217728
2968:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 4951              		.loc 1 2968 10
 4952 0106 002B     		cmp	r3, #0
 4953 0108 EFD1     		bne	.L420
 4954              	.L419:
2974:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
2975:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2976:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2977:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(status == HAL_OK)
 4955              		.loc 1 2977 7
 4956 010a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 4957 010c 002B     		cmp	r3, #0
 4958 010e 5FD1     		bne	.L417
2978:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2979:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(Divider == DIVIDER_P_UPDATE)
 4959              		.loc 1 2979 9
 4960 0110 3B68     		ldr	r3, [r7]
 4961 0112 002B     		cmp	r3, #0
 4962 0114 10D1     		bne	.L421
2980:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
2981:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
2982:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
2983:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2984:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
2985:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
2986:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI1CFGR,
2987:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV | RCC_PLLSAI1CFGR_PLLSAI1
2988:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
2989:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos) |
2990:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
2991:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
2992:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI1CFGR,
2993:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1P | RCC_PLLSAI1CFGR_PLLSAI1M,
2994:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
2995:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos) |
2996:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
2997:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */
2998:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/ccrFGxs0.s 			page 146


2999:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
3000:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
3001:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
3002:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI1CFGR,
 4963              		.loc 1 3002 9
 4964 0116 314B     		ldr	r3, .L431
 4965 0118 1B69     		ldr	r3, [r3, #16]
 4966 011a 23F07843 		bic	r3, r3, #-134217728
 4967 011e 23F4FE43 		bic	r3, r3, #32512
 4968 0122 7A68     		ldr	r2, [r7, #4]
 4969 0124 9268     		ldr	r2, [r2, #8]
 4970 0126 1102     		lsls	r1, r2, #8
 4971 0128 7A68     		ldr	r2, [r7, #4]
 4972 012a D268     		ldr	r2, [r2, #12]
 4973 012c D206     		lsls	r2, r2, #27
 4974 012e 0A43     		orrs	r2, r2, r1
 4975 0130 2A49     		ldr	r1, .L431
 4976 0132 1343     		orrs	r3, r3, r2
 4977 0134 0B61     		str	r3, [r1, #16]
 4978 0136 27E0     		b	.L422
 4979              	.L421:
3003:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
3004:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
3005:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
3006:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
3007:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI1CFGR,
3008:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1P,
3009:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
3010:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
3011:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */
3012:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3013:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
3014:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3015:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if(Divider == DIVIDER_Q_UPDATE)
 4980              		.loc 1 3015 14
 4981 0138 3B68     		ldr	r3, [r7]
 4982 013a 012B     		cmp	r3, #1
 4983 013c 12D1     		bne	.L423
3016:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3017:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
3018:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
3019:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
3020:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI1CFGR,
3021:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1Q | RCC_PLLSAI1CFGR_PLLSAI1M,
3022:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
3023:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
3024:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
3025:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
3026:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
3027:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI1CFGR,
 4984              		.loc 1 3027 9
 4985 013e 274B     		ldr	r3, .L431
 4986 0140 1B69     		ldr	r3, [r3, #16]
 4987 0142 23F4C003 		bic	r3, r3, #6291456
 4988 0146 23F4FE43 		bic	r3, r3, #32512
 4989 014a 7A68     		ldr	r2, [r7, #4]
 4990 014c 9268     		ldr	r2, [r2, #8]
ARM GAS  /tmp/ccrFGxs0.s 			page 147


 4991 014e 1102     		lsls	r1, r2, #8
 4992 0150 7A68     		ldr	r2, [r7, #4]
 4993 0152 1269     		ldr	r2, [r2, #16]
 4994 0154 5208     		lsrs	r2, r2, #1
 4995 0156 013A     		subs	r2, r2, #1
 4996 0158 5205     		lsls	r2, r2, #21
 4997 015a 0A43     		orrs	r2, r2, r1
 4998 015c 1F49     		ldr	r1, .L431
 4999 015e 1343     		orrs	r3, r3, r2
 5000 0160 0B61     		str	r3, [r1, #16]
 5001 0162 11E0     		b	.L422
 5002              	.L423:
3028:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1Q,
3029:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
3030:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos));
3031:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
3032:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3033:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else
3034:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3035:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
3036:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
3037:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
3038:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI1CFGR,
3039:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1R | RCC_PLLSAI1CFGR_PLLSAI1M,
3040:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
3041:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
3042:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
3043:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
3044:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
3045:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI1CFGR,
 5003              		.loc 1 3045 9
 5004 0164 1D4B     		ldr	r3, .L431
 5005 0166 1B69     		ldr	r3, [r3, #16]
 5006 0168 23F0C063 		bic	r3, r3, #100663296
 5007 016c 23F4FE43 		bic	r3, r3, #32512
 5008 0170 7A68     		ldr	r2, [r7, #4]
 5009 0172 9268     		ldr	r2, [r2, #8]
 5010 0174 1102     		lsls	r1, r2, #8
 5011 0176 7A68     		ldr	r2, [r7, #4]
 5012 0178 5269     		ldr	r2, [r2, #20]
 5013 017a 5208     		lsrs	r2, r2, #1
 5014 017c 013A     		subs	r2, r2, #1
 5015 017e 5206     		lsls	r2, r2, #25
 5016 0180 0A43     		orrs	r2, r2, r1
 5017 0182 1649     		ldr	r1, .L431
 5018 0184 1343     		orrs	r3, r3, r2
 5019 0186 0B61     		str	r3, [r1, #16]
 5020              	.L422:
3046:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1R,
3047:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
3048:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
3049:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
3050:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3051:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3052:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
3053:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PLLSAI1_ENABLE();
 5021              		.loc 1 3053 7
ARM GAS  /tmp/ccrFGxs0.s 			page 148


 5022 0188 144B     		ldr	r3, .L431
 5023 018a 1B68     		ldr	r3, [r3]
 5024 018c 134A     		ldr	r2, .L431
 5025 018e 43F08063 		orr	r3, r3, #67108864
 5026 0192 1360     		str	r3, [r2]
3054:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3055:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Get Start Tick*/
3056:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       tickstart = HAL_GetTick();
 5027              		.loc 1 3056 19
 5028 0194 FFF7FEFF 		bl	HAL_GetTick
 5029 0198 B860     		str	r0, [r7, #8]
3057:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3058:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Wait till PLLSAI1 is ready */
3059:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 5030              		.loc 1 3059 12
 5031 019a 09E0     		b	.L424
 5032              	.L426:
3060:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3061:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 5033              		.loc 1 3061 13
 5034 019c FFF7FEFF 		bl	HAL_GetTick
 5035 01a0 0246     		mov	r2, r0
 5036              		.loc 1 3061 27
 5037 01a2 BB68     		ldr	r3, [r7, #8]
 5038 01a4 D31A     		subs	r3, r2, r3
 5039              		.loc 1 3061 11
 5040 01a6 022B     		cmp	r3, #2
 5041 01a8 02D9     		bls	.L424
3062:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
3063:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           status = HAL_TIMEOUT;
 5042              		.loc 1 3063 18
 5043 01aa 0323     		movs	r3, #3
 5044 01ac FB73     		strb	r3, [r7, #15]
3064:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 5045              		.loc 1 3064 11
 5046 01ae 05E0     		b	.L425
 5047              	.L424:
3059:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 5048              		.loc 1 3059 13
 5049 01b0 0A4B     		ldr	r3, .L431
 5050 01b2 1B68     		ldr	r3, [r3]
 5051 01b4 03F00063 		and	r3, r3, #134217728
3059:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 5052              		.loc 1 3059 12
 5053 01b8 002B     		cmp	r3, #0
 5054 01ba EFD0     		beq	.L426
 5055              	.L425:
3065:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
3066:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3067:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3068:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(status == HAL_OK)
 5056              		.loc 1 3068 9
 5057 01bc FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 5058 01be 002B     		cmp	r3, #0
 5059 01c0 06D1     		bne	.L417
3069:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3070:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI1 Clock output(s) */
ARM GAS  /tmp/ccrFGxs0.s 			page 149


3071:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 5060              		.loc 1 3071 9
 5061 01c2 064B     		ldr	r3, .L431
 5062 01c4 1A69     		ldr	r2, [r3, #16]
 5063 01c6 7B68     		ldr	r3, [r7, #4]
 5064 01c8 9B69     		ldr	r3, [r3, #24]
 5065 01ca 0449     		ldr	r1, .L431
 5066 01cc 1343     		orrs	r3, r3, r2
 5067 01ce 0B61     		str	r3, [r1, #16]
 5068              	.L417:
3072:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3073:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
3074:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
3075:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3076:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   return status;
 5069              		.loc 1 3076 10
 5070 01d0 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
3077:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 5071              		.loc 1 3077 1
 5072 01d2 1846     		mov	r0, r3
 5073 01d4 1037     		adds	r7, r7, #16
 5074              	.LCFI131:
 5075              		.cfi_def_cfa_offset 8
 5076 01d6 BD46     		mov	sp, r7
 5077              	.LCFI132:
 5078              		.cfi_def_cfa_register 13
 5079              		@ sp needed
 5080 01d8 80BD     		pop	{r7, pc}
 5081              	.L432:
 5082 01da 00BF     		.align	2
 5083              	.L431:
 5084 01dc 00100240 		.word	1073876992
 5085              		.cfi_endproc
 5086              	.LFE157:
 5088              		.section	.text.RCCEx_PLLSAI2_Config,"ax",%progbits
 5089              		.align	1
 5090              		.syntax unified
 5091              		.thumb
 5092              		.thumb_func
 5093              		.fpu fpv4-sp-d16
 5095              	RCCEx_PLLSAI2_Config:
 5096              	.LFB158:
3078:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3079:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1_SUPPORT */
3080:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3081:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2_SUPPORT)
3082:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3083:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
3084:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Configure the parameters N & P & optionally M of PLLSAI2 and enable PLLSAI2 output cloc
3085:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  PllSai2  pointer to an RCC_PLLSAI2InitTypeDef structure that
3086:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         contains the configuration parameters N & P & optionally M as well as PLLSAI2 output cl
3087:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  Divider  divider parameter to be updated
3088:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
3089:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   PLLSAI2 is temporary disable to apply new parameters
3090:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
3091:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval HAL status
3092:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
ARM GAS  /tmp/ccrFGxs0.s 			page 150


3093:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
3094:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 5097              		.loc 1 3094 1
 5098              		.cfi_startproc
 5099              		@ args = 0, pretend = 0, frame = 16
 5100              		@ frame_needed = 1, uses_anonymous_args = 0
 5101 0000 80B5     		push	{r7, lr}
 5102              	.LCFI133:
 5103              		.cfi_def_cfa_offset 8
 5104              		.cfi_offset 7, -8
 5105              		.cfi_offset 14, -4
 5106 0002 84B0     		sub	sp, sp, #16
 5107              	.LCFI134:
 5108              		.cfi_def_cfa_offset 24
 5109 0004 00AF     		add	r7, sp, #0
 5110              	.LCFI135:
 5111              		.cfi_def_cfa_register 7
 5112 0006 7860     		str	r0, [r7, #4]
 5113 0008 3960     		str	r1, [r7]
3095:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t tickstart;
3096:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 5114              		.loc 1 3096 21
 5115 000a 0023     		movs	r3, #0
 5116 000c FB73     		strb	r3, [r7, #15]
3097:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3098:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* check for PLLSAI2 Parameters used to output PLLSAI2CLK */
3099:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* P, Q and R dividers are verified in each specific divider case below */
3100:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI2SOURCE(PllSai2->PLLSAI2Source));
3101:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
3102:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
3103:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));
3104:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3105:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check that PLLSAI2 clock source and divider M can be applied */
3106:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 5117              		.loc 1 3106 6
 5118 000e 684B     		ldr	r3, .L458
 5119 0010 DB68     		ldr	r3, [r3, #12]
 5120 0012 03F00303 		and	r3, r3, #3
 5121              		.loc 1 3106 5
 5122 0016 002B     		cmp	r3, #0
 5123 0018 18D0     		beq	.L434
3107:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
3108:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* PLL clock source and divider M already set, check that no request for change  */
3109:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 5124              		.loc 1 3109 9
 5125 001a 654B     		ldr	r3, .L458
 5126 001c DB68     		ldr	r3, [r3, #12]
 5127 001e 03F00302 		and	r2, r3, #3
 5128              		.loc 1 3109 49
 5129 0022 7B68     		ldr	r3, [r7, #4]
 5130 0024 1B68     		ldr	r3, [r3]
 5131              		.loc 1 3109 7
 5132 0026 9A42     		cmp	r2, r3
 5133 0028 0DD1     		bne	.L435
3110:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        ||
3111:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 5134              		.loc 1 3111 16
ARM GAS  /tmp/ccrFGxs0.s 			page 151


 5135 002a 7B68     		ldr	r3, [r7, #4]
 5136 002c 1B68     		ldr	r3, [r3]
3110:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        ||
 5137              		.loc 1 3110 8
 5138 002e 002B     		cmp	r3, #0
 5139 0030 09D0     		beq	.L435
3112:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
3113:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        ||
3114:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSA
 5140              		.loc 1 3114 11
 5141 0032 5F4B     		ldr	r3, .L458
 5142 0034 DB68     		ldr	r3, [r3, #12]
 5143              		.loc 1 3114 52
 5144 0036 1B09     		lsrs	r3, r3, #4
 5145 0038 03F00703 		and	r3, r3, #7
 5146              		.loc 1 3114 77
 5147 003c 5A1C     		adds	r2, r3, #1
 5148              		.loc 1 3114 93
 5149 003e 7B68     		ldr	r3, [r7, #4]
 5150 0040 5B68     		ldr	r3, [r3, #4]
3113:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSA
 5151              		.loc 1 3113 8
 5152 0042 9A42     		cmp	r2, r3
 5153 0044 44D0     		beq	.L437
 5154              	.L435:
3115:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
3116:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       )
3117:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
3118:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = HAL_ERROR;
 5155              		.loc 1 3118 14
 5156 0046 0123     		movs	r3, #1
 5157 0048 FB73     		strb	r3, [r7, #15]
 5158 004a 41E0     		b	.L437
 5159              	.L434:
3119:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
3120:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
3121:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   else
3122:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
3123:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check PLLSAI2 clock source availability */
3124:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     switch(PllSai2->PLLSAI2Source)
 5160              		.loc 1 3124 19
 5161 004c 7B68     		ldr	r3, [r7, #4]
 5162 004e 1B68     		ldr	r3, [r3]
 5163              		.loc 1 3124 5
 5164 0050 022B     		cmp	r3, #2
 5165 0052 0CD0     		beq	.L438
 5166 0054 032B     		cmp	r3, #3
 5167 0056 13D0     		beq	.L439
 5168 0058 012B     		cmp	r3, #1
 5169 005a 20D1     		bne	.L440
3125:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
3126:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_MSI:
3127:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 5170              		.loc 1 3127 10
 5171 005c 544B     		ldr	r3, .L458
 5172 005e 1B68     		ldr	r3, [r3]
 5173 0060 03F00203 		and	r3, r3, #2
ARM GAS  /tmp/ccrFGxs0.s 			page 152


 5174              		.loc 1 3127 9
 5175 0064 002B     		cmp	r3, #0
 5176 0066 1DD1     		bne	.L455
3128:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3129:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = HAL_ERROR;
 5177              		.loc 1 3129 16
 5178 0068 0123     		movs	r3, #1
 5179 006a FB73     		strb	r3, [r7, #15]
3130:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3131:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 5180              		.loc 1 3131 7
 5181 006c 1AE0     		b	.L455
 5182              	.L438:
3132:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSI:
3133:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 5183              		.loc 1 3133 10
 5184 006e 504B     		ldr	r3, .L458
 5185 0070 1B68     		ldr	r3, [r3]
 5186 0072 03F48063 		and	r3, r3, #1024
 5187              		.loc 1 3133 9
 5188 0076 002B     		cmp	r3, #0
 5189 0078 16D1     		bne	.L456
3134:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3135:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = HAL_ERROR;
 5190              		.loc 1 3135 16
 5191 007a 0123     		movs	r3, #1
 5192 007c FB73     		strb	r3, [r7, #15]
3136:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3137:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 5193              		.loc 1 3137 7
 5194 007e 13E0     		b	.L456
 5195              	.L439:
3138:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSE:
3139:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 5196              		.loc 1 3139 10
 5197 0080 4B4B     		ldr	r3, .L458
 5198 0082 1B68     		ldr	r3, [r3]
 5199 0084 03F40033 		and	r3, r3, #131072
 5200              		.loc 1 3139 9
 5201 0088 002B     		cmp	r3, #0
 5202 008a 0FD1     		bne	.L457
3140:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3141:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 5203              		.loc 1 3141 12
 5204 008c 484B     		ldr	r3, .L458
 5205 008e 1B68     		ldr	r3, [r3]
 5206 0090 03F48023 		and	r3, r3, #262144
 5207              		.loc 1 3141 11
 5208 0094 002B     		cmp	r3, #0
 5209 0096 09D1     		bne	.L457
3142:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
3143:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           status = HAL_ERROR;
 5210              		.loc 1 3143 18
 5211 0098 0123     		movs	r3, #1
 5212 009a FB73     		strb	r3, [r7, #15]
3144:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
3145:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
ARM GAS  /tmp/ccrFGxs0.s 			page 153


3146:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 5213              		.loc 1 3146 7
 5214 009c 06E0     		b	.L457
 5215              	.L440:
3147:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     default:
3148:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = HAL_ERROR;
 5216              		.loc 1 3148 14
 5217 009e 0123     		movs	r3, #1
 5218 00a0 FB73     		strb	r3, [r7, #15]
3149:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 5219              		.loc 1 3149 7
 5220 00a2 04E0     		b	.L442
 5221              	.L455:
3131:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSI:
 5222              		.loc 1 3131 7
 5223 00a4 00BF     		nop
 5224 00a6 02E0     		b	.L442
 5225              	.L456:
3137:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSE:
 5226              		.loc 1 3137 7
 5227 00a8 00BF     		nop
 5228 00aa 00E0     		b	.L442
 5229              	.L457:
3146:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     default:
 5230              		.loc 1 3146 7
 5231 00ac 00BF     		nop
 5232              	.L442:
3150:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
3151:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3152:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(status == HAL_OK)
 5233              		.loc 1 3152 7
 5234 00ae FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 5235 00b0 002B     		cmp	r3, #0
 5236 00b2 0DD1     		bne	.L437
3153:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
3154:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
3155:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Set PLLSAI2 clock source */
3156:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
3157:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
3158:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Set PLLSAI2 clock source and divider M */
3159:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (Pll
 5237              		.loc 1 3159 7
 5238 00b4 3E4B     		ldr	r3, .L458
 5239 00b6 DB68     		ldr	r3, [r3, #12]
 5240 00b8 23F07302 		bic	r2, r3, #115
 5241 00bc 7B68     		ldr	r3, [r7, #4]
 5242 00be 1968     		ldr	r1, [r3]
 5243 00c0 7B68     		ldr	r3, [r7, #4]
 5244 00c2 5B68     		ldr	r3, [r3, #4]
 5245 00c4 013B     		subs	r3, r3, #1
 5246 00c6 1B01     		lsls	r3, r3, #4
 5247 00c8 0B43     		orrs	r3, r3, r1
 5248 00ca 3949     		ldr	r1, .L458
 5249 00cc 1343     		orrs	r3, r3, r2
 5250 00ce CB60     		str	r3, [r1, #12]
 5251              	.L437:
3160:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
ARM GAS  /tmp/ccrFGxs0.s 			page 154


3161:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
3162:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
3163:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3164:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(status == HAL_OK)
 5252              		.loc 1 3164 5
 5253 00d0 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 5254 00d2 002B     		cmp	r3, #0
 5255 00d4 66D1     		bne	.L445
3165:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
3166:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Disable the PLLSAI2 */
3167:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI2_DISABLE();
 5256              		.loc 1 3167 5
 5257 00d6 364B     		ldr	r3, .L458
 5258 00d8 1B68     		ldr	r3, [r3]
 5259 00da 354A     		ldr	r2, .L458
 5260 00dc 23F08053 		bic	r3, r3, #268435456
 5261 00e0 1360     		str	r3, [r2]
3168:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3169:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Get Start Tick*/
3170:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 5262              		.loc 1 3170 17
 5263 00e2 FFF7FEFF 		bl	HAL_GetTick
 5264 00e6 B860     		str	r0, [r7, #8]
3171:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3172:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Wait till PLLSAI2 is ready to be updated */
3173:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 5265              		.loc 1 3173 10
 5266 00e8 09E0     		b	.L446
 5267              	.L448:
3174:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
3175:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 5268              		.loc 1 3175 11
 5269 00ea FFF7FEFF 		bl	HAL_GetTick
 5270 00ee 0246     		mov	r2, r0
 5271              		.loc 1 3175 25
 5272 00f0 BB68     		ldr	r3, [r7, #8]
 5273 00f2 D31A     		subs	r3, r2, r3
 5274              		.loc 1 3175 9
 5275 00f4 022B     		cmp	r3, #2
 5276 00f6 02D9     		bls	.L446
3176:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3177:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = HAL_TIMEOUT;
 5277              		.loc 1 3177 16
 5278 00f8 0323     		movs	r3, #3
 5279 00fa FB73     		strb	r3, [r7, #15]
3178:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
 5280              		.loc 1 3178 9
 5281 00fc 05E0     		b	.L447
 5282              	.L446:
3173:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 5283              		.loc 1 3173 11
 5284 00fe 2C4B     		ldr	r3, .L458
 5285 0100 1B68     		ldr	r3, [r3]
 5286 0102 03F00053 		and	r3, r3, #536870912
3173:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 5287              		.loc 1 3173 10
 5288 0106 002B     		cmp	r3, #0
ARM GAS  /tmp/ccrFGxs0.s 			page 155


 5289 0108 EFD1     		bne	.L448
 5290              	.L447:
3179:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3180:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
3181:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3182:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(status == HAL_OK)
 5291              		.loc 1 3182 7
 5292 010a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 5293 010c 002B     		cmp	r3, #0
 5294 010e 49D1     		bne	.L445
3183:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
3184:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(Divider == DIVIDER_P_UPDATE)
 5295              		.loc 1 3184 9
 5296 0110 3B68     		ldr	r3, [r7]
 5297 0112 002B     		cmp	r3, #0
 5298 0114 10D1     		bne	.L449
3185:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3186:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
3187:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
3188:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3189:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
3190:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
3191:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI2CFGR,
3192:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV | RCC_PLLSAI2CFGR_PLLSAI2
3193:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
3194:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos) |
3195:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
3196:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
3197:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI2CFGR,
3198:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2P | RCC_PLLSAI2CFGR_PLLSAI2M,
3199:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
3200:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    ((PllSai2->PLLSAI2P >> 4U) << RCC_PLLSAI2CFGR_PLLSAI2P_Pos) |
3201:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
3202:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */
3203:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3204:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
3205:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI2 Division factor P and Multiplication factor N*/
3206:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
3207:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI2CFGR,
 5299              		.loc 1 3207 9
 5300 0116 264B     		ldr	r3, .L458
 5301 0118 5B69     		ldr	r3, [r3, #20]
 5302 011a 23F07843 		bic	r3, r3, #-134217728
 5303 011e 23F4FE43 		bic	r3, r3, #32512
 5304 0122 7A68     		ldr	r2, [r7, #4]
 5305 0124 9268     		ldr	r2, [r2, #8]
 5306 0126 1102     		lsls	r1, r2, #8
 5307 0128 7A68     		ldr	r2, [r7, #4]
 5308 012a D268     		ldr	r2, [r2, #12]
 5309 012c D206     		lsls	r2, r2, #27
 5310 012e 0A43     		orrs	r2, r2, r1
 5311 0130 1F49     		ldr	r1, .L458
 5312 0132 1343     		orrs	r3, r3, r2
 5313 0134 4B61     		str	r3, [r1, #20]
 5314 0136 11E0     		b	.L450
 5315              	.L449:
3208:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
ARM GAS  /tmp/ccrFGxs0.s 			page 156


3209:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
3210:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
3211:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
3212:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI2CFGR,
3213:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2P,
3214:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
3215:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    ((PllSai2->PLLSAI2P >> 4U) << RCC_PLLSAI2CFGR_PLLSAI2P_Pos));
3216:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */
3217:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3218:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
3219:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3220:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
3221:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if(Divider == DIVIDER_Q_UPDATE)
3222:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3223:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
3224:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
3225:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
3226:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI2CFGR,
3227:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2Q | RCC_PLLSAI2CFGR_PLLSAI2M,
3228:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
3229:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (((PllSai2->PLLSAI2Q >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2Q_Pos) |
3230:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
3231:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
3232:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI2 Division factor Q and Multiplication factor N*/
3233:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI2CFGR,
3234:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2Q,
3235:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
3236:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (((PllSai2->PLLSAI2Q >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2Q_Pos));
3237:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
3238:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3239:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2Q_DIV_SUPPORT */
3240:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else
3241:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3242:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
3243:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
3244:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
3245:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI2CFGR,
3246:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2R | RCC_PLLSAI2CFGR_PLLSAI2M,
3247:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
3248:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
3249:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
3250:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
3251:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
3252:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI2CFGR,
 5316              		.loc 1 3252 9
 5317 0138 1D4B     		ldr	r3, .L458
 5318 013a 5B69     		ldr	r3, [r3, #20]
 5319 013c 23F0C063 		bic	r3, r3, #100663296
 5320 0140 23F4FE43 		bic	r3, r3, #32512
 5321 0144 7A68     		ldr	r2, [r7, #4]
 5322 0146 9268     		ldr	r2, [r2, #8]
 5323 0148 1102     		lsls	r1, r2, #8
 5324 014a 7A68     		ldr	r2, [r7, #4]
 5325 014c 1269     		ldr	r2, [r2, #16]
 5326 014e 5208     		lsrs	r2, r2, #1
 5327 0150 013A     		subs	r2, r2, #1
 5328 0152 5206     		lsls	r2, r2, #25
ARM GAS  /tmp/ccrFGxs0.s 			page 157


 5329 0154 0A43     		orrs	r2, r2, r1
 5330 0156 1649     		ldr	r1, .L458
 5331 0158 1343     		orrs	r3, r3, r2
 5332 015a 4B61     		str	r3, [r1, #20]
 5333              	.L450:
3253:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2R,
3254:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
3255:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
3256:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
3257:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3258:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3259:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
3260:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PLLSAI2_ENABLE();
 5334              		.loc 1 3260 7
 5335 015c 144B     		ldr	r3, .L458
 5336 015e 1B68     		ldr	r3, [r3]
 5337 0160 134A     		ldr	r2, .L458
 5338 0162 43F08053 		orr	r3, r3, #268435456
 5339 0166 1360     		str	r3, [r2]
3261:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3262:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Get Start Tick*/
3263:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       tickstart = HAL_GetTick();
 5340              		.loc 1 3263 19
 5341 0168 FFF7FEFF 		bl	HAL_GetTick
 5342 016c B860     		str	r0, [r7, #8]
3264:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3265:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Wait till PLLSAI2 is ready */
3266:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 5343              		.loc 1 3266 12
 5344 016e 09E0     		b	.L451
 5345              	.L453:
3267:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3268:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 5346              		.loc 1 3268 13
 5347 0170 FFF7FEFF 		bl	HAL_GetTick
 5348 0174 0246     		mov	r2, r0
 5349              		.loc 1 3268 27
 5350 0176 BB68     		ldr	r3, [r7, #8]
 5351 0178 D31A     		subs	r3, r2, r3
 5352              		.loc 1 3268 11
 5353 017a 022B     		cmp	r3, #2
 5354 017c 02D9     		bls	.L451
3269:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
3270:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           status = HAL_TIMEOUT;
 5355              		.loc 1 3270 18
 5356 017e 0323     		movs	r3, #3
 5357 0180 FB73     		strb	r3, [r7, #15]
3271:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 5358              		.loc 1 3271 11
 5359 0182 05E0     		b	.L452
 5360              	.L451:
3266:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 5361              		.loc 1 3266 13
 5362 0184 0A4B     		ldr	r3, .L458
 5363 0186 1B68     		ldr	r3, [r3]
 5364 0188 03F00053 		and	r3, r3, #536870912
3266:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
ARM GAS  /tmp/ccrFGxs0.s 			page 158


 5365              		.loc 1 3266 12
 5366 018c 002B     		cmp	r3, #0
 5367 018e EFD0     		beq	.L453
 5368              	.L452:
3272:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
3273:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3274:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3275:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(status == HAL_OK)
 5369              		.loc 1 3275 9
 5370 0190 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 5371 0192 002B     		cmp	r3, #0
 5372 0194 06D1     		bne	.L445
3276:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3277:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI2 Clock output(s) */
3278:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 5373              		.loc 1 3278 9
 5374 0196 064B     		ldr	r3, .L458
 5375 0198 5A69     		ldr	r2, [r3, #20]
 5376 019a 7B68     		ldr	r3, [r7, #4]
 5377 019c 5B69     		ldr	r3, [r3, #20]
 5378 019e 0449     		ldr	r1, .L458
 5379 01a0 1343     		orrs	r3, r3, r2
 5380 01a2 4B61     		str	r3, [r1, #20]
 5381              	.L445:
3279:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3280:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
3281:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
3282:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3283:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   return status;
 5382              		.loc 1 3283 10
 5383 01a4 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
3284:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 5384              		.loc 1 3284 1
 5385 01a6 1846     		mov	r0, r3
 5386 01a8 1037     		adds	r7, r7, #16
 5387              	.LCFI136:
 5388              		.cfi_def_cfa_offset 8
 5389 01aa BD46     		mov	sp, r7
 5390              	.LCFI137:
 5391              		.cfi_def_cfa_register 13
 5392              		@ sp needed
 5393 01ac 80BD     		pop	{r7, pc}
 5394              	.L459:
 5395 01ae 00BF     		.align	2
 5396              	.L458:
 5397 01b0 00100240 		.word	1073876992
 5398              		.cfi_endproc
 5399              	.LFE158:
 5401              		.section	.text.RCCEx_GetSAIxPeriphCLKFreq,"ax",%progbits
 5402              		.align	1
 5403              		.syntax unified
 5404              		.thumb
 5405              		.thumb_func
 5406              		.fpu fpv4-sp-d16
 5408              	RCCEx_GetSAIxPeriphCLKFreq:
 5409              	.LFB159:
3285:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/ccrFGxs0.s 			page 159


3286:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2_SUPPORT */
3287:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3288:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SAI1)
3289:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3290:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
3291:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 5410              		.loc 1 3291 1
 5411              		.cfi_startproc
 5412              		@ args = 0, pretend = 0, frame = 32
 5413              		@ frame_needed = 1, uses_anonymous_args = 0
 5414              		@ link register save eliminated.
 5415 0000 80B4     		push	{r7}
 5416              	.LCFI138:
 5417              		.cfi_def_cfa_offset 4
 5418              		.cfi_offset 7, -4
 5419 0002 89B0     		sub	sp, sp, #36
 5420              	.LCFI139:
 5421              		.cfi_def_cfa_offset 40
 5422 0004 00AF     		add	r7, sp, #0
 5423              	.LCFI140:
 5424              		.cfi_def_cfa_register 7
 5425 0006 7860     		str	r0, [r7, #4]
 5426 0008 3960     		str	r1, [r7]
3292:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t frequency = 0U;
 5427              		.loc 1 3292 12
 5428 000a 0023     		movs	r3, #0
 5429 000c FB61     		str	r3, [r7, #28]
3293:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk = 0U;
 5430              		.loc 1 3293 12
 5431 000e 0023     		movs	r3, #0
 5432 0010 BB61     		str	r3, [r7, #24]
3294:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t pllvco, plln;    /* no init needed */
3295:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLP_SUPPORT)
3296:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t pllp = 0U;
 5433              		.loc 1 3296 12
 5434 0012 0023     		movs	r3, #0
 5435 0014 7B61     		str	r3, [r7, #20]
3297:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLP_SUPPORT */
3298:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3299:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Handle SAIs */
3300:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(PeriphClk == RCC_PERIPHCLK_SAI1)
 5436              		.loc 1 3300 5
 5437 0016 7B68     		ldr	r3, [r7, #4]
 5438 0018 B3F5006F 		cmp	r3, #2048
 5439 001c 0CD1     		bne	.L461
3301:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
3302:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 5440              		.loc 1 3302 14
 5441 001e 6B4B     		ldr	r3, .L478
 5442 0020 D3F88830 		ldr	r3, [r3, #136]
 5443              		.loc 1 3302 12
 5444 0024 03F44003 		and	r3, r3, #12582912
 5445 0028 BB61     		str	r3, [r7, #24]
3303:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 5446              		.loc 1 3303 7
 5447 002a BB69     		ldr	r3, [r7, #24]
 5448 002c B3F5400F 		cmp	r3, #12582912
ARM GAS  /tmp/ccrFGxs0.s 			page 160


 5449 0030 12D1     		bne	.L463
3304:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
3305:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 5450              		.loc 1 3305 17
 5451 0032 674B     		ldr	r3, .L478+4
 5452 0034 FB61     		str	r3, [r7, #28]
 5453 0036 0FE0     		b	.L463
 5454              	.L461:
3306:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
3307:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Else, PLL clock output to check below */
3308:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
3309:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SAI2)
3310:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   else
3311:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
3312:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(PeriphClk == RCC_PERIPHCLK_SAI2)
 5455              		.loc 1 3312 7
 5456 0038 7B68     		ldr	r3, [r7, #4]
 5457 003a B3F5805F 		cmp	r3, #4096
 5458 003e 0BD1     		bne	.L463
3313:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
3314:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 5459              		.loc 1 3314 16
 5460 0040 624B     		ldr	r3, .L478
 5461 0042 D3F88830 		ldr	r3, [r3, #136]
 5462              		.loc 1 3314 14
 5463 0046 03F04073 		and	r3, r3, #50331648
 5464 004a BB61     		str	r3, [r7, #24]
3315:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 5465              		.loc 1 3315 9
 5466 004c BB69     		ldr	r3, [r7, #24]
 5467 004e B3F1407F 		cmp	r3, #50331648
 5468 0052 01D1     		bne	.L463
3316:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3317:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 5469              		.loc 1 3317 19
 5470 0054 5E4B     		ldr	r3, .L478+4
 5471 0056 FB61     		str	r3, [r7, #28]
 5472              	.L463:
3318:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3319:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Else, PLL clock output to check below */
3320:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
3321:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
3322:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SAI2 */
3323:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3324:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(frequency == 0U)
 5473              		.loc 1 3324 5
 5474 0058 FB69     		ldr	r3, [r7, #28]
 5475 005a 002B     		cmp	r3, #0
 5476 005c 40F0AE80 		bne	.L464
3325:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
3326:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     pllvco = InputFrequency;
 5477              		.loc 1 3326 12
 5478 0060 3B68     		ldr	r3, [r7]
 5479 0062 3B61     		str	r3, [r7, #16]
3327:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3328:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SAI2)
3329:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
ARM GAS  /tmp/ccrFGxs0.s 			page 161


 5480              		.loc 1 3329 7
 5481 0064 BB69     		ldr	r3, [r7, #24]
 5482 0066 B3F5000F 		cmp	r3, #8388608
 5483 006a 03D0     		beq	.L465
 5484              		.loc 1 3329 42 discriminator 1
 5485 006c BB69     		ldr	r3, [r7, #24]
 5486 006e B3F1007F 		cmp	r3, #33554432
 5487 0072 33D1     		bne	.L466
 5488              	.L465:
3330:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
3331:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U)
 5489              		.loc 1 3331 10
 5490 0074 554B     		ldr	r3, .L478
 5491 0076 DB68     		ldr	r3, [r3, #12]
 5492 0078 03F48033 		and	r3, r3, #65536
 5493              		.loc 1 3331 9
 5494 007c 002B     		cmp	r3, #0
 5495 007e 00F09D80 		beq	.L464
3332:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3333:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* f(PLL Source) / PLLM */
3334:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U
 5496              		.loc 1 3334 30
 5497 0082 524B     		ldr	r3, .L478
 5498 0084 DB68     		ldr	r3, [r3, #12]
 5499              		.loc 1 3334 71
 5500 0086 1B09     		lsrs	r3, r3, #4
 5501 0088 03F00703 		and	r3, r3, #7
 5502              		.loc 1 3334 96
 5503 008c 0133     		adds	r3, r3, #1
 5504              		.loc 1 3334 16
 5505 008e 3A69     		ldr	r2, [r7, #16]
 5506 0090 B2FBF3F3 		udiv	r3, r2, r3
 5507 0094 3B61     		str	r3, [r7, #16]
3335:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
3336:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 5508              		.loc 1 3336 16
 5509 0096 4D4B     		ldr	r3, .L478
 5510 0098 DB68     		ldr	r3, [r3, #12]
 5511              		.loc 1 3336 57
 5512 009a 1B0A     		lsrs	r3, r3, #8
 5513              		.loc 1 3336 14
 5514 009c 03F07F03 		and	r3, r3, #127
 5515 00a0 FB60     		str	r3, [r7, #12]
3337:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLP_DIV_2_31_SUPPORT)
3338:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 5516              		.loc 1 3338 16
 5517 00a2 4A4B     		ldr	r3, .L478
 5518 00a4 DB68     		ldr	r3, [r3, #12]
 5519              		.loc 1 3338 60
 5520 00a6 DB0E     		lsrs	r3, r3, #27
 5521              		.loc 1 3338 14
 5522 00a8 03F01F03 		and	r3, r3, #31
 5523 00ac 7B61     		str	r3, [r7, #20]
3339:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
3340:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if(pllp == 0U)
 5524              		.loc 1 3340 11
 5525 00ae 7B69     		ldr	r3, [r7, #20]
ARM GAS  /tmp/ccrFGxs0.s 			page 162


 5526 00b0 002B     		cmp	r3, #0
 5527 00b2 0AD1     		bne	.L468
3341:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
3342:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 5528              		.loc 1 3342 14
 5529 00b4 454B     		ldr	r3, .L478
 5530 00b6 DB68     		ldr	r3, [r3, #12]
 5531 00b8 03F40033 		and	r3, r3, #131072
 5532              		.loc 1 3342 13
 5533 00bc 002B     		cmp	r3, #0
 5534 00be 02D0     		beq	.L469
3343:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
3344:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllp = 17U;
 5535              		.loc 1 3344 18
 5536 00c0 1123     		movs	r3, #17
 5537 00c2 7B61     		str	r3, [r7, #20]
 5538 00c4 01E0     		b	.L468
 5539              	.L469:
3345:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
3346:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           else
3347:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
3348:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllp = 7U;
 5540              		.loc 1 3348 18
 5541 00c6 0723     		movs	r3, #7
 5542 00c8 7B61     		str	r3, [r7, #20]
 5543              	.L468:
3349:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
3350:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
3351:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = (pllvco * plln) / pllp;
 5544              		.loc 1 3351 29
 5545 00ca 3B69     		ldr	r3, [r7, #16]
 5546 00cc FA68     		ldr	r2, [r7, #12]
 5547 00ce 02FB03F2 		mul	r2, r2, r3
 5548              		.loc 1 3351 19
 5549 00d2 7B69     		ldr	r3, [r7, #20]
 5550 00d4 B2FBF3F3 		udiv	r3, r2, r3
 5551 00d8 FB61     		str	r3, [r7, #28]
3331:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 5552              		.loc 1 3331 9
 5553 00da 6FE0     		b	.L464
 5554              	.L466:
3352:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3353:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
3354:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 5555              		.loc 1 3354 12
 5556 00dc BB69     		ldr	r3, [r7, #24]
 5557 00de 002B     		cmp	r3, #0
 5558 00e0 32D1     		bne	.L470
3355:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
3356:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U)
 5559              		.loc 1 3356 10
 5560 00e2 3A4B     		ldr	r3, .L478
 5561 00e4 1B69     		ldr	r3, [r3, #16]
 5562 00e6 03F48033 		and	r3, r3, #65536
 5563              		.loc 1 3356 9
 5564 00ea 002B     		cmp	r3, #0
 5565 00ec 66D0     		beq	.L464
ARM GAS  /tmp/ccrFGxs0.s 			page 163


3357:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3358:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
3359:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
3360:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* f(PLLSAI1 Source) / PLLSAI1M */
3361:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFG
3362:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
3363:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* f(PLL Source) / PLLM */
3364:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U
 5566              		.loc 1 3364 30
 5567 00ee 374B     		ldr	r3, .L478
 5568 00f0 DB68     		ldr	r3, [r3, #12]
 5569              		.loc 1 3364 71
 5570 00f2 1B09     		lsrs	r3, r3, #4
 5571 00f4 03F00703 		and	r3, r3, #7
 5572              		.loc 1 3364 96
 5573 00f8 0133     		adds	r3, r3, #1
 5574              		.loc 1 3364 16
 5575 00fa 3A69     		ldr	r2, [r7, #16]
 5576 00fc B2FBF3F3 		udiv	r3, r2, r3
 5577 0100 3B61     		str	r3, [r7, #16]
3365:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
3366:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
3367:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos
 5578              		.loc 1 3367 16
 5579 0102 324B     		ldr	r3, .L478
 5580 0104 1B69     		ldr	r3, [r3, #16]
 5581              		.loc 1 3367 69
 5582 0106 1B0A     		lsrs	r3, r3, #8
 5583              		.loc 1 3367 14
 5584 0108 03F07F03 		and	r3, r3, #127
 5585 010c FB60     		str	r3, [r7, #12]
3368:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
3369:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PD
 5586              		.loc 1 3369 16
 5587 010e 2F4B     		ldr	r3, .L478
 5588 0110 1B69     		ldr	r3, [r3, #16]
 5589              		.loc 1 3369 72
 5590 0112 DB0E     		lsrs	r3, r3, #27
 5591              		.loc 1 3369 14
 5592 0114 03F01F03 		and	r3, r3, #31
 5593 0118 7B61     		str	r3, [r7, #20]
3370:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
3371:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if(pllp == 0U)
 5594              		.loc 1 3371 11
 5595 011a 7B69     		ldr	r3, [r7, #20]
 5596 011c 002B     		cmp	r3, #0
 5597 011e 0AD1     		bne	.L472
3372:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
3373:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 5598              		.loc 1 3373 14
 5599 0120 2A4B     		ldr	r3, .L478
 5600 0122 1B69     		ldr	r3, [r3, #16]
 5601 0124 03F40033 		and	r3, r3, #131072
 5602              		.loc 1 3373 13
 5603 0128 002B     		cmp	r3, #0
 5604 012a 02D0     		beq	.L473
3374:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
ARM GAS  /tmp/ccrFGxs0.s 			page 164


3375:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllp = 17U;
 5605              		.loc 1 3375 18
 5606 012c 1123     		movs	r3, #17
 5607 012e 7B61     		str	r3, [r7, #20]
 5608 0130 01E0     		b	.L472
 5609              	.L473:
3376:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
3377:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           else
3378:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
3379:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllp = 7U;
 5610              		.loc 1 3379 18
 5611 0132 0723     		movs	r3, #7
 5612 0134 7B61     		str	r3, [r7, #20]
 5613              	.L472:
3380:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
3381:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
3382:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = (pllvco * plln) / pllp;
 5614              		.loc 1 3382 29
 5615 0136 3B69     		ldr	r3, [r7, #16]
 5616 0138 FA68     		ldr	r2, [r7, #12]
 5617 013a 02FB03F2 		mul	r2, r2, r3
 5618              		.loc 1 3382 19
 5619 013e 7B69     		ldr	r3, [r7, #20]
 5620 0140 B2FBF3F3 		udiv	r3, r2, r3
 5621 0144 FB61     		str	r3, [r7, #28]
 5622 0146 39E0     		b	.L464
 5623              	.L470:
3383:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3384:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
3385:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) ||
3386:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else if((srcclk == RCC_SAI1CLKSOURCE_HSI) || (srcclk == RCC_SAI2CLKSOURCE_HSI))
3387:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
3388:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
3389:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3390:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HSI_VALUE;
3391:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3392:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
3393:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
3394:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3395:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
3396:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(srcclk == RCC_SAI1CLKSOURCE_PLL)
3397:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
3398:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI2CLK) != 0U)
3399:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3400:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* f(PLL Source) / PLLM */
3401:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U
3402:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* f(PLLSAI2CLK) = f(VCO input) * PLLN / PLLP */
3403:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
3404:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLP_DIV_2_31_SUPPORT)
3405:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
3406:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
3407:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if(pllp == 0U)
3408:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
3409:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
3410:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
3411:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllp = 17U;
3412:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
ARM GAS  /tmp/ccrFGxs0.s 			page 165


3413:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           else
3414:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
3415:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllp = 7U;
3416:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
3417:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
3418:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = (pllvco * plln) / pllp;
3419:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3420:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
3421:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3422:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* HSI automatically selected as clock source if PLLs not enabled */
3423:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HSI_VALUE;
3424:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3425:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else
3426:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3427:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* No clock source, frequency default init at 0 */
3428:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3429:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
3430:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else if(srcclk == RCC_SAI1CLKSOURCE_PLLSAI1)
3431:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
3432:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U)
3433:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3434:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
3435:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
3436:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* f(PLLSAI1 Source) / PLLSAI1M */
3437:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFG
3438:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
3439:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* f(PLL Source) / PLLM */
3440:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U
3441:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
3442:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
3443:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos
3444:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
3445:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PD
3446:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
3447:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if(pllp == 0U)
3448:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
3449:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
3450:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
3451:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllp = 17U;
3452:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
3453:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           else
3454:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
3455:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllp = 7U;
3456:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
3457:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
3458:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = (pllvco * plln) / pllp;
3459:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3460:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
3461:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3462:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* HSI automatically selected as clock source if PLLs not enabled */
3463:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HSI_VALUE;
3464:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3465:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else
3466:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3467:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* No clock source, frequency default init at 0 */
3468:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3469:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
ARM GAS  /tmp/ccrFGxs0.s 			page 166


3470:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SAI2 */
3471:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3472:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2_SUPPORT)
3473:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3474:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 5624              		.loc 1 3474 12
 5625 0148 BB69     		ldr	r3, [r7, #24]
 5626 014a B3F5800F 		cmp	r3, #4194304
 5627 014e 03D0     		beq	.L474
 5628              		.loc 1 3474 51 discriminator 1
 5629 0150 BB69     		ldr	r3, [r7, #24]
 5630 0152 B3F1807F 		cmp	r3, #16777216
 5631 0156 31D1     		bne	.L464
 5632              	.L474:
3475:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
3476:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U)
 5633              		.loc 1 3476 10
 5634 0158 1C4B     		ldr	r3, .L478
 5635 015a 5B69     		ldr	r3, [r3, #20]
 5636 015c 03F48033 		and	r3, r3, #65536
 5637              		.loc 1 3476 9
 5638 0160 002B     		cmp	r3, #0
 5639 0162 2BD0     		beq	.L464
3477:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3478:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
3479:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
3480:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* f(PLLSAI2 Source) / PLLSAI2M */
3481:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFG
3482:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
3483:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* f(PLL Source) / PLLM */
3484:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U
 5640              		.loc 1 3484 30
 5641 0164 194B     		ldr	r3, .L478
 5642 0166 DB68     		ldr	r3, [r3, #12]
 5643              		.loc 1 3484 71
 5644 0168 1B09     		lsrs	r3, r3, #4
 5645 016a 03F00703 		and	r3, r3, #7
 5646              		.loc 1 3484 96
 5647 016e 0133     		adds	r3, r3, #1
 5648              		.loc 1 3484 16
 5649 0170 3A69     		ldr	r2, [r7, #16]
 5650 0172 B2FBF3F3 		udiv	r3, r2, r3
 5651 0176 3B61     		str	r3, [r7, #16]
3485:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
3486:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
3487:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos
 5652              		.loc 1 3487 16
 5653 0178 144B     		ldr	r3, .L478
 5654 017a 5B69     		ldr	r3, [r3, #20]
 5655              		.loc 1 3487 69
 5656 017c 1B0A     		lsrs	r3, r3, #8
 5657              		.loc 1 3487 14
 5658 017e 03F07F03 		and	r3, r3, #127
 5659 0182 FB60     		str	r3, [r7, #12]
3488:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
3489:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PD
 5660              		.loc 1 3489 16
ARM GAS  /tmp/ccrFGxs0.s 			page 167


 5661 0184 114B     		ldr	r3, .L478
 5662 0186 5B69     		ldr	r3, [r3, #20]
 5663              		.loc 1 3489 72
 5664 0188 DB0E     		lsrs	r3, r3, #27
 5665              		.loc 1 3489 14
 5666 018a 03F01F03 		and	r3, r3, #31
 5667 018e 7B61     		str	r3, [r7, #20]
3490:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
3491:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if(pllp == 0U)
 5668              		.loc 1 3491 11
 5669 0190 7B69     		ldr	r3, [r7, #20]
 5670 0192 002B     		cmp	r3, #0
 5671 0194 0AD1     		bne	.L475
3492:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
3493:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 5672              		.loc 1 3493 14
 5673 0196 0D4B     		ldr	r3, .L478
 5674 0198 5B69     		ldr	r3, [r3, #20]
 5675 019a 03F40033 		and	r3, r3, #131072
 5676              		.loc 1 3493 13
 5677 019e 002B     		cmp	r3, #0
 5678 01a0 02D0     		beq	.L476
3494:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
3495:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllp = 17U;
 5679              		.loc 1 3495 18
 5680 01a2 1123     		movs	r3, #17
 5681 01a4 7B61     		str	r3, [r7, #20]
 5682 01a6 01E0     		b	.L475
 5683              	.L476:
3496:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
3497:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           else
3498:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
3499:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllp = 7U;
 5684              		.loc 1 3499 18
 5685 01a8 0723     		movs	r3, #7
 5686 01aa 7B61     		str	r3, [r7, #20]
 5687              	.L475:
3500:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
3501:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
3502:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = (pllvco * plln) / pllp;
 5688              		.loc 1 3502 29
 5689 01ac 3B69     		ldr	r3, [r7, #16]
 5690 01ae FA68     		ldr	r2, [r7, #12]
 5691 01b0 02FB03F2 		mul	r2, r2, r3
 5692              		.loc 1 3502 19
 5693 01b4 7B69     		ldr	r3, [r7, #20]
 5694 01b6 B2FBF3F3 		udiv	r3, r2, r3
 5695 01ba FB61     		str	r3, [r7, #28]
 5696              	.L464:
3503:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3504:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
3505:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3506:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2_SUPPORT */
3507:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3508:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else
3509:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
3510:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* No clock source, frequency default init at 0 */
ARM GAS  /tmp/ccrFGxs0.s 			page 168


3511:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
3512:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
3513:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3514:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3515:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   return frequency;
 5697              		.loc 1 3515 10
 5698 01bc FB69     		ldr	r3, [r7, #28]
3516:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 5699              		.loc 1 3516 1
 5700 01be 1846     		mov	r0, r3
 5701 01c0 2437     		adds	r7, r7, #36
 5702              	.LCFI141:
 5703              		.cfi_def_cfa_offset 4
 5704 01c2 BD46     		mov	sp, r7
 5705              	.LCFI142:
 5706              		.cfi_def_cfa_register 13
 5707              		@ sp needed
 5708 01c4 5DF8047B 		ldr	r7, [sp], #4
 5709              	.LCFI143:
 5710              		.cfi_restore 7
 5711              		.cfi_def_cfa_offset 0
 5712 01c8 7047     		bx	lr
 5713              	.L479:
 5714 01ca 00BF     		.align	2
 5715              	.L478:
 5716 01cc 00100240 		.word	1073876992
 5717 01d0 68FF1F00 		.word	2097000
 5718              		.cfi_endproc
 5719              	.LFE159:
 5721              		.text
 5722              	.Letext0:
 5723              		.file 2 "/home/hung/opt/xPacks/@gnu-mcu-eclipse/arm-none-eabi-gcc/8.2.1-1.7.1/.content/arm-none-ea
 5724              		.file 3 "/home/hung/opt/xPacks/@gnu-mcu-eclipse/arm-none-eabi-gcc/8.2.1-1.7.1/.content/arm-none-ea
 5725              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 5726              		.file 5 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/system_stm32l4xx.h"
 5727              		.file 6 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l496xx.h"
 5728              		.file 7 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"
 5729              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 5730              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h"
 5731              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 5732              		.file 11 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash.h"
 5733              		.file 12 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h"
ARM GAS  /tmp/ccrFGxs0.s 			page 169


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32l4xx_hal_rcc_ex.c
     /tmp/ccrFGxs0.s:18     .text.HAL_RCCEx_PeriphCLKConfig:0000000000000000 $t
     /tmp/ccrFGxs0.s:26     .text.HAL_RCCEx_PeriphCLKConfig:0000000000000000 HAL_RCCEx_PeriphCLKConfig
     /tmp/ccrFGxs0.s:4759   .text.RCCEx_PLLSAI1_Config:0000000000000000 RCCEx_PLLSAI1_Config
     /tmp/ccrFGxs0.s:5095   .text.RCCEx_PLLSAI2_Config:0000000000000000 RCCEx_PLLSAI2_Config
     /tmp/ccrFGxs0.s:405    .text.HAL_RCCEx_PeriphCLKConfig:0000000000000258 $d
     /tmp/ccrFGxs0.s:409    .text.HAL_RCCEx_PeriphCLKConfig:0000000000000260 $t
     /tmp/ccrFGxs0.s:779    .text.HAL_RCCEx_PeriphCLKConfig:0000000000000504 $d
     /tmp/ccrFGxs0.s:782    .text.HAL_RCCEx_PeriphCLKConfig:0000000000000508 $t
     /tmp/ccrFGxs0.s:916    .text.HAL_RCCEx_PeriphCLKConfig:00000000000005ec $d
     /tmp/ccrFGxs0.s:921    .text.HAL_RCCEx_GetPeriphCLKConfig:0000000000000000 $t
     /tmp/ccrFGxs0.s:928    .text.HAL_RCCEx_GetPeriphCLKConfig:0000000000000000 HAL_RCCEx_GetPeriphCLKConfig
     /tmp/ccrFGxs0.s:1225   .text.HAL_RCCEx_GetPeriphCLKConfig:00000000000001e8 $d
     /tmp/ccrFGxs0.s:1231   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000000 $t
     /tmp/ccrFGxs0.s:1238   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000000 HAL_RCCEx_GetPeriphCLKFreq
     /tmp/ccrFGxs0.s:5408   .text.RCCEx_GetSAIxPeriphCLKFreq:0000000000000000 RCCEx_GetSAIxPeriphCLKFreq
     /tmp/ccrFGxs0.s:1611   .text.HAL_RCCEx_GetPeriphCLKFreq:00000000000002a8 $d
     /tmp/ccrFGxs0.s:1618   .text.HAL_RCCEx_GetPeriphCLKFreq:00000000000002bc $t
     /tmp/ccrFGxs0.s:1772   .text.HAL_RCCEx_GetPeriphCLKFreq:00000000000003b0 $d
     /tmp/ccrFGxs0.s:1776   .text.HAL_RCCEx_GetPeriphCLKFreq:00000000000003c0 $t
     /tmp/ccrFGxs0.s:1843   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000420 $d
     /tmp/ccrFGxs0.s:1856   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000454 $t
     /tmp/ccrFGxs0.s:2060   .text.HAL_RCCEx_GetPeriphCLKFreq:000000000000057c $d
     /tmp/ccrFGxs0.s:2065   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000588 $t
     /tmp/ccrFGxs0.s:2491   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000834 $d
     /tmp/ccrFGxs0.s:2495   .text.HAL_RCCEx_GetPeriphCLKFreq:000000000000083c $t
     /tmp/ccrFGxs0.s:2802   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000a04 $d
     /tmp/ccrFGxs0.s:2808   .text.HAL_RCCEx_EnablePLLSAI1:0000000000000000 $t
     /tmp/ccrFGxs0.s:2815   .text.HAL_RCCEx_EnablePLLSAI1:0000000000000000 HAL_RCCEx_EnablePLLSAI1
     /tmp/ccrFGxs0.s:2960   .text.HAL_RCCEx_EnablePLLSAI1:00000000000000c8 $d
     /tmp/ccrFGxs0.s:2966   .text.HAL_RCCEx_DisablePLLSAI1:0000000000000000 $t
     /tmp/ccrFGxs0.s:2973   .text.HAL_RCCEx_DisablePLLSAI1:0000000000000000 HAL_RCCEx_DisablePLLSAI1
     /tmp/ccrFGxs0.s:3064   .text.HAL_RCCEx_DisablePLLSAI1:0000000000000070 $d
     /tmp/ccrFGxs0.s:3069   .text.HAL_RCCEx_EnablePLLSAI2:0000000000000000 $t
     /tmp/ccrFGxs0.s:3076   .text.HAL_RCCEx_EnablePLLSAI2:0000000000000000 HAL_RCCEx_EnablePLLSAI2
     /tmp/ccrFGxs0.s:3215   .text.HAL_RCCEx_EnablePLLSAI2:00000000000000bc $d
     /tmp/ccrFGxs0.s:3221   .text.HAL_RCCEx_DisablePLLSAI2:0000000000000000 $t
     /tmp/ccrFGxs0.s:3228   .text.HAL_RCCEx_DisablePLLSAI2:0000000000000000 HAL_RCCEx_DisablePLLSAI2
     /tmp/ccrFGxs0.s:3319   .text.HAL_RCCEx_DisablePLLSAI2:0000000000000070 $d
     /tmp/ccrFGxs0.s:3324   .text.HAL_RCCEx_WakeUpStopCLKConfig:0000000000000000 $t
     /tmp/ccrFGxs0.s:3331   .text.HAL_RCCEx_WakeUpStopCLKConfig:0000000000000000 HAL_RCCEx_WakeUpStopCLKConfig
     /tmp/ccrFGxs0.s:3374   .text.HAL_RCCEx_WakeUpStopCLKConfig:0000000000000024 $d
     /tmp/ccrFGxs0.s:3379   .text.HAL_RCCEx_StandbyMSIRangeConfig:0000000000000000 $t
     /tmp/ccrFGxs0.s:3386   .text.HAL_RCCEx_StandbyMSIRangeConfig:0000000000000000 HAL_RCCEx_StandbyMSIRangeConfig
     /tmp/ccrFGxs0.s:3430   .text.HAL_RCCEx_StandbyMSIRangeConfig:000000000000002c $d
     /tmp/ccrFGxs0.s:3435   .text.HAL_RCCEx_EnableLSECSS:0000000000000000 $t
     /tmp/ccrFGxs0.s:3442   .text.HAL_RCCEx_EnableLSECSS:0000000000000000 HAL_RCCEx_EnableLSECSS
     /tmp/ccrFGxs0.s:3476   .text.HAL_RCCEx_EnableLSECSS:0000000000000020 $d
     /tmp/ccrFGxs0.s:3481   .text.HAL_RCCEx_DisableLSECSS:0000000000000000 $t
     /tmp/ccrFGxs0.s:3488   .text.HAL_RCCEx_DisableLSECSS:0000000000000000 HAL_RCCEx_DisableLSECSS
     /tmp/ccrFGxs0.s:3528   .text.HAL_RCCEx_DisableLSECSS:000000000000002c $d
     /tmp/ccrFGxs0.s:3533   .text.HAL_RCCEx_EnableLSECSS_IT:0000000000000000 $t
     /tmp/ccrFGxs0.s:3540   .text.HAL_RCCEx_EnableLSECSS_IT:0000000000000000 HAL_RCCEx_EnableLSECSS_IT
     /tmp/ccrFGxs0.s:3592   .text.HAL_RCCEx_EnableLSECSS_IT:0000000000000044 $d
     /tmp/ccrFGxs0.s:3598   .text.HAL_RCCEx_LSECSS_IRQHandler:0000000000000000 $t
     /tmp/ccrFGxs0.s:3605   .text.HAL_RCCEx_LSECSS_IRQHandler:0000000000000000 HAL_RCCEx_LSECSS_IRQHandler
ARM GAS  /tmp/ccrFGxs0.s 			page 170


     /tmp/ccrFGxs0.s:3651   .text.HAL_RCCEx_LSECSS_Callback:0000000000000000 HAL_RCCEx_LSECSS_Callback
     /tmp/ccrFGxs0.s:3639   .text.HAL_RCCEx_LSECSS_IRQHandler:0000000000000024 $d
     /tmp/ccrFGxs0.s:3644   .text.HAL_RCCEx_LSECSS_Callback:0000000000000000 $t
     /tmp/ccrFGxs0.s:3680   .text.HAL_RCCEx_EnableLSCO:0000000000000000 $t
     /tmp/ccrFGxs0.s:3687   .text.HAL_RCCEx_EnableLSCO:0000000000000000 HAL_RCCEx_EnableLSCO
     /tmp/ccrFGxs0.s:3818   .text.HAL_RCCEx_EnableLSCO:00000000000000cc $d
     /tmp/ccrFGxs0.s:3824   .text.HAL_RCCEx_DisableLSCO:0000000000000000 $t
     /tmp/ccrFGxs0.s:3831   .text.HAL_RCCEx_DisableLSCO:0000000000000000 HAL_RCCEx_DisableLSCO
     /tmp/ccrFGxs0.s:3928   .text.HAL_RCCEx_DisableLSCO:0000000000000080 $d
     /tmp/ccrFGxs0.s:3934   .text.HAL_RCCEx_EnableMSIPLLMode:0000000000000000 $t
     /tmp/ccrFGxs0.s:3941   .text.HAL_RCCEx_EnableMSIPLLMode:0000000000000000 HAL_RCCEx_EnableMSIPLLMode
     /tmp/ccrFGxs0.s:3975   .text.HAL_RCCEx_EnableMSIPLLMode:000000000000001c $d
     /tmp/ccrFGxs0.s:3980   .text.HAL_RCCEx_DisableMSIPLLMode:0000000000000000 $t
     /tmp/ccrFGxs0.s:3987   .text.HAL_RCCEx_DisableMSIPLLMode:0000000000000000 HAL_RCCEx_DisableMSIPLLMode
     /tmp/ccrFGxs0.s:4021   .text.HAL_RCCEx_DisableMSIPLLMode:000000000000001c $d
     /tmp/ccrFGxs0.s:4026   .text.HAL_RCCEx_CRSConfig:0000000000000000 $t
     /tmp/ccrFGxs0.s:4033   .text.HAL_RCCEx_CRSConfig:0000000000000000 HAL_RCCEx_CRSConfig
     /tmp/ccrFGxs0.s:4130   .text.HAL_RCCEx_CRSConfig:000000000000007c $d
     /tmp/ccrFGxs0.s:4136   .text.HAL_RCCEx_CRSSoftwareSynchronizationGenerate:0000000000000000 $t
     /tmp/ccrFGxs0.s:4143   .text.HAL_RCCEx_CRSSoftwareSynchronizationGenerate:0000000000000000 HAL_RCCEx_CRSSoftwareSynchronizationGenerate
     /tmp/ccrFGxs0.s:4177   .text.HAL_RCCEx_CRSSoftwareSynchronizationGenerate:000000000000001c $d
     /tmp/ccrFGxs0.s:4182   .text.HAL_RCCEx_CRSGetSynchronizationInfo:0000000000000000 $t
     /tmp/ccrFGxs0.s:4189   .text.HAL_RCCEx_CRSGetSynchronizationInfo:0000000000000000 HAL_RCCEx_CRSGetSynchronizationInfo
     /tmp/ccrFGxs0.s:4256   .text.HAL_RCCEx_CRSGetSynchronizationInfo:0000000000000044 $d
     /tmp/ccrFGxs0.s:4261   .text.HAL_RCCEx_CRSWaitSynchronization:0000000000000000 $t
     /tmp/ccrFGxs0.s:4268   .text.HAL_RCCEx_CRSWaitSynchronization:0000000000000000 HAL_RCCEx_CRSWaitSynchronization
     /tmp/ccrFGxs0.s:4427   .text.HAL_RCCEx_CRSWaitSynchronization:00000000000000e0 $d
     /tmp/ccrFGxs0.s:4432   .text.HAL_RCCEx_CRS_IRQHandler:0000000000000000 $t
     /tmp/ccrFGxs0.s:4439   .text.HAL_RCCEx_CRS_IRQHandler:0000000000000000 HAL_RCCEx_CRS_IRQHandler
     /tmp/ccrFGxs0.s:4609   .text.HAL_RCCEx_CRS_SyncOkCallback:0000000000000000 HAL_RCCEx_CRS_SyncOkCallback
     /tmp/ccrFGxs0.s:4645   .text.HAL_RCCEx_CRS_SyncWarnCallback:0000000000000000 HAL_RCCEx_CRS_SyncWarnCallback
     /tmp/ccrFGxs0.s:4681   .text.HAL_RCCEx_CRS_ExpectedSyncCallback:0000000000000000 HAL_RCCEx_CRS_ExpectedSyncCallback
     /tmp/ccrFGxs0.s:4717   .text.HAL_RCCEx_CRS_ErrorCallback:0000000000000000 HAL_RCCEx_CRS_ErrorCallback
     /tmp/ccrFGxs0.s:4597   .text.HAL_RCCEx_CRS_IRQHandler:00000000000000d8 $d
     /tmp/ccrFGxs0.s:4602   .text.HAL_RCCEx_CRS_SyncOkCallback:0000000000000000 $t
     /tmp/ccrFGxs0.s:4638   .text.HAL_RCCEx_CRS_SyncWarnCallback:0000000000000000 $t
     /tmp/ccrFGxs0.s:4674   .text.HAL_RCCEx_CRS_ExpectedSyncCallback:0000000000000000 $t
     /tmp/ccrFGxs0.s:4710   .text.HAL_RCCEx_CRS_ErrorCallback:0000000000000000 $t
     /tmp/ccrFGxs0.s:4753   .text.RCCEx_PLLSAI1_Config:0000000000000000 $t
     /tmp/ccrFGxs0.s:5084   .text.RCCEx_PLLSAI1_Config:00000000000001dc $d
     /tmp/ccrFGxs0.s:5089   .text.RCCEx_PLLSAI2_Config:0000000000000000 $t
     /tmp/ccrFGxs0.s:5397   .text.RCCEx_PLLSAI2_Config:00000000000001b0 $d
     /tmp/ccrFGxs0.s:5402   .text.RCCEx_GetSAIxPeriphCLKFreq:0000000000000000 $t
     /tmp/ccrFGxs0.s:5716   .text.RCCEx_GetSAIxPeriphCLKFreq:00000000000001cc $d

UNDEFINED SYMBOLS
HAL_GetTick
MSIRangeTable
HAL_RCC_GetPCLK2Freq
HAL_RCC_GetSysClockFreq
HAL_RCC_GetPCLK1Freq
HAL_GPIO_Init
HAL_PWR_EnableBkUpAccess
HAL_PWR_DisableBkUpAccess
