Shekhar Borkar , Tanay Karnik , Siva Narendra , Jim Tschanz , Ali Keshavarzi , Vivek De, Parameter variations and impact on circuits and microarchitecture, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.775920]
Keith A. Bowman , Alaa R. Alameldeen , Srikanth T. Srinivasan , Chris B. Wilkerson, Impact of die-to-die and within-die parameter variations on the throughput distribution of multi-core processors, Proceedings of the 2007 international symposium on Low power electronics and design, August 27-29, 2007, Portland, OR, USA[doi>10.1145/1283780.1283792]
Bowman, K., Duvall, S., and Meindl, J. 2002. Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration. IEEE J. Solid-State Circuits 37, 2, 183--190.
Benton H. Calhoun , Anantha Chandrakasan, Characterizing and modeling minimum energy operation for subthreshold circuits, Proceedings of the 2004 international symposium on Low power electronics and design, August 09-11, 2004, Newport Beach, California, USA[doi>10.1145/1013235.1013265]
Calhoun, B. and Chandrakasan, A. 2006. Ultra-dynamic voltage scaling (udvs) using sub-threshold operation and local voltage dithering. IEEE Solid-State Circuits J. 41, 1, 238--245.
Calhoun, B., Ryan, J., Khanna, S., Putic, M., and Lach, J. 2010. Flexible circuits and architectures for ultralow power. Proc. IEEE 98, 2, 267--282.
Dighe, S., Vangal, S., Aseron, P., Kumar, S., Jacob, T., Bowman, K., Howard, J., Tschanz, J., Erraguntla, V., Borkar, N., De, V., and Borkar, S. 2010. Within-die variation-aware dynamic-voltage-frequency scaling core mapping and thread hopping for an 80-core processor. In Proceedings of the IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC). 174--175.
Meeta S. Gupta , Jude A. Rivers , Pradip Bose , Gu-Yeon Wei , David Brooks, Tribeca: design for PVT variations with local recovery and fine-grained adaptation, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669168]
Michael B. Henry , Leyla Nazhandali, From transistors to MEMS: throughput-aware power gating in CMOS circuits, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
Michael B. Henry , Leyla Nazhandali, Hybrid Super/Subthreshold Design of a Low Power Scalable-Throughput FFT Architecture, Proceedings of the 4th International Conference on High Performance Embedded Architectures and Compilers, January 25-28, 2009, Paphos, Cyprus[doi>10.1007/978-3-540-92990-1_21]
Michael B. Henry , Leyla Nazhandali, Hybrid Super/Subthreshold Design of a Low Power Scalable-Throughput FFT Architecture, Proceedings of the 4th International Conference on High Performance Embedded Architectures and Compilers, January 25-28, 2009, Paphos, Cyprus[doi>10.1007/978-3-540-92990-1_21]
Herbert, S., Garg, S., and Marculescu, D. 2012. Exploiting process variability in voltage/frequency control. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 20, 8, 1392--1404.
Carles Hernández , Federico Silla , José Duato, A methodology for the characterization of process variation in NoC links, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
Eric Humenay , David Tarjan , Kevin Skadron, Impact of process variations on multicore performance symmetry, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
ITRS. 2009. International technology roadmap for semiconductors.
Kim, W., Brooks, D., and Wei, G.-Y. 2011. A fully-integrated 3-level dc/dc converter for nanosecond-scale dvs with fast shunt regulation. In Proceedings of the IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC). 268--270.
Brett H. Meyer , Joshua J. Pieper , JoAnn M. Paul , Jeffrey E. Nelson , Sean M. Pieper , Anthony G. Rowe, Power-Performance Simulation and Design Strategies for Single-Chip Heterogeneous Multiprocessors, IEEE Transactions on Computers, v.54 n.6, p.684-697, June 2005[doi>10.1109/TC.2005.103]
Leyla Nazhandali , Bo Zhai , Javin Olson , Anna Reeves , Michael Minuth , Ryan Helfand , Sanjay Pant , Todd Austin , David Blaauw, Energy Optimization of Subthreshold-Voltage Sensor Network Processors, ACM SIGARCH Computer Architecture News, v.33 n.2, p.197-207, May 2005[doi>10.1145/1080695.1069987]
Krishna K. Rangan , Michael D. Powell , Gu-Yeon Wei , David Brooks, Achieving uniform performance and maximizing throughput in the presence of heterogeneity, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.3-14, February 12-16, 2011
Sartori, J., Pant, A., Kumar, R., and Gupta, P. 2010. Variation-aware speed binning of multi-core processors. In Proceedings of the 11th International Symposium on Quality Electronic Design (ISQED). 307--314.
Mingoo Seok , Dongsuk Jeon , Chaitali Chakrabarti , David Blaauw , Dennis Sylvester, Pipeline strategy for improving optimal energy efficiency in ultra-low voltage design, Proceedings of the 48th Design Automation Conference, June 05-10, 2011, San Diego, California[doi>10.1145/2024724.2024943]
Srivastav, M., Henry, M., and Nazhandali, L. 2012. Design of low-power, scalable-throughput systems at near/sub threshold voltage. In Proceedings of the 13th International Symposium on Quality Electronic Design (ISQED). 609--616.
Alice Wang , Benton H. Calhoun , Anantha P. Chandrakasan, Sub-threshold Design for Ultra Low-Power Systems (Series on Integrated Circuits and Systems), Springer-Verlag New York, Inc., Secaucus, NJ, 2006
Wang, A. and Chandrakasan, A. 2005. A 180-mv subthreshold FFT processor using a minimum energy design methodology. IEEE J. Solid-State Circuits 40, 1, 310--319.
Bo Zhai , Scott Hanson , David Blaauw , Dennis Sylvester, Analysis and mitigation of variability in subthreshold design, Proceedings of the 2005 international symposium on Low power electronics and design, August 08-10, 2005, San Diego, CA, USA[doi>10.1145/1077603.1077610]
Bo Zhai , Scott Hanson , David Blaauw , Dennis Sylvester, Analysis and mitigation of variability in subthreshold design, Proceedings of the 2005 international symposium on Low power electronics and design, August 08-10, 2005, San Diego, CA, USA[doi>10.1145/1077603.1077610]
