// Seed: 1785979772
module module_0;
  assign id_1 = id_1 * id_1;
  module_2 modCall_1 ();
  assign id_2 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  always if (1'd0) id_3 <= id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_1 = 1;
  xor primCall (id_1, id_2, id_4, id_5);
  wire id_8;
endmodule
module module_2 ();
  assign id_1 = id_1;
  assign module_0.id_1 = 0;
endmodule
