// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
// Version: 2022.2.2
// Copyright (C) Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module latnrm_latnrm_Pipeline_VITIS_LOOP_20_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        empty_56,
        empty_57,
        empty_58,
        empty_59,
        empty_60,
        empty_61,
        empty_62,
        empty_63,
        empty_64,
        empty_65,
        empty_66,
        empty_67,
        empty_68,
        empty_69,
        empty_70,
        empty_71,
        coeff_V_address0,
        coeff_V_ce0,
        coeff_V_we0,
        coeff_V_d0,
        coeff_V_address1,
        coeff_V_ce1,
        coeff_V_we1,
        coeff_V_d1,
        empty_72,
        empty_73,
        empty_74,
        empty_75,
        empty_76,
        empty_77,
        empty_78,
        empty_79,
        empty_80,
        empty_81,
        empty_82,
        empty_83,
        empty_84,
        empty_85,
        empty_86,
        empty_87,
        empty_88,
        empty_89,
        empty_90,
        empty_91,
        empty_92,
        empty_93,
        empty_94,
        empty_95,
        empty_96,
        empty_97,
        empty_98,
        empty_99,
        empty_100,
        empty_101,
        empty_102,
        empty_103,
        empty_104,
        empty_105,
        empty_106,
        empty_107,
        empty_108,
        empty_109,
        empty_110,
        empty_111,
        empty_112,
        empty_113,
        empty_114,
        empty_115,
        empty_116,
        empty_117,
        empty_118,
        empty,
        grp_fu_4824_p_din0,
        grp_fu_4824_p_dout0,
        grp_fu_4824_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 2'd1;
parameter    ap_ST_fsm_pp0_stage1 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] empty_56;
input  [31:0] empty_57;
input  [31:0] empty_58;
input  [31:0] empty_59;
input  [31:0] empty_60;
input  [31:0] empty_61;
input  [31:0] empty_62;
input  [31:0] empty_63;
input  [31:0] empty_64;
input  [31:0] empty_65;
input  [31:0] empty_66;
input  [31:0] empty_67;
input  [31:0] empty_68;
input  [31:0] empty_69;
input  [31:0] empty_70;
input  [31:0] empty_71;
output  [5:0] coeff_V_address0;
output   coeff_V_ce0;
output   coeff_V_we0;
output  [31:0] coeff_V_d0;
output  [5:0] coeff_V_address1;
output   coeff_V_ce1;
output   coeff_V_we1;
output  [31:0] coeff_V_d1;
input  [31:0] empty_72;
input  [31:0] empty_73;
input  [31:0] empty_74;
input  [31:0] empty_75;
input  [31:0] empty_76;
input  [31:0] empty_77;
input  [31:0] empty_78;
input  [31:0] empty_79;
input  [31:0] empty_80;
input  [31:0] empty_81;
input  [31:0] empty_82;
input  [31:0] empty_83;
input  [31:0] empty_84;
input  [31:0] empty_85;
input  [31:0] empty_86;
input  [31:0] empty_87;
input  [31:0] empty_88;
input  [31:0] empty_89;
input  [31:0] empty_90;
input  [31:0] empty_91;
input  [31:0] empty_92;
input  [31:0] empty_93;
input  [31:0] empty_94;
input  [31:0] empty_95;
input  [31:0] empty_96;
input  [31:0] empty_97;
input  [31:0] empty_98;
input  [31:0] empty_99;
input  [31:0] empty_100;
input  [31:0] empty_101;
input  [31:0] empty_102;
input  [31:0] empty_103;
input  [31:0] empty_104;
input  [31:0] empty_105;
input  [31:0] empty_106;
input  [31:0] empty_107;
input  [31:0] empty_108;
input  [31:0] empty_109;
input  [31:0] empty_110;
input  [31:0] empty_111;
input  [31:0] empty_112;
input  [31:0] empty_113;
input  [31:0] empty_114;
input  [31:0] empty_115;
input  [31:0] empty_116;
input  [31:0] empty_117;
input  [31:0] empty_118;
input  [31:0] empty;
output  [31:0] grp_fu_4824_p_din0;
input  [63:0] grp_fu_4824_p_dout0;
output   grp_fu_4824_p_ce;

reg ap_idle;
reg[5:0] coeff_V_address0;
reg coeff_V_ce0;
reg coeff_V_we0;
reg[31:0] coeff_V_d0;
reg[5:0] coeff_V_address1;
reg coeff_V_ce1;
reg coeff_V_we1;
reg[31:0] coeff_V_d1;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state4_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_subdone;
reg   [0:0] tmp_396_reg_3530;
reg    ap_condition_exit_pp0_iter0_stage1;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [6:0] j_2_reg_3524;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state5_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_11001;
reg   [6:0] j_2_reg_3524_pp0_iter1_reg;
wire   [0:0] tmp_396_fu_671_p3;
wire   [5:0] empty_121_fu_679_p1;
reg   [5:0] empty_121_reg_3534;
reg   [5:0] empty_121_reg_3534_pp0_iter1_reg;
wire   [31:0] d_assign_fu_683_p63;
reg   [31:0] d_assign_reg_3541;
wire   [31:0] d_assign_2_fu_812_p63;
reg   [31:0] d_assign_2_reg_3547;
wire   [31:0] d_assign_5_fu_941_p63;
reg   [31:0] d_assign_5_reg_3553;
reg   [31:0] d_assign_5_reg_3553_pp0_iter1_reg;
wire   [31:0] d_assign_7_fu_1069_p63;
reg   [31:0] d_assign_7_reg_3559;
reg   [31:0] d_assign_7_reg_3559_pp0_iter1_reg;
wire   [0:0] neg_src_fu_1205_p3;
reg   [0:0] neg_src_reg_3565;
wire    ap_block_pp0_stage1_11001;
wire   [53:0] man_V_fu_1249_p3;
reg   [53:0] man_V_reg_3571;
wire   [0:0] icmp_ln560_fu_1257_p2;
reg   [0:0] icmp_ln560_reg_3577;
wire   [11:0] F2_fu_1263_p2;
reg   [11:0] F2_reg_3583;
wire   [0:0] icmp_ln570_fu_1269_p2;
reg   [0:0] icmp_ln570_reg_3589;
wire  signed [11:0] sh_amt_fu_1287_p3;
reg  signed [11:0] sh_amt_reg_3594;
wire   [31:0] trunc_ln572_fu_1295_p1;
reg   [31:0] trunc_ln572_reg_3600;
reg   [6:0] tmp_398_reg_3606;
wire   [0:0] icmp_ln570_8_fu_1319_p2;
reg   [0:0] icmp_ln570_8_reg_3611;
wire   [0:0] icmp_ln600_fu_1341_p2;
reg   [0:0] icmp_ln600_reg_3616;
wire  signed [11:0] pos1_fu_1347_p2;
reg  signed [11:0] pos1_reg_3621;
reg   [0:0] tmp_403_reg_3627;
wire   [0:0] lD_fu_1365_p3;
reg   [0:0] lD_reg_3632;
wire   [0:0] neg_src_96_fu_1381_p3;
reg   [0:0] neg_src_96_reg_3637;
wire   [53:0] man_V_27_fu_1425_p3;
reg   [53:0] man_V_27_reg_3643;
wire   [0:0] icmp_ln560_2_fu_1433_p2;
reg   [0:0] icmp_ln560_2_reg_3649;
wire   [11:0] F2_4_fu_1439_p2;
reg   [11:0] F2_4_reg_3655;
wire   [0:0] icmp_ln570_2_fu_1445_p2;
reg   [0:0] icmp_ln570_2_reg_3661;
wire  signed [11:0] sh_amt_4_fu_1463_p3;
reg  signed [11:0] sh_amt_4_reg_3666;
wire   [31:0] trunc_ln572_4_fu_1471_p1;
reg   [31:0] trunc_ln572_4_reg_3672;
reg   [6:0] tmp_406_reg_3678;
wire   [0:0] icmp_ln570_9_fu_1495_p2;
reg   [0:0] icmp_ln570_9_reg_3683;
wire   [0:0] icmp_ln600_4_fu_1517_p2;
reg   [0:0] icmp_ln600_4_reg_3688;
wire  signed [11:0] pos1_4_fu_1523_p2;
reg  signed [11:0] pos1_4_reg_3693;
reg   [0:0] tmp_411_reg_3699;
wire   [0:0] lD_3_fu_1541_p3;
reg   [0:0] lD_3_reg_3704;
wire   [31:0] p_Val2_206_fu_1671_p3;
reg   [31:0] p_Val2_206_reg_3709;
wire   [0:0] overflow_fu_1886_p2;
reg   [0:0] overflow_reg_3714;
wire   [0:0] or_ln302_fu_1909_p2;
reg   [0:0] or_ln302_reg_3719;
wire   [31:0] p_Val2_208_fu_2027_p3;
reg   [31:0] p_Val2_208_reg_3724;
wire   [0:0] overflow_96_fu_2242_p2;
reg   [0:0] overflow_96_reg_3729;
wire   [0:0] or_ln302_2_fu_2265_p2;
reg   [0:0] or_ln302_2_reg_3734;
wire   [0:0] neg_src_97_fu_2279_p3;
reg   [0:0] neg_src_97_reg_3739;
wire   [53:0] man_V_28_fu_2323_p3;
reg   [53:0] man_V_28_reg_3745;
wire   [0:0] icmp_ln560_4_fu_2331_p2;
reg   [0:0] icmp_ln560_4_reg_3751;
wire   [11:0] F2_5_fu_2337_p2;
reg   [11:0] F2_5_reg_3757;
wire   [0:0] icmp_ln570_5_fu_2343_p2;
reg   [0:0] icmp_ln570_5_reg_3763;
wire  signed [11:0] sh_amt_5_fu_2361_p3;
reg  signed [11:0] sh_amt_5_reg_3768;
wire   [31:0] trunc_ln572_5_fu_2369_p1;
reg   [31:0] trunc_ln572_5_reg_3774;
reg   [6:0] tmp_414_reg_3780;
wire   [0:0] icmp_ln570_10_fu_2393_p2;
reg   [0:0] icmp_ln570_10_reg_3785;
wire   [0:0] icmp_ln600_5_fu_2415_p2;
reg   [0:0] icmp_ln600_5_reg_3790;
wire  signed [11:0] pos1_5_fu_2421_p2;
reg  signed [11:0] pos1_5_reg_3795;
reg   [0:0] tmp_419_reg_3801;
wire   [0:0] lD_5_fu_2439_p3;
reg   [0:0] lD_5_reg_3806;
wire   [0:0] neg_src_98_fu_2455_p3;
reg   [0:0] neg_src_98_reg_3811;
wire   [53:0] man_V_29_fu_2499_p3;
reg   [53:0] man_V_29_reg_3817;
wire   [0:0] icmp_ln560_5_fu_2507_p2;
reg   [0:0] icmp_ln560_5_reg_3823;
wire   [11:0] F2_6_fu_2513_p2;
reg   [11:0] F2_6_reg_3829;
wire   [0:0] icmp_ln570_7_fu_2519_p2;
reg   [0:0] icmp_ln570_7_reg_3835;
wire  signed [11:0] sh_amt_6_fu_2537_p3;
reg  signed [11:0] sh_amt_6_reg_3840;
wire   [31:0] trunc_ln572_6_fu_2545_p1;
reg   [31:0] trunc_ln572_6_reg_3846;
reg   [6:0] tmp_422_reg_3852;
wire   [0:0] icmp_ln570_11_fu_2569_p2;
reg   [0:0] icmp_ln570_11_reg_3857;
wire   [0:0] icmp_ln600_6_fu_2591_p2;
reg   [0:0] icmp_ln600_6_reg_3862;
wire  signed [11:0] pos1_6_fu_2597_p2;
reg  signed [11:0] pos1_6_reg_3867;
reg   [0:0] tmp_427_reg_3873;
wire   [0:0] lD_9_fu_2615_p3;
reg   [0:0] lD_9_reg_3878;
wire   [31:0] p_Val2_210_fu_2823_p3;
reg   [31:0] p_Val2_210_reg_3883;
wire   [0:0] overflow_97_fu_3038_p2;
reg   [0:0] overflow_97_reg_3888;
wire   [0:0] or_ln302_4_fu_3061_p2;
reg   [0:0] or_ln302_4_reg_3893;
wire   [31:0] p_Val2_212_fu_3179_p3;
reg   [31:0] p_Val2_212_reg_3898;
wire   [0:0] overflow_98_fu_3394_p2;
reg   [0:0] overflow_98_reg_3903;
wire   [0:0] or_ln302_5_fu_3417_p2;
reg   [0:0] or_ln302_5_reg_3908;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage0_subdone;
wire   [63:0] j_cast337_fu_2623_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln22_fu_2669_p1;
wire   [63:0] zext_ln22_1_fu_3428_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln22_2_fu_3475_p1;
reg   [6:0] j_fu_228;
wire   [6:0] add_ln20_fu_1549_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_j_2;
wire   [31:0] select_ln560_fu_2656_p3;
wire   [31:0] select_ln560_1_fu_2703_p3;
wire   [31:0] select_ln560_2_fu_3462_p3;
wire   [31:0] select_ln560_3_fu_3509_p3;
reg   [31:0] grp_fu_657_p0;
reg   [31:0] grp_fu_660_p0;
wire   [63:0] ireg_fu_1197_p1;
wire   [10:0] exp_tmp_fu_1213_p4;
wire   [51:0] trunc_ln554_fu_1227_p1;
wire   [52:0] p_Result_s_fu_1231_p3;
wire   [53:0] zext_ln558_fu_1239_p1;
wire   [53:0] man_V_16_fu_1243_p2;
wire   [62:0] trunc_ln544_fu_1201_p1;
wire   [11:0] zext_ln455_fu_1223_p1;
wire   [11:0] add_ln570_fu_1275_p2;
wire   [11:0] sub_ln570_fu_1281_p2;
wire   [7:0] tmp_400_fu_1309_p4;
wire   [11:0] add_ln601_fu_1325_p2;
wire   [7:0] tmp_401_fu_1331_p4;
wire  signed [31:0] sext_ln607_fu_1353_p1;
wire   [63:0] grp_fu_660_p1;
wire   [63:0] ireg_4_fu_1373_p1;
wire   [10:0] exp_tmp_4_fu_1389_p4;
wire   [51:0] trunc_ln554_4_fu_1403_p1;
wire   [52:0] p_Result_234_fu_1407_p3;
wire   [53:0] zext_ln558_4_fu_1415_p1;
wire   [53:0] man_V_19_fu_1419_p2;
wire   [62:0] trunc_ln544_4_fu_1377_p1;
wire   [11:0] zext_ln455_2_fu_1399_p1;
wire   [11:0] add_ln570_2_fu_1451_p2;
wire   [11:0] sub_ln570_2_fu_1457_p2;
wire   [7:0] tmp_408_fu_1485_p4;
wire   [11:0] add_ln601_2_fu_1501_p2;
wire   [7:0] tmp_409_fu_1507_p4;
wire  signed [31:0] sext_ln607_1_fu_1529_p1;
wire  signed [31:0] sext_ln570_fu_1559_p1;
wire   [53:0] zext_ln575_fu_1577_p1;
wire   [53:0] ashr_ln575_fu_1581_p2;
wire   [31:0] bitcast_ln724_fu_1590_p1;
wire   [0:0] tmp_399_fu_1593_p3;
wire   [0:0] icmp_ln571_fu_1562_p2;
wire   [0:0] xor_ln571_fu_1621_p2;
wire   [0:0] and_ln570_fu_1627_p2;
wire   [0:0] icmp_ln574_fu_1567_p2;
wire   [0:0] and_ln574_fu_1632_p2;
wire   [31:0] trunc_ln575_fu_1586_p1;
wire   [31:0] select_ln571_fu_1614_p3;
wire   [0:0] xor_ln574_fu_1646_p2;
wire   [0:0] and_ln574_1_fu_1652_p2;
wire   [31:0] select_ln577_fu_1601_p3;
wire   [31:0] select_ln574_fu_1638_p3;
wire   [0:0] icmp_ln592_fu_1572_p2;
wire   [0:0] and_ln592_fu_1666_p2;
wire   [31:0] shl_ln593_fu_1609_p2;
wire   [31:0] select_ln574_1_fu_1658_p3;
wire   [0:0] icmp_ln610_2_fu_1702_p2;
wire  signed [11:0] pos2_fu_1679_p2;
wire  signed [31:0] sext_ln624_fu_1724_p1;
wire   [53:0] zext_ln624_fu_1728_p1;
wire   [53:0] Range2_V_9_fu_1732_p2;
wire   [53:0] r_V_fu_1737_p2;
wire   [0:0] tmp_404_fu_1749_p3;
wire   [0:0] icmp_ln620_1_fu_1718_p2;
wire   [0:0] Range2_all_ones_fu_1743_p2;
wire   [0:0] Range2_all_ones_14_fu_1757_p2;
wire   [0:0] Range2_all_ones_15_fu_1763_p3;
wire   [0:0] Range1_all_ones_32_fu_1707_p2;
wire   [0:0] icmp_ln630_fu_1783_p2;
wire   [0:0] Range1_all_zeros_9_fu_1777_p2;
wire   [0:0] icmp_ln631_fu_1795_p2;
wire   [0:0] Range1_all_ones_31_fu_1697_p2;
wire   [0:0] icmp_ln610_fu_1692_p2;
wire   [0:0] select_ln631_fu_1801_p3;
wire   [0:0] xor_ln610_fu_1817_p2;
wire   [0:0] icmp_ln620_fu_1712_p2;
wire   [0:0] and_ln628_fu_1829_p2;
wire   [0:0] and_ln628_1_fu_1835_p2;
wire   [0:0] and_ln630_fu_1789_p2;
wire   [0:0] or_ln610_fu_1823_p2;
wire   [0:0] select_ln631_1_fu_1809_p3;
wire   [0:0] Range1_all_ones_fu_1771_p2;
wire   [0:0] or_ln610_1_fu_1849_p2;
wire   [0:0] p_Result_233_fu_1684_p3;
wire   [0:0] deleted_zeros_fu_1841_p3;
wire   [0:0] xor_ln647_fu_1869_p2;
wire   [0:0] or_ln647_fu_1875_p2;
wire   [0:0] xor_ln647_1_fu_1881_p2;
wire   [0:0] deleted_ones_fu_1855_p3;
wire   [0:0] and_ln648_fu_1892_p2;
wire   [0:0] or_ln610_2_fu_1863_p2;
wire   [0:0] xor_ln648_fu_1898_p2;
wire   [0:0] underflow_fu_1904_p2;
wire  signed [31:0] sext_ln570_1_fu_1915_p1;
wire   [53:0] zext_ln575_4_fu_1933_p1;
wire   [53:0] ashr_ln575_2_fu_1937_p2;
wire   [31:0] bitcast_ln724_4_fu_1946_p1;
wire   [0:0] tmp_407_fu_1949_p3;
wire   [0:0] icmp_ln571_2_fu_1918_p2;
wire   [0:0] xor_ln571_1_fu_1977_p2;
wire   [0:0] and_ln570_1_fu_1983_p2;
wire   [0:0] icmp_ln574_2_fu_1923_p2;
wire   [0:0] and_ln574_2_fu_1988_p2;
wire   [31:0] trunc_ln575_4_fu_1942_p1;
wire   [31:0] select_ln571_1_fu_1970_p3;
wire   [0:0] xor_ln574_1_fu_2002_p2;
wire   [0:0] and_ln574_3_fu_2008_p2;
wire   [31:0] select_ln577_4_fu_1957_p3;
wire   [31:0] select_ln574_2_fu_1994_p3;
wire   [0:0] icmp_ln592_4_fu_1928_p2;
wire   [0:0] and_ln592_1_fu_2022_p2;
wire   [31:0] shl_ln593_2_fu_1965_p2;
wire   [31:0] select_ln574_3_fu_2014_p3;
wire   [0:0] icmp_ln610_7_fu_2058_p2;
wire  signed [11:0] pos2_4_fu_2035_p2;
wire  signed [31:0] sext_ln624_4_fu_2080_p1;
wire   [53:0] zext_ln624_4_fu_2084_p1;
wire   [53:0] Range2_V_11_fu_2088_p2;
wire   [53:0] r_V_374_fu_2093_p2;
wire   [0:0] tmp_412_fu_2105_p3;
wire   [0:0] icmp_ln620_5_fu_2074_p2;
wire   [0:0] Range2_all_ones_16_fu_2099_p2;
wire   [0:0] Range2_all_ones_17_fu_2113_p2;
wire   [0:0] Range2_all_ones_18_fu_2119_p3;
wire   [0:0] Range1_all_ones_34_fu_2063_p2;
wire   [0:0] icmp_ln630_2_fu_2139_p2;
wire   [0:0] Range1_all_zeros_11_fu_2133_p2;
wire   [0:0] icmp_ln631_2_fu_2151_p2;
wire   [0:0] Range1_all_ones_33_fu_2053_p2;
wire   [0:0] icmp_ln610_4_fu_2048_p2;
wire   [0:0] select_ln631_4_fu_2157_p3;
wire   [0:0] xor_ln610_1_fu_2173_p2;
wire   [0:0] icmp_ln620_4_fu_2068_p2;
wire   [0:0] and_ln628_2_fu_2185_p2;
wire   [0:0] and_ln628_3_fu_2191_p2;
wire   [0:0] and_ln630_2_fu_2145_p2;
wire   [0:0] or_ln610_3_fu_2179_p2;
wire   [0:0] select_ln631_5_fu_2165_p3;
wire   [0:0] Range1_all_ones_24_fu_2127_p2;
wire   [0:0] or_ln610_4_fu_2205_p2;
wire   [0:0] p_Result_235_fu_2040_p3;
wire   [0:0] deleted_zeros_4_fu_2197_p3;
wire   [0:0] xor_ln647_4_fu_2225_p2;
wire   [0:0] or_ln647_2_fu_2231_p2;
wire   [0:0] xor_ln647_5_fu_2237_p2;
wire   [0:0] deleted_ones_4_fu_2211_p3;
wire   [0:0] and_ln648_3_fu_2248_p2;
wire   [0:0] or_ln610_5_fu_2219_p2;
wire   [0:0] xor_ln648_1_fu_2254_p2;
wire   [0:0] underflow_96_fu_2260_p2;
wire   [63:0] ireg_5_fu_2271_p1;
wire   [10:0] exp_tmp_5_fu_2287_p4;
wire   [51:0] trunc_ln554_5_fu_2301_p1;
wire   [52:0] p_Result_236_fu_2305_p3;
wire   [53:0] zext_ln558_5_fu_2313_p1;
wire   [53:0] man_V_22_fu_2317_p2;
wire   [62:0] trunc_ln544_5_fu_2275_p1;
wire   [11:0] zext_ln455_4_fu_2297_p1;
wire   [11:0] add_ln570_4_fu_2349_p2;
wire   [11:0] sub_ln570_4_fu_2355_p2;
wire   [7:0] tmp_416_fu_2383_p4;
wire   [11:0] add_ln601_4_fu_2399_p2;
wire   [7:0] tmp_417_fu_2405_p4;
wire  signed [31:0] sext_ln607_2_fu_2427_p1;
wire   [63:0] ireg_6_fu_2447_p1;
wire   [10:0] exp_tmp_6_fu_2463_p4;
wire   [51:0] trunc_ln554_6_fu_2477_p1;
wire   [52:0] p_Result_238_fu_2481_p3;
wire   [53:0] zext_ln558_6_fu_2489_p1;
wire   [53:0] man_V_25_fu_2493_p2;
wire   [62:0] trunc_ln544_6_fu_2451_p1;
wire   [11:0] zext_ln455_5_fu_2473_p1;
wire   [11:0] add_ln570_5_fu_2525_p2;
wire   [11:0] sub_ln570_5_fu_2531_p2;
wire   [7:0] tmp_424_fu_2559_p4;
wire   [11:0] add_ln601_5_fu_2575_p2;
wire   [7:0] tmp_425_fu_2581_p4;
wire  signed [31:0] sext_ln607_3_fu_2603_p1;
wire   [0:0] xor_ln560_fu_2634_p2;
wire   [0:0] and_ln302_fu_2639_p2;
wire   [0:0] and_ln302_1_fu_2644_p2;
wire   [31:0] select_ln346_fu_2627_p3;
wire   [31:0] select_ln302_fu_2649_p3;
wire   [5:0] or_ln20_fu_2664_p2;
wire   [0:0] xor_ln560_1_fu_2681_p2;
wire   [0:0] and_ln302_2_fu_2686_p2;
wire   [0:0] and_ln302_3_fu_2691_p2;
wire   [31:0] select_ln346_4_fu_2674_p3;
wire   [31:0] select_ln302_1_fu_2696_p3;
wire  signed [31:0] sext_ln570_2_fu_2711_p1;
wire   [53:0] zext_ln575_5_fu_2729_p1;
wire   [53:0] ashr_ln575_4_fu_2733_p2;
wire   [31:0] bitcast_ln724_7_fu_2742_p1;
wire   [0:0] tmp_415_fu_2745_p3;
wire   [0:0] icmp_ln571_4_fu_2714_p2;
wire   [0:0] xor_ln571_2_fu_2773_p2;
wire   [0:0] and_ln570_2_fu_2779_p2;
wire   [0:0] icmp_ln574_4_fu_2719_p2;
wire   [0:0] and_ln574_4_fu_2784_p2;
wire   [31:0] trunc_ln575_5_fu_2738_p1;
wire   [31:0] select_ln571_2_fu_2766_p3;
wire   [0:0] xor_ln574_2_fu_2798_p2;
wire   [0:0] and_ln574_5_fu_2804_p2;
wire   [31:0] select_ln577_5_fu_2753_p3;
wire   [31:0] select_ln574_4_fu_2790_p3;
wire   [0:0] icmp_ln592_5_fu_2724_p2;
wire   [0:0] and_ln592_2_fu_2818_p2;
wire   [31:0] shl_ln593_4_fu_2761_p2;
wire   [31:0] select_ln574_5_fu_2810_p3;
wire   [0:0] icmp_ln610_9_fu_2854_p2;
wire  signed [11:0] pos2_5_fu_2831_p2;
wire  signed [31:0] sext_ln624_5_fu_2876_p1;
wire   [53:0] zext_ln624_5_fu_2880_p1;
wire   [53:0] Range2_V_13_fu_2884_p2;
wire   [53:0] r_V_375_fu_2889_p2;
wire   [0:0] tmp_420_fu_2901_p3;
wire   [0:0] icmp_ln620_10_fu_2870_p2;
wire   [0:0] Range2_all_ones_19_fu_2895_p2;
wire   [0:0] Range2_all_ones_20_fu_2909_p2;
wire   [0:0] Range2_all_ones_21_fu_2915_p3;
wire   [0:0] Range1_all_ones_36_fu_2859_p2;
wire   [0:0] icmp_ln630_4_fu_2935_p2;
wire   [0:0] Range1_all_zeros_13_fu_2929_p2;
wire   [0:0] icmp_ln631_4_fu_2947_p2;
wire   [0:0] Range1_all_ones_35_fu_2849_p2;
wire   [0:0] icmp_ln610_8_fu_2844_p2;
wire   [0:0] select_ln631_9_fu_2953_p3;
wire   [0:0] xor_ln610_2_fu_2969_p2;
wire   [0:0] icmp_ln620_9_fu_2864_p2;
wire   [0:0] and_ln628_4_fu_2981_p2;
wire   [0:0] and_ln628_5_fu_2987_p2;
wire   [0:0] and_ln630_4_fu_2941_p2;
wire   [0:0] or_ln610_6_fu_2975_p2;
wire   [0:0] select_ln631_10_fu_2961_p3;
wire   [0:0] Range1_all_ones_27_fu_2923_p2;
wire   [0:0] or_ln610_7_fu_3001_p2;
wire   [0:0] p_Result_237_fu_2836_p3;
wire   [0:0] deleted_zeros_5_fu_2993_p3;
wire   [0:0] xor_ln647_9_fu_3021_p2;
wire   [0:0] or_ln647_4_fu_3027_p2;
wire   [0:0] xor_ln647_10_fu_3033_p2;
wire   [0:0] deleted_ones_5_fu_3007_p3;
wire   [0:0] and_ln648_5_fu_3044_p2;
wire   [0:0] or_ln610_8_fu_3015_p2;
wire   [0:0] xor_ln648_2_fu_3050_p2;
wire   [0:0] underflow_97_fu_3056_p2;
wire  signed [31:0] sext_ln570_3_fu_3067_p1;
wire   [53:0] zext_ln575_6_fu_3085_p1;
wire   [53:0] ashr_ln575_5_fu_3089_p2;
wire   [31:0] bitcast_ln724_9_fu_3098_p1;
wire   [0:0] tmp_423_fu_3101_p3;
wire   [0:0] icmp_ln571_5_fu_3070_p2;
wire   [0:0] xor_ln571_3_fu_3129_p2;
wire   [0:0] and_ln570_3_fu_3135_p2;
wire   [0:0] icmp_ln574_5_fu_3075_p2;
wire   [0:0] and_ln574_6_fu_3140_p2;
wire   [31:0] trunc_ln575_6_fu_3094_p1;
wire   [31:0] select_ln571_3_fu_3122_p3;
wire   [0:0] xor_ln574_3_fu_3154_p2;
wire   [0:0] and_ln574_7_fu_3160_p2;
wire   [31:0] select_ln577_6_fu_3109_p3;
wire   [31:0] select_ln574_6_fu_3146_p3;
wire   [0:0] icmp_ln592_6_fu_3080_p2;
wire   [0:0] and_ln592_3_fu_3174_p2;
wire   [31:0] shl_ln593_5_fu_3117_p2;
wire   [31:0] select_ln574_7_fu_3166_p3;
wire   [0:0] icmp_ln610_11_fu_3210_p2;
wire  signed [11:0] pos2_6_fu_3187_p2;
wire  signed [31:0] sext_ln624_6_fu_3232_p1;
wire   [53:0] zext_ln624_6_fu_3236_p1;
wire   [53:0] Range2_V_15_fu_3240_p2;
wire   [53:0] r_V_376_fu_3245_p2;
wire   [0:0] tmp_428_fu_3257_p3;
wire   [0:0] icmp_ln620_12_fu_3226_p2;
wire   [0:0] Range2_all_ones_22_fu_3251_p2;
wire   [0:0] Range2_all_ones_23_fu_3265_p2;
wire   [0:0] Range2_all_ones_24_fu_3271_p3;
wire   [0:0] Range1_all_ones_38_fu_3215_p2;
wire   [0:0] icmp_ln630_5_fu_3291_p2;
wire   [0:0] Range1_all_zeros_15_fu_3285_p2;
wire   [0:0] icmp_ln631_5_fu_3303_p2;
wire   [0:0] Range1_all_ones_37_fu_3205_p2;
wire   [0:0] icmp_ln610_10_fu_3200_p2;
wire   [0:0] select_ln631_11_fu_3309_p3;
wire   [0:0] xor_ln610_3_fu_3325_p2;
wire   [0:0] icmp_ln620_11_fu_3220_p2;
wire   [0:0] and_ln628_6_fu_3337_p2;
wire   [0:0] and_ln628_7_fu_3343_p2;
wire   [0:0] and_ln630_5_fu_3297_p2;
wire   [0:0] or_ln610_9_fu_3331_p2;
wire   [0:0] select_ln631_12_fu_3317_p3;
wire   [0:0] Range1_all_ones_30_fu_3279_p2;
wire   [0:0] or_ln610_10_fu_3357_p2;
wire   [0:0] p_Result_239_fu_3192_p3;
wire   [0:0] deleted_zeros_6_fu_3349_p3;
wire   [0:0] xor_ln647_11_fu_3377_p2;
wire   [0:0] or_ln647_5_fu_3383_p2;
wire   [0:0] xor_ln647_12_fu_3389_p2;
wire   [0:0] deleted_ones_6_fu_3363_p3;
wire   [0:0] and_ln648_9_fu_3400_p2;
wire   [0:0] or_ln610_11_fu_3371_p2;
wire   [0:0] xor_ln648_3_fu_3406_p2;
wire   [0:0] underflow_98_fu_3412_p2;
wire   [5:0] or_ln20_1_fu_3423_p2;
wire   [0:0] xor_ln560_2_fu_3440_p2;
wire   [0:0] and_ln302_4_fu_3445_p2;
wire   [0:0] and_ln302_5_fu_3450_p2;
wire   [31:0] select_ln346_8_fu_3433_p3;
wire   [31:0] select_ln302_2_fu_3455_p3;
wire   [5:0] or_ln20_2_fu_3470_p2;
wire   [0:0] xor_ln560_3_fu_3487_p2;
wire   [0:0] and_ln302_6_fu_3492_p2;
wire   [0:0] and_ln302_7_fu_3497_p2;
wire   [31:0] select_ln346_10_fu_3480_p3;
wire   [31:0] select_ln302_3_fu_3502_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter1_stage0;
reg    ap_idle_pp0_0to0;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_1to2;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

latnrm_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_660_p0),
    .ce(1'b1),
    .dout(grp_fu_660_p1)
);

latnrm_mux_616_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 32 ),
    .din33_WIDTH( 32 ),
    .din34_WIDTH( 32 ),
    .din35_WIDTH( 32 ),
    .din36_WIDTH( 32 ),
    .din37_WIDTH( 32 ),
    .din38_WIDTH( 32 ),
    .din39_WIDTH( 32 ),
    .din40_WIDTH( 32 ),
    .din41_WIDTH( 32 ),
    .din42_WIDTH( 32 ),
    .din43_WIDTH( 32 ),
    .din44_WIDTH( 32 ),
    .din45_WIDTH( 32 ),
    .din46_WIDTH( 32 ),
    .din47_WIDTH( 32 ),
    .din48_WIDTH( 32 ),
    .din49_WIDTH( 32 ),
    .din50_WIDTH( 32 ),
    .din51_WIDTH( 32 ),
    .din52_WIDTH( 32 ),
    .din53_WIDTH( 32 ),
    .din54_WIDTH( 32 ),
    .din55_WIDTH( 32 ),
    .din56_WIDTH( 32 ),
    .din57_WIDTH( 32 ),
    .din58_WIDTH( 32 ),
    .din59_WIDTH( 32 ),
    .din60_WIDTH( 32 ),
    .din61_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mux_616_32_1_1_U3(
    .din0(empty_56),
    .din1(32'd0),
    .din2(32'd0),
    .din3(32'd0),
    .din4(empty_57),
    .din5(32'd0),
    .din6(32'd0),
    .din7(32'd0),
    .din8(empty_58),
    .din9(32'd0),
    .din10(32'd0),
    .din11(32'd0),
    .din12(empty_59),
    .din13(32'd0),
    .din14(32'd0),
    .din15(32'd0),
    .din16(empty_60),
    .din17(32'd0),
    .din18(32'd0),
    .din19(32'd0),
    .din20(empty_61),
    .din21(32'd0),
    .din22(32'd0),
    .din23(32'd0),
    .din24(empty_62),
    .din25(32'd0),
    .din26(32'd0),
    .din27(32'd0),
    .din28(empty_63),
    .din29(32'd0),
    .din30(32'd0),
    .din31(32'd0),
    .din32(empty_64),
    .din33(32'd0),
    .din34(32'd0),
    .din35(32'd0),
    .din36(empty_65),
    .din37(32'd0),
    .din38(32'd0),
    .din39(32'd0),
    .din40(empty_66),
    .din41(32'd0),
    .din42(32'd0),
    .din43(32'd0),
    .din44(empty_67),
    .din45(32'd0),
    .din46(32'd0),
    .din47(32'd0),
    .din48(empty_68),
    .din49(32'd0),
    .din50(32'd0),
    .din51(32'd0),
    .din52(empty_69),
    .din53(32'd0),
    .din54(32'd0),
    .din55(32'd0),
    .din56(empty_70),
    .din57(32'd0),
    .din58(32'd0),
    .din59(32'd0),
    .din60(empty_71),
    .din61(empty_121_fu_679_p1),
    .dout(d_assign_fu_683_p63)
);

latnrm_mux_616_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 32 ),
    .din33_WIDTH( 32 ),
    .din34_WIDTH( 32 ),
    .din35_WIDTH( 32 ),
    .din36_WIDTH( 32 ),
    .din37_WIDTH( 32 ),
    .din38_WIDTH( 32 ),
    .din39_WIDTH( 32 ),
    .din40_WIDTH( 32 ),
    .din41_WIDTH( 32 ),
    .din42_WIDTH( 32 ),
    .din43_WIDTH( 32 ),
    .din44_WIDTH( 32 ),
    .din45_WIDTH( 32 ),
    .din46_WIDTH( 32 ),
    .din47_WIDTH( 32 ),
    .din48_WIDTH( 32 ),
    .din49_WIDTH( 32 ),
    .din50_WIDTH( 32 ),
    .din51_WIDTH( 32 ),
    .din52_WIDTH( 32 ),
    .din53_WIDTH( 32 ),
    .din54_WIDTH( 32 ),
    .din55_WIDTH( 32 ),
    .din56_WIDTH( 32 ),
    .din57_WIDTH( 32 ),
    .din58_WIDTH( 32 ),
    .din59_WIDTH( 32 ),
    .din60_WIDTH( 32 ),
    .din61_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mux_616_32_1_1_U4(
    .din0(empty_72),
    .din1(32'd0),
    .din2(32'd0),
    .din3(32'd0),
    .din4(empty_73),
    .din5(32'd0),
    .din6(32'd0),
    .din7(32'd0),
    .din8(empty_74),
    .din9(32'd0),
    .din10(32'd0),
    .din11(32'd0),
    .din12(empty_75),
    .din13(32'd0),
    .din14(32'd0),
    .din15(32'd0),
    .din16(empty_76),
    .din17(32'd0),
    .din18(32'd0),
    .din19(32'd0),
    .din20(empty_77),
    .din21(32'd0),
    .din22(32'd0),
    .din23(32'd0),
    .din24(empty_78),
    .din25(32'd0),
    .din26(32'd0),
    .din27(32'd0),
    .din28(empty_79),
    .din29(32'd0),
    .din30(32'd0),
    .din31(32'd0),
    .din32(empty_80),
    .din33(32'd0),
    .din34(32'd0),
    .din35(32'd0),
    .din36(empty_81),
    .din37(32'd0),
    .din38(32'd0),
    .din39(32'd0),
    .din40(empty_82),
    .din41(32'd0),
    .din42(32'd0),
    .din43(32'd0),
    .din44(empty_83),
    .din45(32'd0),
    .din46(32'd0),
    .din47(32'd0),
    .din48(empty_84),
    .din49(32'd0),
    .din50(32'd0),
    .din51(32'd0),
    .din52(empty_85),
    .din53(32'd0),
    .din54(32'd0),
    .din55(32'd0),
    .din56(empty_86),
    .din57(32'd0),
    .din58(32'd0),
    .din59(32'd0),
    .din60(empty_87),
    .din61(empty_121_fu_679_p1),
    .dout(d_assign_2_fu_812_p63)
);

latnrm_mux_616_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 32 ),
    .din33_WIDTH( 32 ),
    .din34_WIDTH( 32 ),
    .din35_WIDTH( 32 ),
    .din36_WIDTH( 32 ),
    .din37_WIDTH( 32 ),
    .din38_WIDTH( 32 ),
    .din39_WIDTH( 32 ),
    .din40_WIDTH( 32 ),
    .din41_WIDTH( 32 ),
    .din42_WIDTH( 32 ),
    .din43_WIDTH( 32 ),
    .din44_WIDTH( 32 ),
    .din45_WIDTH( 32 ),
    .din46_WIDTH( 32 ),
    .din47_WIDTH( 32 ),
    .din48_WIDTH( 32 ),
    .din49_WIDTH( 32 ),
    .din50_WIDTH( 32 ),
    .din51_WIDTH( 32 ),
    .din52_WIDTH( 32 ),
    .din53_WIDTH( 32 ),
    .din54_WIDTH( 32 ),
    .din55_WIDTH( 32 ),
    .din56_WIDTH( 32 ),
    .din57_WIDTH( 32 ),
    .din58_WIDTH( 32 ),
    .din59_WIDTH( 32 ),
    .din60_WIDTH( 32 ),
    .din61_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mux_616_32_1_1_U5(
    .din0(empty_88),
    .din1(32'd0),
    .din2(32'd0),
    .din3(32'd0),
    .din4(empty_89),
    .din5(32'd0),
    .din6(32'd0),
    .din7(32'd0),
    .din8(empty_90),
    .din9(32'd0),
    .din10(32'd0),
    .din11(32'd0),
    .din12(empty_91),
    .din13(32'd0),
    .din14(32'd0),
    .din15(32'd0),
    .din16(empty_92),
    .din17(32'd0),
    .din18(32'd0),
    .din19(32'd0),
    .din20(empty_93),
    .din21(32'd0),
    .din22(32'd0),
    .din23(32'd0),
    .din24(empty_94),
    .din25(32'd0),
    .din26(32'd0),
    .din27(32'd0),
    .din28(empty_95),
    .din29(32'd0),
    .din30(32'd0),
    .din31(32'd0),
    .din32(empty_96),
    .din33(32'd0),
    .din34(32'd0),
    .din35(32'd0),
    .din36(empty_97),
    .din37(32'd0),
    .din38(32'd0),
    .din39(32'd0),
    .din40(empty_98),
    .din41(32'd0),
    .din42(32'd0),
    .din43(32'd0),
    .din44(empty_99),
    .din45(32'd0),
    .din46(32'd0),
    .din47(32'd0),
    .din48(empty_100),
    .din49(32'd0),
    .din50(32'd0),
    .din51(32'd0),
    .din52(empty_101),
    .din53(32'd0),
    .din54(32'd0),
    .din55(32'd0),
    .din56(empty_102),
    .din57(32'd0),
    .din58(32'd0),
    .din59(32'd0),
    .din60(empty_103),
    .din61(empty_121_fu_679_p1),
    .dout(d_assign_5_fu_941_p63)
);

latnrm_mux_616_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 32 ),
    .din33_WIDTH( 32 ),
    .din34_WIDTH( 32 ),
    .din35_WIDTH( 32 ),
    .din36_WIDTH( 32 ),
    .din37_WIDTH( 32 ),
    .din38_WIDTH( 32 ),
    .din39_WIDTH( 32 ),
    .din40_WIDTH( 32 ),
    .din41_WIDTH( 32 ),
    .din42_WIDTH( 32 ),
    .din43_WIDTH( 32 ),
    .din44_WIDTH( 32 ),
    .din45_WIDTH( 32 ),
    .din46_WIDTH( 32 ),
    .din47_WIDTH( 32 ),
    .din48_WIDTH( 32 ),
    .din49_WIDTH( 32 ),
    .din50_WIDTH( 32 ),
    .din51_WIDTH( 32 ),
    .din52_WIDTH( 32 ),
    .din53_WIDTH( 32 ),
    .din54_WIDTH( 32 ),
    .din55_WIDTH( 32 ),
    .din56_WIDTH( 32 ),
    .din57_WIDTH( 32 ),
    .din58_WIDTH( 32 ),
    .din59_WIDTH( 32 ),
    .din60_WIDTH( 32 ),
    .din61_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mux_616_32_1_1_U6(
    .din0(empty_104),
    .din1(32'd0),
    .din2(32'd0),
    .din3(32'd0),
    .din4(empty_105),
    .din5(32'd0),
    .din6(32'd0),
    .din7(32'd0),
    .din8(empty_106),
    .din9(32'd0),
    .din10(32'd0),
    .din11(32'd0),
    .din12(empty_107),
    .din13(32'd0),
    .din14(32'd0),
    .din15(32'd0),
    .din16(empty_108),
    .din17(32'd0),
    .din18(32'd0),
    .din19(32'd0),
    .din20(empty_109),
    .din21(32'd0),
    .din22(32'd0),
    .din23(32'd0),
    .din24(empty_110),
    .din25(32'd0),
    .din26(32'd0),
    .din27(32'd0),
    .din28(empty_111),
    .din29(32'd0),
    .din30(32'd0),
    .din31(32'd0),
    .din32(empty_112),
    .din33(32'd0),
    .din34(32'd0),
    .din35(32'd0),
    .din36(empty_113),
    .din37(32'd0),
    .din38(32'd0),
    .din39(32'd0),
    .din40(empty_114),
    .din41(32'd0),
    .din42(32'd0),
    .din43(32'd0),
    .din44(empty_115),
    .din45(32'd0),
    .din46(32'd0),
    .din47(32'd0),
    .din48(empty_116),
    .din49(32'd0),
    .din50(32'd0),
    .din51(32'd0),
    .din52(empty_117),
    .din53(32'd0),
    .din54(32'd0),
    .din55(32'd0),
    .din56(empty_118),
    .din57(32'd0),
    .din58(32'd0),
    .din59(32'd0),
    .din60(empty),
    .din61(empty_121_fu_679_p1),
    .dout(d_assign_7_fu_1069_p63)
);

latnrm_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage1),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage1)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to0 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter1_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_fu_228 <= 7'd0;
    end else if (((tmp_396_reg_3530 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        j_fu_228 <= add_ln20_fu_1549_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_396_reg_3530 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        F2_4_reg_3655 <= F2_4_fu_1439_p2;
        F2_reg_3583 <= F2_fu_1263_p2;
        icmp_ln560_2_reg_3649 <= icmp_ln560_2_fu_1433_p2;
        icmp_ln560_reg_3577 <= icmp_ln560_fu_1257_p2;
        icmp_ln570_2_reg_3661 <= icmp_ln570_2_fu_1445_p2;
        icmp_ln570_8_reg_3611 <= icmp_ln570_8_fu_1319_p2;
        icmp_ln570_9_reg_3683 <= icmp_ln570_9_fu_1495_p2;
        icmp_ln570_reg_3589 <= icmp_ln570_fu_1269_p2;
        icmp_ln600_4_reg_3688 <= icmp_ln600_4_fu_1517_p2;
        icmp_ln600_reg_3616 <= icmp_ln600_fu_1341_p2;
        lD_3_reg_3704 <= lD_3_fu_1541_p3;
        lD_reg_3632 <= lD_fu_1365_p3;
        man_V_27_reg_3643 <= man_V_27_fu_1425_p3;
        man_V_reg_3571 <= man_V_fu_1249_p3;
        neg_src_96_reg_3637 <= ireg_4_fu_1373_p1[32'd63];
        neg_src_reg_3565 <= ireg_fu_1197_p1[32'd63];
        pos1_4_reg_3693 <= pos1_4_fu_1523_p2;
        pos1_reg_3621 <= pos1_fu_1347_p2;
        sh_amt_4_reg_3666 <= sh_amt_4_fu_1463_p3;
        sh_amt_reg_3594 <= sh_amt_fu_1287_p3;
        tmp_398_reg_3606 <= {{sh_amt_fu_1287_p3[11:5]}};
        tmp_403_reg_3627 <= pos1_fu_1347_p2[32'd11];
        tmp_406_reg_3678 <= {{sh_amt_4_fu_1463_p3[11:5]}};
        tmp_411_reg_3699 <= pos1_4_fu_1523_p2[32'd11];
        trunc_ln572_4_reg_3672 <= trunc_ln572_4_fu_1471_p1;
        trunc_ln572_reg_3600 <= trunc_ln572_fu_1295_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        F2_5_reg_3757 <= F2_5_fu_2337_p2;
        F2_6_reg_3829 <= F2_6_fu_2513_p2;
        d_assign_5_reg_3553_pp0_iter1_reg <= d_assign_5_reg_3553;
        d_assign_7_reg_3559_pp0_iter1_reg <= d_assign_7_reg_3559;
        empty_121_reg_3534_pp0_iter1_reg <= empty_121_reg_3534;
        icmp_ln560_4_reg_3751 <= icmp_ln560_4_fu_2331_p2;
        icmp_ln560_5_reg_3823 <= icmp_ln560_5_fu_2507_p2;
        icmp_ln570_10_reg_3785 <= icmp_ln570_10_fu_2393_p2;
        icmp_ln570_11_reg_3857 <= icmp_ln570_11_fu_2569_p2;
        icmp_ln570_5_reg_3763 <= icmp_ln570_5_fu_2343_p2;
        icmp_ln570_7_reg_3835 <= icmp_ln570_7_fu_2519_p2;
        icmp_ln600_5_reg_3790 <= icmp_ln600_5_fu_2415_p2;
        icmp_ln600_6_reg_3862 <= icmp_ln600_6_fu_2591_p2;
        j_2_reg_3524 <= ap_sig_allocacmp_j_2;
        j_2_reg_3524_pp0_iter1_reg <= j_2_reg_3524;
        lD_5_reg_3806 <= lD_5_fu_2439_p3;
        lD_9_reg_3878 <= lD_9_fu_2615_p3;
        man_V_28_reg_3745 <= man_V_28_fu_2323_p3;
        man_V_29_reg_3817 <= man_V_29_fu_2499_p3;
        neg_src_97_reg_3739 <= ireg_5_fu_2271_p1[32'd63];
        neg_src_98_reg_3811 <= ireg_6_fu_2447_p1[32'd63];
        pos1_5_reg_3795 <= pos1_5_fu_2421_p2;
        pos1_6_reg_3867 <= pos1_6_fu_2597_p2;
        sh_amt_5_reg_3768 <= sh_amt_5_fu_2361_p3;
        sh_amt_6_reg_3840 <= sh_amt_6_fu_2537_p3;
        tmp_396_reg_3530 <= ap_sig_allocacmp_j_2[32'd6];
        tmp_414_reg_3780 <= {{sh_amt_5_fu_2361_p3[11:5]}};
        tmp_419_reg_3801 <= pos1_5_fu_2421_p2[32'd11];
        tmp_422_reg_3852 <= {{sh_amt_6_fu_2537_p3[11:5]}};
        tmp_427_reg_3873 <= pos1_6_fu_2597_p2[32'd11];
        trunc_ln572_5_reg_3774 <= trunc_ln572_5_fu_2369_p1;
        trunc_ln572_6_reg_3846 <= trunc_ln572_6_fu_2545_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_396_fu_671_p3 == 1'd0))) begin
        d_assign_2_reg_3547 <= d_assign_2_fu_812_p63;
        d_assign_5_reg_3553 <= d_assign_5_fu_941_p63;
        d_assign_7_reg_3559 <= d_assign_7_fu_1069_p63;
        d_assign_reg_3541 <= d_assign_fu_683_p63;
        empty_121_reg_3534 <= empty_121_fu_679_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln560_2_reg_3649 == 1'd0))) begin
        or_ln302_2_reg_3734 <= or_ln302_2_fu_2265_p2;
        overflow_96_reg_3729 <= overflow_96_fu_2242_p2;
        p_Val2_208_reg_3724 <= p_Val2_208_fu_2027_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln560_4_reg_3751 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        or_ln302_4_reg_3893 <= or_ln302_4_fu_3061_p2;
        overflow_97_reg_3888 <= overflow_97_fu_3038_p2;
        p_Val2_210_reg_3883 <= p_Val2_210_fu_2823_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln560_5_reg_3823 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        or_ln302_5_reg_3908 <= or_ln302_5_fu_3417_p2;
        overflow_98_reg_3903 <= overflow_98_fu_3394_p2;
        p_Val2_212_reg_3898 <= p_Val2_212_fu_3179_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln560_reg_3577 == 1'd0))) begin
        or_ln302_reg_3719 <= or_ln302_fu_1909_p2;
        overflow_reg_3714 <= overflow_fu_1886_p2;
        p_Val2_206_reg_3709 <= p_Val2_206_fu_1671_p3;
    end
end

always @ (*) begin
    if (((tmp_396_reg_3530 == 1'd1) & (1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_396_reg_3530 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to2 = 1'b1;
    end else begin
        ap_idle_pp0_1to2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j_2 = 7'd0;
    end else begin
        ap_sig_allocacmp_j_2 = j_fu_228;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        coeff_V_address0 = zext_ln22_2_fu_3475_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        coeff_V_address0 = zext_ln22_fu_2669_p1;
    end else begin
        coeff_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        coeff_V_address1 = zext_ln22_1_fu_3428_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        coeff_V_address1 = j_cast337_fu_2623_p1;
    end else begin
        coeff_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        coeff_V_ce0 = 1'b1;
    end else begin
        coeff_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        coeff_V_ce1 = 1'b1;
    end else begin
        coeff_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        coeff_V_d0 = select_ln560_3_fu_3509_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        coeff_V_d0 = select_ln560_1_fu_2703_p3;
    end else begin
        coeff_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        coeff_V_d1 = select_ln560_2_fu_3462_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        coeff_V_d1 = select_ln560_fu_2656_p3;
    end else begin
        coeff_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        coeff_V_we0 = 1'b1;
    end else begin
        coeff_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        coeff_V_we1 = 1'b1;
    end else begin
        coeff_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_657_p0 = d_assign_5_reg_3553;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_657_p0 = d_assign_fu_683_p63;
        end else begin
            grp_fu_657_p0 = 'bx;
        end
    end else begin
        grp_fu_657_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_660_p0 = d_assign_7_reg_3559;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_660_p0 = d_assign_2_fu_812_p63;
        end else begin
            grp_fu_660_p0 = 'bx;
        end
    end else begin
        grp_fu_660_p0 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if (((ap_idle_pp0_0to0 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter1_stage0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to2 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign F2_4_fu_1439_p2 = (12'd1075 - zext_ln455_2_fu_1399_p1);

assign F2_5_fu_2337_p2 = (12'd1075 - zext_ln455_4_fu_2297_p1);

assign F2_6_fu_2513_p2 = (12'd1075 - zext_ln455_5_fu_2473_p1);

assign F2_fu_1263_p2 = (12'd1075 - zext_ln455_fu_1223_p1);

assign Range1_all_ones_24_fu_2127_p2 = (Range2_all_ones_18_fu_2119_p3 & Range1_all_ones_34_fu_2063_p2);

assign Range1_all_ones_27_fu_2923_p2 = (Range2_all_ones_21_fu_2915_p3 & Range1_all_ones_36_fu_2859_p2);

assign Range1_all_ones_30_fu_3279_p2 = (Range2_all_ones_24_fu_3271_p3 & Range1_all_ones_38_fu_3215_p2);

assign Range1_all_ones_31_fu_1697_p2 = (tmp_403_reg_3627 ^ 1'd1);

assign Range1_all_ones_32_fu_1707_p2 = (lD_reg_3632 & icmp_ln610_2_fu_1702_p2);

assign Range1_all_ones_33_fu_2053_p2 = (tmp_411_reg_3699 ^ 1'd1);

assign Range1_all_ones_34_fu_2063_p2 = (lD_3_reg_3704 & icmp_ln610_7_fu_2058_p2);

assign Range1_all_ones_35_fu_2849_p2 = (tmp_419_reg_3801 ^ 1'd1);

assign Range1_all_ones_36_fu_2859_p2 = (lD_5_reg_3806 & icmp_ln610_9_fu_2854_p2);

assign Range1_all_ones_37_fu_3205_p2 = (tmp_427_reg_3873 ^ 1'd1);

assign Range1_all_ones_38_fu_3215_p2 = (lD_9_reg_3878 & icmp_ln610_11_fu_3210_p2);

assign Range1_all_ones_fu_1771_p2 = (Range2_all_ones_15_fu_1763_p3 & Range1_all_ones_32_fu_1707_p2);

assign Range1_all_zeros_11_fu_2133_p2 = (1'd1 ^ Range1_all_ones_34_fu_2063_p2);

assign Range1_all_zeros_13_fu_2929_p2 = (1'd1 ^ Range1_all_ones_36_fu_2859_p2);

assign Range1_all_zeros_15_fu_3285_p2 = (1'd1 ^ Range1_all_ones_38_fu_3215_p2);

assign Range1_all_zeros_9_fu_1777_p2 = (1'd1 ^ Range1_all_ones_32_fu_1707_p2);

assign Range2_V_11_fu_2088_p2 = man_V_27_reg_3643 >> zext_ln624_4_fu_2084_p1;

assign Range2_V_13_fu_2884_p2 = man_V_28_reg_3745 >> zext_ln624_5_fu_2880_p1;

assign Range2_V_15_fu_3240_p2 = man_V_29_reg_3817 >> zext_ln624_6_fu_3236_p1;

assign Range2_V_9_fu_1732_p2 = man_V_reg_3571 >> zext_ln624_fu_1728_p1;

assign Range2_all_ones_14_fu_1757_p2 = (tmp_404_fu_1749_p3 ^ 1'd1);

assign Range2_all_ones_15_fu_1763_p3 = ((icmp_ln620_1_fu_1718_p2[0:0] == 1'b1) ? Range2_all_ones_fu_1743_p2 : Range2_all_ones_14_fu_1757_p2);

assign Range2_all_ones_16_fu_2099_p2 = ((Range2_V_11_fu_2088_p2 == r_V_374_fu_2093_p2) ? 1'b1 : 1'b0);

assign Range2_all_ones_17_fu_2113_p2 = (tmp_412_fu_2105_p3 ^ 1'd1);

assign Range2_all_ones_18_fu_2119_p3 = ((icmp_ln620_5_fu_2074_p2[0:0] == 1'b1) ? Range2_all_ones_16_fu_2099_p2 : Range2_all_ones_17_fu_2113_p2);

assign Range2_all_ones_19_fu_2895_p2 = ((Range2_V_13_fu_2884_p2 == r_V_375_fu_2889_p2) ? 1'b1 : 1'b0);

assign Range2_all_ones_20_fu_2909_p2 = (tmp_420_fu_2901_p3 ^ 1'd1);

assign Range2_all_ones_21_fu_2915_p3 = ((icmp_ln620_10_fu_2870_p2[0:0] == 1'b1) ? Range2_all_ones_19_fu_2895_p2 : Range2_all_ones_20_fu_2909_p2);

assign Range2_all_ones_22_fu_3251_p2 = ((Range2_V_15_fu_3240_p2 == r_V_376_fu_3245_p2) ? 1'b1 : 1'b0);

assign Range2_all_ones_23_fu_3265_p2 = (tmp_428_fu_3257_p3 ^ 1'd1);

assign Range2_all_ones_24_fu_3271_p3 = ((icmp_ln620_12_fu_3226_p2[0:0] == 1'b1) ? Range2_all_ones_22_fu_3251_p2 : Range2_all_ones_23_fu_3265_p2);

assign Range2_all_ones_fu_1743_p2 = ((Range2_V_9_fu_1732_p2 == r_V_fu_1737_p2) ? 1'b1 : 1'b0);

assign add_ln20_fu_1549_p2 = (j_2_reg_3524 + 7'd4);

assign add_ln570_2_fu_1451_p2 = ($signed(F2_4_fu_1439_p2) + $signed(12'd4080));

assign add_ln570_4_fu_2349_p2 = ($signed(F2_5_fu_2337_p2) + $signed(12'd4080));

assign add_ln570_5_fu_2525_p2 = ($signed(F2_6_fu_2513_p2) + $signed(12'd4080));

assign add_ln570_fu_1275_p2 = ($signed(F2_fu_1263_p2) + $signed(12'd4080));

assign add_ln601_2_fu_1501_p2 = ($signed(zext_ln455_2_fu_1399_p1) + $signed(12'd3074));

assign add_ln601_4_fu_2399_p2 = ($signed(zext_ln455_4_fu_2297_p1) + $signed(12'd3074));

assign add_ln601_5_fu_2575_p2 = ($signed(zext_ln455_5_fu_2473_p1) + $signed(12'd3074));

assign add_ln601_fu_1325_p2 = ($signed(zext_ln455_fu_1223_p1) + $signed(12'd3074));

assign and_ln302_1_fu_2644_p2 = (icmp_ln600_reg_3616 & and_ln302_fu_2639_p2);

assign and_ln302_2_fu_2686_p2 = (xor_ln560_1_fu_2681_p2 & or_ln302_2_reg_3734);

assign and_ln302_3_fu_2691_p2 = (icmp_ln600_4_reg_3688 & and_ln302_2_fu_2686_p2);

assign and_ln302_4_fu_3445_p2 = (xor_ln560_2_fu_3440_p2 & or_ln302_4_reg_3893);

assign and_ln302_5_fu_3450_p2 = (icmp_ln600_5_reg_3790 & and_ln302_4_fu_3445_p2);

assign and_ln302_6_fu_3492_p2 = (xor_ln560_3_fu_3487_p2 & or_ln302_5_reg_3908);

assign and_ln302_7_fu_3497_p2 = (icmp_ln600_6_reg_3862 & and_ln302_6_fu_3492_p2);

assign and_ln302_fu_2639_p2 = (xor_ln560_fu_2634_p2 & or_ln302_reg_3719);

assign and_ln570_1_fu_1983_p2 = (xor_ln571_1_fu_1977_p2 & icmp_ln570_2_reg_3661);

assign and_ln570_2_fu_2779_p2 = (xor_ln571_2_fu_2773_p2 & icmp_ln570_5_reg_3763);

assign and_ln570_3_fu_3135_p2 = (xor_ln571_3_fu_3129_p2 & icmp_ln570_7_reg_3835);

assign and_ln570_fu_1627_p2 = (xor_ln571_fu_1621_p2 & icmp_ln570_reg_3589);

assign and_ln574_1_fu_1652_p2 = (xor_ln574_fu_1646_p2 & and_ln570_fu_1627_p2);

assign and_ln574_2_fu_1988_p2 = (icmp_ln574_2_fu_1923_p2 & and_ln570_1_fu_1983_p2);

assign and_ln574_3_fu_2008_p2 = (xor_ln574_1_fu_2002_p2 & and_ln570_1_fu_1983_p2);

assign and_ln574_4_fu_2784_p2 = (icmp_ln574_4_fu_2719_p2 & and_ln570_2_fu_2779_p2);

assign and_ln574_5_fu_2804_p2 = (xor_ln574_2_fu_2798_p2 & and_ln570_2_fu_2779_p2);

assign and_ln574_6_fu_3140_p2 = (icmp_ln574_5_fu_3075_p2 & and_ln570_3_fu_3135_p2);

assign and_ln574_7_fu_3160_p2 = (xor_ln574_3_fu_3154_p2 & and_ln570_3_fu_3135_p2);

assign and_ln574_fu_1632_p2 = (icmp_ln574_fu_1567_p2 & and_ln570_fu_1627_p2);

assign and_ln592_1_fu_2022_p2 = (icmp_ln592_4_fu_1928_p2 & icmp_ln570_9_reg_3683);

assign and_ln592_2_fu_2818_p2 = (icmp_ln592_5_fu_2724_p2 & icmp_ln570_10_reg_3785);

assign and_ln592_3_fu_3174_p2 = (icmp_ln592_6_fu_3080_p2 & icmp_ln570_11_reg_3857);

assign and_ln592_fu_1666_p2 = (icmp_ln592_fu_1572_p2 & icmp_ln570_8_reg_3611);

assign and_ln628_1_fu_1835_p2 = (and_ln628_fu_1829_p2 & Range1_all_ones_31_fu_1697_p2);

assign and_ln628_2_fu_2185_p2 = (icmp_ln620_4_fu_2068_p2 & icmp_ln610_4_fu_2048_p2);

assign and_ln628_3_fu_2191_p2 = (and_ln628_2_fu_2185_p2 & Range1_all_ones_33_fu_2053_p2);

assign and_ln628_4_fu_2981_p2 = (icmp_ln620_9_fu_2864_p2 & icmp_ln610_8_fu_2844_p2);

assign and_ln628_5_fu_2987_p2 = (and_ln628_4_fu_2981_p2 & Range1_all_ones_35_fu_2849_p2);

assign and_ln628_6_fu_3337_p2 = (icmp_ln620_11_fu_3220_p2 & icmp_ln610_10_fu_3200_p2);

assign and_ln628_7_fu_3343_p2 = (and_ln628_6_fu_3337_p2 & Range1_all_ones_37_fu_3205_p2);

assign and_ln628_fu_1829_p2 = (icmp_ln620_fu_1712_p2 & icmp_ln610_fu_1692_p2);

assign and_ln630_2_fu_2145_p2 = (icmp_ln630_2_fu_2139_p2 & Range1_all_zeros_11_fu_2133_p2);

assign and_ln630_4_fu_2941_p2 = (icmp_ln630_4_fu_2935_p2 & Range1_all_zeros_13_fu_2929_p2);

assign and_ln630_5_fu_3297_p2 = (icmp_ln630_5_fu_3291_p2 & Range1_all_zeros_15_fu_3285_p2);

assign and_ln630_fu_1789_p2 = (icmp_ln630_fu_1783_p2 & Range1_all_zeros_9_fu_1777_p2);

assign and_ln648_3_fu_2248_p2 = (p_Result_235_fu_2040_p3 & deleted_ones_4_fu_2211_p3);

assign and_ln648_5_fu_3044_p2 = (p_Result_237_fu_2836_p3 & deleted_ones_5_fu_3007_p3);

assign and_ln648_9_fu_3400_p2 = (p_Result_239_fu_3192_p3 & deleted_ones_6_fu_3363_p3);

assign and_ln648_fu_1892_p2 = (p_Result_233_fu_1684_p3 & deleted_ones_fu_1855_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage1;

assign ashr_ln575_2_fu_1937_p2 = $signed(man_V_27_reg_3643) >>> zext_ln575_4_fu_1933_p1;

assign ashr_ln575_4_fu_2733_p2 = $signed(man_V_28_reg_3745) >>> zext_ln575_5_fu_2729_p1;

assign ashr_ln575_5_fu_3089_p2 = $signed(man_V_29_reg_3817) >>> zext_ln575_6_fu_3085_p1;

assign ashr_ln575_fu_1581_p2 = $signed(man_V_reg_3571) >>> zext_ln575_fu_1577_p1;

assign bitcast_ln724_4_fu_1946_p1 = d_assign_2_reg_3547;

assign bitcast_ln724_7_fu_2742_p1 = d_assign_5_reg_3553_pp0_iter1_reg;

assign bitcast_ln724_9_fu_3098_p1 = d_assign_7_reg_3559_pp0_iter1_reg;

assign bitcast_ln724_fu_1590_p1 = d_assign_reg_3541;

assign deleted_ones_4_fu_2211_p3 = ((and_ln628_3_fu_2191_p2[0:0] == 1'b1) ? Range1_all_ones_24_fu_2127_p2 : or_ln610_4_fu_2205_p2);

assign deleted_ones_5_fu_3007_p3 = ((and_ln628_5_fu_2987_p2[0:0] == 1'b1) ? Range1_all_ones_27_fu_2923_p2 : or_ln610_7_fu_3001_p2);

assign deleted_ones_6_fu_3363_p3 = ((and_ln628_7_fu_3343_p2[0:0] == 1'b1) ? Range1_all_ones_30_fu_3279_p2 : or_ln610_10_fu_3357_p2);

assign deleted_ones_fu_1855_p3 = ((and_ln628_1_fu_1835_p2[0:0] == 1'b1) ? Range1_all_ones_fu_1771_p2 : or_ln610_1_fu_1849_p2);

assign deleted_zeros_4_fu_2197_p3 = ((and_ln628_3_fu_2191_p2[0:0] == 1'b1) ? and_ln630_2_fu_2145_p2 : or_ln610_3_fu_2179_p2);

assign deleted_zeros_5_fu_2993_p3 = ((and_ln628_5_fu_2987_p2[0:0] == 1'b1) ? and_ln630_4_fu_2941_p2 : or_ln610_6_fu_2975_p2);

assign deleted_zeros_6_fu_3349_p3 = ((and_ln628_7_fu_3343_p2[0:0] == 1'b1) ? and_ln630_5_fu_3297_p2 : or_ln610_9_fu_3331_p2);

assign deleted_zeros_fu_1841_p3 = ((and_ln628_1_fu_1835_p2[0:0] == 1'b1) ? and_ln630_fu_1789_p2 : or_ln610_fu_1823_p2);

assign empty_121_fu_679_p1 = ap_sig_allocacmp_j_2[5:0];

assign exp_tmp_4_fu_1389_p4 = {{ireg_4_fu_1373_p1[62:52]}};

assign exp_tmp_5_fu_2287_p4 = {{ireg_5_fu_2271_p1[62:52]}};

assign exp_tmp_6_fu_2463_p4 = {{ireg_6_fu_2447_p1[62:52]}};

assign exp_tmp_fu_1213_p4 = {{ireg_fu_1197_p1[62:52]}};

assign grp_fu_4824_p_ce = 1'b1;

assign grp_fu_4824_p_din0 = grp_fu_657_p0;

assign icmp_ln560_2_fu_1433_p2 = ((trunc_ln544_4_fu_1377_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln560_4_fu_2331_p2 = ((trunc_ln544_5_fu_2275_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln560_5_fu_2507_p2 = ((trunc_ln544_6_fu_2451_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln560_fu_1257_p2 = ((trunc_ln544_fu_1201_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln570_10_fu_2393_p2 = (($signed(tmp_416_fu_2383_p4) < $signed(8'd1)) ? 1'b1 : 1'b0);

assign icmp_ln570_11_fu_2569_p2 = (($signed(tmp_424_fu_2559_p4) < $signed(8'd1)) ? 1'b1 : 1'b0);

assign icmp_ln570_2_fu_1445_p2 = (($signed(F2_4_fu_1439_p2) > $signed(12'd16)) ? 1'b1 : 1'b0);

assign icmp_ln570_5_fu_2343_p2 = (($signed(F2_5_fu_2337_p2) > $signed(12'd16)) ? 1'b1 : 1'b0);

assign icmp_ln570_7_fu_2519_p2 = (($signed(F2_6_fu_2513_p2) > $signed(12'd16)) ? 1'b1 : 1'b0);

assign icmp_ln570_8_fu_1319_p2 = (($signed(tmp_400_fu_1309_p4) < $signed(8'd1)) ? 1'b1 : 1'b0);

assign icmp_ln570_9_fu_1495_p2 = (($signed(tmp_408_fu_1485_p4) < $signed(8'd1)) ? 1'b1 : 1'b0);

assign icmp_ln570_fu_1269_p2 = (($signed(F2_fu_1263_p2) > $signed(12'd16)) ? 1'b1 : 1'b0);

assign icmp_ln571_2_fu_1918_p2 = ((F2_4_reg_3655 == 12'd16) ? 1'b1 : 1'b0);

assign icmp_ln571_4_fu_2714_p2 = ((F2_5_reg_3757 == 12'd16) ? 1'b1 : 1'b0);

assign icmp_ln571_5_fu_3070_p2 = ((F2_6_reg_3829 == 12'd16) ? 1'b1 : 1'b0);

assign icmp_ln571_fu_1562_p2 = ((F2_reg_3583 == 12'd16) ? 1'b1 : 1'b0);

assign icmp_ln574_2_fu_1923_p2 = ((sh_amt_4_reg_3666 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln574_4_fu_2719_p2 = ((sh_amt_5_reg_3768 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln574_5_fu_3075_p2 = ((sh_amt_6_reg_3840 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln574_fu_1567_p2 = ((sh_amt_reg_3594 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln592_4_fu_1928_p2 = ((tmp_406_reg_3678 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln592_5_fu_2724_p2 = ((tmp_414_reg_3780 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln592_6_fu_3080_p2 = ((tmp_422_reg_3852 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln592_fu_1572_p2 = ((tmp_398_reg_3606 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln600_4_fu_1517_p2 = (($signed(tmp_409_fu_1507_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln600_5_fu_2415_p2 = (($signed(tmp_417_fu_2405_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln600_6_fu_2591_p2 = (($signed(tmp_425_fu_2581_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln600_fu_1341_p2 = (($signed(tmp_401_fu_1331_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln610_10_fu_3200_p2 = (($signed(pos1_6_reg_3867) < $signed(12'd54)) ? 1'b1 : 1'b0);

assign icmp_ln610_11_fu_3210_p2 = ((pos1_6_reg_3867 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln610_2_fu_1702_p2 = ((pos1_reg_3621 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln610_4_fu_2048_p2 = (($signed(pos1_4_reg_3693) < $signed(12'd54)) ? 1'b1 : 1'b0);

assign icmp_ln610_7_fu_2058_p2 = ((pos1_4_reg_3693 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln610_8_fu_2844_p2 = (($signed(pos1_5_reg_3795) < $signed(12'd54)) ? 1'b1 : 1'b0);

assign icmp_ln610_9_fu_2854_p2 = ((pos1_5_reg_3795 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln610_fu_1692_p2 = (($signed(pos1_reg_3621) < $signed(12'd54)) ? 1'b1 : 1'b0);

assign icmp_ln620_10_fu_2870_p2 = ((pos2_5_fu_2831_p2 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln620_11_fu_3220_p2 = (($signed(pos2_6_fu_3187_p2) < $signed(12'd54)) ? 1'b1 : 1'b0);

assign icmp_ln620_12_fu_3226_p2 = ((pos2_6_fu_3187_p2 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln620_1_fu_1718_p2 = ((pos2_fu_1679_p2 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln620_4_fu_2068_p2 = (($signed(pos2_4_fu_2035_p2) < $signed(12'd54)) ? 1'b1 : 1'b0);

assign icmp_ln620_5_fu_2074_p2 = ((pos2_4_fu_2035_p2 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln620_9_fu_2864_p2 = (($signed(pos2_5_fu_2831_p2) < $signed(12'd54)) ? 1'b1 : 1'b0);

assign icmp_ln620_fu_1712_p2 = (($signed(pos2_fu_1679_p2) < $signed(12'd54)) ? 1'b1 : 1'b0);

assign icmp_ln630_2_fu_2139_p2 = ((Range2_V_11_fu_2088_p2 == 54'd0) ? 1'b1 : 1'b0);

assign icmp_ln630_4_fu_2935_p2 = ((Range2_V_13_fu_2884_p2 == 54'd0) ? 1'b1 : 1'b0);

assign icmp_ln630_5_fu_3291_p2 = ((Range2_V_15_fu_3240_p2 == 54'd0) ? 1'b1 : 1'b0);

assign icmp_ln630_fu_1783_p2 = ((Range2_V_9_fu_1732_p2 == 54'd0) ? 1'b1 : 1'b0);

assign icmp_ln631_2_fu_2151_p2 = ((pos2_4_fu_2035_p2 == 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln631_4_fu_2947_p2 = ((pos2_5_fu_2831_p2 == 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln631_5_fu_3303_p2 = ((pos2_6_fu_3187_p2 == 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln631_fu_1795_p2 = ((pos2_fu_1679_p2 == 12'd54) ? 1'b1 : 1'b0);

assign ireg_4_fu_1373_p1 = grp_fu_660_p1;

assign ireg_5_fu_2271_p1 = grp_fu_4824_p_dout0;

assign ireg_6_fu_2447_p1 = grp_fu_660_p1;

assign ireg_fu_1197_p1 = grp_fu_4824_p_dout0;

assign j_cast337_fu_2623_p1 = j_2_reg_3524_pp0_iter1_reg;

assign lD_3_fu_1541_p3 = man_V_27_fu_1425_p3[sext_ln607_1_fu_1529_p1];

assign lD_5_fu_2439_p3 = man_V_28_fu_2323_p3[sext_ln607_2_fu_2427_p1];

assign lD_9_fu_2615_p3 = man_V_29_fu_2499_p3[sext_ln607_3_fu_2603_p1];

assign lD_fu_1365_p3 = man_V_fu_1249_p3[sext_ln607_fu_1353_p1];

assign man_V_16_fu_1243_p2 = (54'd0 - zext_ln558_fu_1239_p1);

assign man_V_19_fu_1419_p2 = (54'd0 - zext_ln558_4_fu_1415_p1);

assign man_V_22_fu_2317_p2 = (54'd0 - zext_ln558_5_fu_2313_p1);

assign man_V_25_fu_2493_p2 = (54'd0 - zext_ln558_6_fu_2489_p1);

assign man_V_27_fu_1425_p3 = ((neg_src_96_fu_1381_p3[0:0] == 1'b1) ? man_V_19_fu_1419_p2 : zext_ln558_4_fu_1415_p1);

assign man_V_28_fu_2323_p3 = ((neg_src_97_fu_2279_p3[0:0] == 1'b1) ? man_V_22_fu_2317_p2 : zext_ln558_5_fu_2313_p1);

assign man_V_29_fu_2499_p3 = ((neg_src_98_fu_2455_p3[0:0] == 1'b1) ? man_V_25_fu_2493_p2 : zext_ln558_6_fu_2489_p1);

assign man_V_fu_1249_p3 = ((neg_src_fu_1205_p3[0:0] == 1'b1) ? man_V_16_fu_1243_p2 : zext_ln558_fu_1239_p1);

assign neg_src_96_fu_1381_p3 = ireg_4_fu_1373_p1[32'd63];

assign neg_src_97_fu_2279_p3 = ireg_5_fu_2271_p1[32'd63];

assign neg_src_98_fu_2455_p3 = ireg_6_fu_2447_p1[32'd63];

assign neg_src_fu_1205_p3 = ireg_fu_1197_p1[32'd63];

assign or_ln20_1_fu_3423_p2 = (empty_121_reg_3534_pp0_iter1_reg | 6'd2);

assign or_ln20_2_fu_3470_p2 = (empty_121_reg_3534_pp0_iter1_reg | 6'd3);

assign or_ln20_fu_2664_p2 = (empty_121_reg_3534_pp0_iter1_reg | 6'd1);

assign or_ln302_2_fu_2265_p2 = (underflow_96_fu_2260_p2 | overflow_96_fu_2242_p2);

assign or_ln302_4_fu_3061_p2 = (underflow_97_fu_3056_p2 | overflow_97_fu_3038_p2);

assign or_ln302_5_fu_3417_p2 = (underflow_98_fu_3412_p2 | overflow_98_fu_3394_p2);

assign or_ln302_fu_1909_p2 = (underflow_fu_1904_p2 | overflow_fu_1886_p2);

assign or_ln610_10_fu_3357_p2 = (xor_ln610_3_fu_3325_p2 | select_ln631_12_fu_3317_p3);

assign or_ln610_11_fu_3371_p2 = (p_Result_239_fu_3192_p3 | icmp_ln610_10_fu_3200_p2);

assign or_ln610_1_fu_1849_p2 = (xor_ln610_fu_1817_p2 | select_ln631_1_fu_1809_p3);

assign or_ln610_2_fu_1863_p2 = (p_Result_233_fu_1684_p3 | icmp_ln610_fu_1692_p2);

assign or_ln610_3_fu_2179_p2 = (xor_ln610_1_fu_2173_p2 | select_ln631_4_fu_2157_p3);

assign or_ln610_4_fu_2205_p2 = (xor_ln610_1_fu_2173_p2 | select_ln631_5_fu_2165_p3);

assign or_ln610_5_fu_2219_p2 = (p_Result_235_fu_2040_p3 | icmp_ln610_4_fu_2048_p2);

assign or_ln610_6_fu_2975_p2 = (xor_ln610_2_fu_2969_p2 | select_ln631_9_fu_2953_p3);

assign or_ln610_7_fu_3001_p2 = (xor_ln610_2_fu_2969_p2 | select_ln631_10_fu_2961_p3);

assign or_ln610_8_fu_3015_p2 = (p_Result_237_fu_2836_p3 | icmp_ln610_8_fu_2844_p2);

assign or_ln610_9_fu_3331_p2 = (xor_ln610_3_fu_3325_p2 | select_ln631_11_fu_3309_p3);

assign or_ln610_fu_1823_p2 = (xor_ln610_fu_1817_p2 | select_ln631_fu_1801_p3);

assign or_ln647_2_fu_2231_p2 = (xor_ln647_4_fu_2225_p2 | p_Result_235_fu_2040_p3);

assign or_ln647_4_fu_3027_p2 = (xor_ln647_9_fu_3021_p2 | p_Result_237_fu_2836_p3);

assign or_ln647_5_fu_3383_p2 = (xor_ln647_11_fu_3377_p2 | p_Result_239_fu_3192_p3);

assign or_ln647_fu_1875_p2 = (xor_ln647_fu_1869_p2 | p_Result_233_fu_1684_p3);

assign overflow_96_fu_2242_p2 = (xor_ln647_5_fu_2237_p2 & or_ln647_2_fu_2231_p2);

assign overflow_97_fu_3038_p2 = (xor_ln647_10_fu_3033_p2 & or_ln647_4_fu_3027_p2);

assign overflow_98_fu_3394_p2 = (xor_ln647_12_fu_3389_p2 & or_ln647_5_fu_3383_p2);

assign overflow_fu_1886_p2 = (xor_ln647_1_fu_1881_p2 & or_ln647_fu_1875_p2);

assign p_Result_233_fu_1684_p3 = p_Val2_206_fu_1671_p3[32'd31];

assign p_Result_234_fu_1407_p3 = {{1'd1}, {trunc_ln554_4_fu_1403_p1}};

assign p_Result_235_fu_2040_p3 = p_Val2_208_fu_2027_p3[32'd31];

assign p_Result_236_fu_2305_p3 = {{1'd1}, {trunc_ln554_5_fu_2301_p1}};

assign p_Result_237_fu_2836_p3 = p_Val2_210_fu_2823_p3[32'd31];

assign p_Result_238_fu_2481_p3 = {{1'd1}, {trunc_ln554_6_fu_2477_p1}};

assign p_Result_239_fu_3192_p3 = p_Val2_212_fu_3179_p3[32'd31];

assign p_Result_s_fu_1231_p3 = {{1'd1}, {trunc_ln554_fu_1227_p1}};

assign p_Val2_206_fu_1671_p3 = ((and_ln592_fu_1666_p2[0:0] == 1'b1) ? shl_ln593_fu_1609_p2 : select_ln574_1_fu_1658_p3);

assign p_Val2_208_fu_2027_p3 = ((and_ln592_1_fu_2022_p2[0:0] == 1'b1) ? shl_ln593_2_fu_1965_p2 : select_ln574_3_fu_2014_p3);

assign p_Val2_210_fu_2823_p3 = ((and_ln592_2_fu_2818_p2[0:0] == 1'b1) ? shl_ln593_4_fu_2761_p2 : select_ln574_5_fu_2810_p3);

assign p_Val2_212_fu_3179_p3 = ((and_ln592_3_fu_3174_p2[0:0] == 1'b1) ? shl_ln593_5_fu_3117_p2 : select_ln574_7_fu_3166_p3);

assign pos1_4_fu_1523_p2 = (F2_4_fu_1439_p2 + 12'd16);

assign pos1_5_fu_2421_p2 = (F2_5_fu_2337_p2 + 12'd16);

assign pos1_6_fu_2597_p2 = (F2_6_fu_2513_p2 + 12'd16);

assign pos1_fu_1347_p2 = (F2_fu_1263_p2 + 12'd16);

assign pos2_4_fu_2035_p2 = (F2_4_reg_3655 + 12'd17);

assign pos2_5_fu_2831_p2 = (F2_5_reg_3757 + 12'd17);

assign pos2_6_fu_3187_p2 = (F2_6_reg_3829 + 12'd17);

assign pos2_fu_1679_p2 = (F2_reg_3583 + 12'd17);

assign r_V_374_fu_2093_p2 = 54'd18014398509481983 >> zext_ln624_4_fu_2084_p1;

assign r_V_375_fu_2889_p2 = 54'd18014398509481983 >> zext_ln624_5_fu_2880_p1;

assign r_V_376_fu_3245_p2 = 54'd18014398509481983 >> zext_ln624_6_fu_3236_p1;

assign r_V_fu_1737_p2 = 54'd18014398509481983 >> zext_ln624_fu_1728_p1;

assign select_ln302_1_fu_2696_p3 = ((and_ln302_3_fu_2691_p2[0:0] == 1'b1) ? select_ln346_4_fu_2674_p3 : p_Val2_208_reg_3724);

assign select_ln302_2_fu_3455_p3 = ((and_ln302_5_fu_3450_p2[0:0] == 1'b1) ? select_ln346_8_fu_3433_p3 : p_Val2_210_reg_3883);

assign select_ln302_3_fu_3502_p3 = ((and_ln302_7_fu_3497_p2[0:0] == 1'b1) ? select_ln346_10_fu_3480_p3 : p_Val2_212_reg_3898);

assign select_ln302_fu_2649_p3 = ((and_ln302_1_fu_2644_p2[0:0] == 1'b1) ? select_ln346_fu_2627_p3 : p_Val2_206_reg_3709);

assign select_ln346_10_fu_3480_p3 = ((overflow_98_reg_3903[0:0] == 1'b1) ? 32'd2147483647 : 32'd2147483648);

assign select_ln346_4_fu_2674_p3 = ((overflow_96_reg_3729[0:0] == 1'b1) ? 32'd2147483647 : 32'd2147483648);

assign select_ln346_8_fu_3433_p3 = ((overflow_97_reg_3888[0:0] == 1'b1) ? 32'd2147483647 : 32'd2147483648);

assign select_ln346_fu_2627_p3 = ((overflow_reg_3714[0:0] == 1'b1) ? 32'd2147483647 : 32'd2147483648);

assign select_ln560_1_fu_2703_p3 = ((icmp_ln560_2_reg_3649[0:0] == 1'b1) ? 32'd0 : select_ln302_1_fu_2696_p3);

assign select_ln560_2_fu_3462_p3 = ((icmp_ln560_4_reg_3751[0:0] == 1'b1) ? 32'd0 : select_ln302_2_fu_3455_p3);

assign select_ln560_3_fu_3509_p3 = ((icmp_ln560_5_reg_3823[0:0] == 1'b1) ? 32'd0 : select_ln302_3_fu_3502_p3);

assign select_ln560_fu_2656_p3 = ((icmp_ln560_reg_3577[0:0] == 1'b1) ? 32'd0 : select_ln302_fu_2649_p3);

assign select_ln571_1_fu_1970_p3 = ((icmp_ln571_2_fu_1918_p2[0:0] == 1'b1) ? trunc_ln572_4_reg_3672 : 32'd0);

assign select_ln571_2_fu_2766_p3 = ((icmp_ln571_4_fu_2714_p2[0:0] == 1'b1) ? trunc_ln572_5_reg_3774 : 32'd0);

assign select_ln571_3_fu_3122_p3 = ((icmp_ln571_5_fu_3070_p2[0:0] == 1'b1) ? trunc_ln572_6_reg_3846 : 32'd0);

assign select_ln571_fu_1614_p3 = ((icmp_ln571_fu_1562_p2[0:0] == 1'b1) ? trunc_ln572_reg_3600 : 32'd0);

assign select_ln574_1_fu_1658_p3 = ((and_ln574_1_fu_1652_p2[0:0] == 1'b1) ? select_ln577_fu_1601_p3 : select_ln574_fu_1638_p3);

assign select_ln574_2_fu_1994_p3 = ((and_ln574_2_fu_1988_p2[0:0] == 1'b1) ? trunc_ln575_4_fu_1942_p1 : select_ln571_1_fu_1970_p3);

assign select_ln574_3_fu_2014_p3 = ((and_ln574_3_fu_2008_p2[0:0] == 1'b1) ? select_ln577_4_fu_1957_p3 : select_ln574_2_fu_1994_p3);

assign select_ln574_4_fu_2790_p3 = ((and_ln574_4_fu_2784_p2[0:0] == 1'b1) ? trunc_ln575_5_fu_2738_p1 : select_ln571_2_fu_2766_p3);

assign select_ln574_5_fu_2810_p3 = ((and_ln574_5_fu_2804_p2[0:0] == 1'b1) ? select_ln577_5_fu_2753_p3 : select_ln574_4_fu_2790_p3);

assign select_ln574_6_fu_3146_p3 = ((and_ln574_6_fu_3140_p2[0:0] == 1'b1) ? trunc_ln575_6_fu_3094_p1 : select_ln571_3_fu_3122_p3);

assign select_ln574_7_fu_3166_p3 = ((and_ln574_7_fu_3160_p2[0:0] == 1'b1) ? select_ln577_6_fu_3109_p3 : select_ln574_6_fu_3146_p3);

assign select_ln574_fu_1638_p3 = ((and_ln574_fu_1632_p2[0:0] == 1'b1) ? trunc_ln575_fu_1586_p1 : select_ln571_fu_1614_p3);

assign select_ln577_4_fu_1957_p3 = ((tmp_407_fu_1949_p3[0:0] == 1'b1) ? 32'd4294967295 : 32'd0);

assign select_ln577_5_fu_2753_p3 = ((tmp_415_fu_2745_p3[0:0] == 1'b1) ? 32'd4294967295 : 32'd0);

assign select_ln577_6_fu_3109_p3 = ((tmp_423_fu_3101_p3[0:0] == 1'b1) ? 32'd4294967295 : 32'd0);

assign select_ln577_fu_1601_p3 = ((tmp_399_fu_1593_p3[0:0] == 1'b1) ? 32'd4294967295 : 32'd0);

assign select_ln631_10_fu_2961_p3 = ((icmp_ln631_4_fu_2947_p2[0:0] == 1'b1) ? Range1_all_ones_36_fu_2859_p2 : Range1_all_ones_35_fu_2849_p2);

assign select_ln631_11_fu_3309_p3 = ((icmp_ln631_5_fu_3303_p2[0:0] == 1'b1) ? Range1_all_zeros_15_fu_3285_p2 : Range1_all_ones_37_fu_3205_p2);

assign select_ln631_12_fu_3317_p3 = ((icmp_ln631_5_fu_3303_p2[0:0] == 1'b1) ? Range1_all_ones_38_fu_3215_p2 : Range1_all_ones_37_fu_3205_p2);

assign select_ln631_1_fu_1809_p3 = ((icmp_ln631_fu_1795_p2[0:0] == 1'b1) ? Range1_all_ones_32_fu_1707_p2 : Range1_all_ones_31_fu_1697_p2);

assign select_ln631_4_fu_2157_p3 = ((icmp_ln631_2_fu_2151_p2[0:0] == 1'b1) ? Range1_all_zeros_11_fu_2133_p2 : Range1_all_ones_33_fu_2053_p2);

assign select_ln631_5_fu_2165_p3 = ((icmp_ln631_2_fu_2151_p2[0:0] == 1'b1) ? Range1_all_ones_34_fu_2063_p2 : Range1_all_ones_33_fu_2053_p2);

assign select_ln631_9_fu_2953_p3 = ((icmp_ln631_4_fu_2947_p2[0:0] == 1'b1) ? Range1_all_zeros_13_fu_2929_p2 : Range1_all_ones_35_fu_2849_p2);

assign select_ln631_fu_1801_p3 = ((icmp_ln631_fu_1795_p2[0:0] == 1'b1) ? Range1_all_zeros_9_fu_1777_p2 : Range1_all_ones_31_fu_1697_p2);

assign sext_ln570_1_fu_1915_p1 = sh_amt_4_reg_3666;

assign sext_ln570_2_fu_2711_p1 = sh_amt_5_reg_3768;

assign sext_ln570_3_fu_3067_p1 = sh_amt_6_reg_3840;

assign sext_ln570_fu_1559_p1 = sh_amt_reg_3594;

assign sext_ln607_1_fu_1529_p1 = pos1_4_fu_1523_p2;

assign sext_ln607_2_fu_2427_p1 = pos1_5_fu_2421_p2;

assign sext_ln607_3_fu_2603_p1 = pos1_6_fu_2597_p2;

assign sext_ln607_fu_1353_p1 = pos1_fu_1347_p2;

assign sext_ln624_4_fu_2080_p1 = pos2_4_fu_2035_p2;

assign sext_ln624_5_fu_2876_p1 = pos2_5_fu_2831_p2;

assign sext_ln624_6_fu_3232_p1 = pos2_6_fu_3187_p2;

assign sext_ln624_fu_1724_p1 = pos2_fu_1679_p2;

assign sh_amt_4_fu_1463_p3 = ((icmp_ln570_2_fu_1445_p2[0:0] == 1'b1) ? add_ln570_2_fu_1451_p2 : sub_ln570_2_fu_1457_p2);

assign sh_amt_5_fu_2361_p3 = ((icmp_ln570_5_fu_2343_p2[0:0] == 1'b1) ? add_ln570_4_fu_2349_p2 : sub_ln570_4_fu_2355_p2);

assign sh_amt_6_fu_2537_p3 = ((icmp_ln570_7_fu_2519_p2[0:0] == 1'b1) ? add_ln570_5_fu_2525_p2 : sub_ln570_5_fu_2531_p2);

assign sh_amt_fu_1287_p3 = ((icmp_ln570_fu_1269_p2[0:0] == 1'b1) ? add_ln570_fu_1275_p2 : sub_ln570_fu_1281_p2);

assign shl_ln593_2_fu_1965_p2 = trunc_ln572_4_reg_3672 << sext_ln570_1_fu_1915_p1;

assign shl_ln593_4_fu_2761_p2 = trunc_ln572_5_reg_3774 << sext_ln570_2_fu_2711_p1;

assign shl_ln593_5_fu_3117_p2 = trunc_ln572_6_reg_3846 << sext_ln570_3_fu_3067_p1;

assign shl_ln593_fu_1609_p2 = trunc_ln572_reg_3600 << sext_ln570_fu_1559_p1;

assign sub_ln570_2_fu_1457_p2 = (12'd16 - F2_4_fu_1439_p2);

assign sub_ln570_4_fu_2355_p2 = (12'd16 - F2_5_fu_2337_p2);

assign sub_ln570_5_fu_2531_p2 = (12'd16 - F2_6_fu_2513_p2);

assign sub_ln570_fu_1281_p2 = (12'd16 - F2_fu_1263_p2);

assign tmp_396_fu_671_p3 = ap_sig_allocacmp_j_2[32'd6];

assign tmp_399_fu_1593_p3 = bitcast_ln724_fu_1590_p1[32'd31];

assign tmp_400_fu_1309_p4 = {{F2_fu_1263_p2[11:4]}};

assign tmp_401_fu_1331_p4 = {{add_ln601_fu_1325_p2[11:4]}};

assign tmp_404_fu_1749_p3 = pos2_fu_1679_p2[32'd11];

assign tmp_407_fu_1949_p3 = bitcast_ln724_4_fu_1946_p1[32'd31];

assign tmp_408_fu_1485_p4 = {{F2_4_fu_1439_p2[11:4]}};

assign tmp_409_fu_1507_p4 = {{add_ln601_2_fu_1501_p2[11:4]}};

assign tmp_412_fu_2105_p3 = pos2_4_fu_2035_p2[32'd11];

assign tmp_415_fu_2745_p3 = bitcast_ln724_7_fu_2742_p1[32'd31];

assign tmp_416_fu_2383_p4 = {{F2_5_fu_2337_p2[11:4]}};

assign tmp_417_fu_2405_p4 = {{add_ln601_4_fu_2399_p2[11:4]}};

assign tmp_420_fu_2901_p3 = pos2_5_fu_2831_p2[32'd11];

assign tmp_423_fu_3101_p3 = bitcast_ln724_9_fu_3098_p1[32'd31];

assign tmp_424_fu_2559_p4 = {{F2_6_fu_2513_p2[11:4]}};

assign tmp_425_fu_2581_p4 = {{add_ln601_5_fu_2575_p2[11:4]}};

assign tmp_428_fu_3257_p3 = pos2_6_fu_3187_p2[32'd11];

assign trunc_ln544_4_fu_1377_p1 = ireg_4_fu_1373_p1[62:0];

assign trunc_ln544_5_fu_2275_p1 = ireg_5_fu_2271_p1[62:0];

assign trunc_ln544_6_fu_2451_p1 = ireg_6_fu_2447_p1[62:0];

assign trunc_ln544_fu_1201_p1 = ireg_fu_1197_p1[62:0];

assign trunc_ln554_4_fu_1403_p1 = ireg_4_fu_1373_p1[51:0];

assign trunc_ln554_5_fu_2301_p1 = ireg_5_fu_2271_p1[51:0];

assign trunc_ln554_6_fu_2477_p1 = ireg_6_fu_2447_p1[51:0];

assign trunc_ln554_fu_1227_p1 = ireg_fu_1197_p1[51:0];

assign trunc_ln572_4_fu_1471_p1 = man_V_27_fu_1425_p3[31:0];

assign trunc_ln572_5_fu_2369_p1 = man_V_28_fu_2323_p3[31:0];

assign trunc_ln572_6_fu_2545_p1 = man_V_29_fu_2499_p3[31:0];

assign trunc_ln572_fu_1295_p1 = man_V_fu_1249_p3[31:0];

assign trunc_ln575_4_fu_1942_p1 = ashr_ln575_2_fu_1937_p2[31:0];

assign trunc_ln575_5_fu_2738_p1 = ashr_ln575_4_fu_2733_p2[31:0];

assign trunc_ln575_6_fu_3094_p1 = ashr_ln575_5_fu_3089_p2[31:0];

assign trunc_ln575_fu_1586_p1 = ashr_ln575_fu_1581_p2[31:0];

assign underflow_96_fu_2260_p2 = (xor_ln648_1_fu_2254_p2 & neg_src_96_reg_3637);

assign underflow_97_fu_3056_p2 = (xor_ln648_2_fu_3050_p2 & neg_src_97_reg_3739);

assign underflow_98_fu_3412_p2 = (xor_ln648_3_fu_3406_p2 & neg_src_98_reg_3811);

assign underflow_fu_1904_p2 = (xor_ln648_fu_1898_p2 & neg_src_reg_3565);

assign xor_ln560_1_fu_2681_p2 = (icmp_ln560_2_reg_3649 ^ 1'd1);

assign xor_ln560_2_fu_3440_p2 = (icmp_ln560_4_reg_3751 ^ 1'd1);

assign xor_ln560_3_fu_3487_p2 = (icmp_ln560_5_reg_3823 ^ 1'd1);

assign xor_ln560_fu_2634_p2 = (icmp_ln560_reg_3577 ^ 1'd1);

assign xor_ln571_1_fu_1977_p2 = (icmp_ln571_2_fu_1918_p2 ^ 1'd1);

assign xor_ln571_2_fu_2773_p2 = (icmp_ln571_4_fu_2714_p2 ^ 1'd1);

assign xor_ln571_3_fu_3129_p2 = (icmp_ln571_5_fu_3070_p2 ^ 1'd1);

assign xor_ln571_fu_1621_p2 = (icmp_ln571_fu_1562_p2 ^ 1'd1);

assign xor_ln574_1_fu_2002_p2 = (icmp_ln574_2_fu_1923_p2 ^ 1'd1);

assign xor_ln574_2_fu_2798_p2 = (icmp_ln574_4_fu_2719_p2 ^ 1'd1);

assign xor_ln574_3_fu_3154_p2 = (icmp_ln574_5_fu_3075_p2 ^ 1'd1);

assign xor_ln574_fu_1646_p2 = (icmp_ln574_fu_1567_p2 ^ 1'd1);

assign xor_ln610_1_fu_2173_p2 = (icmp_ln610_4_fu_2048_p2 ^ 1'd1);

assign xor_ln610_2_fu_2969_p2 = (icmp_ln610_8_fu_2844_p2 ^ 1'd1);

assign xor_ln610_3_fu_3325_p2 = (icmp_ln610_10_fu_3200_p2 ^ 1'd1);

assign xor_ln610_fu_1817_p2 = (icmp_ln610_fu_1692_p2 ^ 1'd1);

assign xor_ln647_10_fu_3033_p2 = (neg_src_97_reg_3739 ^ 1'd1);

assign xor_ln647_11_fu_3377_p2 = (deleted_zeros_6_fu_3349_p3 ^ 1'd1);

assign xor_ln647_12_fu_3389_p2 = (neg_src_98_reg_3811 ^ 1'd1);

assign xor_ln647_1_fu_1881_p2 = (neg_src_reg_3565 ^ 1'd1);

assign xor_ln647_4_fu_2225_p2 = (deleted_zeros_4_fu_2197_p3 ^ 1'd1);

assign xor_ln647_5_fu_2237_p2 = (neg_src_96_reg_3637 ^ 1'd1);

assign xor_ln647_9_fu_3021_p2 = (deleted_zeros_5_fu_2993_p3 ^ 1'd1);

assign xor_ln647_fu_1869_p2 = (deleted_zeros_fu_1841_p3 ^ 1'd1);

assign xor_ln648_1_fu_2254_p2 = (or_ln610_5_fu_2219_p2 ^ and_ln648_3_fu_2248_p2);

assign xor_ln648_2_fu_3050_p2 = (or_ln610_8_fu_3015_p2 ^ and_ln648_5_fu_3044_p2);

assign xor_ln648_3_fu_3406_p2 = (or_ln610_11_fu_3371_p2 ^ and_ln648_9_fu_3400_p2);

assign xor_ln648_fu_1898_p2 = (or_ln610_2_fu_1863_p2 ^ and_ln648_fu_1892_p2);

assign zext_ln22_1_fu_3428_p1 = or_ln20_1_fu_3423_p2;

assign zext_ln22_2_fu_3475_p1 = or_ln20_2_fu_3470_p2;

assign zext_ln22_fu_2669_p1 = or_ln20_fu_2664_p2;

assign zext_ln455_2_fu_1399_p1 = exp_tmp_4_fu_1389_p4;

assign zext_ln455_4_fu_2297_p1 = exp_tmp_5_fu_2287_p4;

assign zext_ln455_5_fu_2473_p1 = exp_tmp_6_fu_2463_p4;

assign zext_ln455_fu_1223_p1 = exp_tmp_fu_1213_p4;

assign zext_ln558_4_fu_1415_p1 = p_Result_234_fu_1407_p3;

assign zext_ln558_5_fu_2313_p1 = p_Result_236_fu_2305_p3;

assign zext_ln558_6_fu_2489_p1 = p_Result_238_fu_2481_p3;

assign zext_ln558_fu_1239_p1 = p_Result_s_fu_1231_p3;

assign zext_ln575_4_fu_1933_p1 = $unsigned(sext_ln570_1_fu_1915_p1);

assign zext_ln575_5_fu_2729_p1 = $unsigned(sext_ln570_2_fu_2711_p1);

assign zext_ln575_6_fu_3085_p1 = $unsigned(sext_ln570_3_fu_3067_p1);

assign zext_ln575_fu_1577_p1 = $unsigned(sext_ln570_fu_1559_p1);

assign zext_ln624_4_fu_2084_p1 = $unsigned(sext_ln624_4_fu_2080_p1);

assign zext_ln624_5_fu_2880_p1 = $unsigned(sext_ln624_5_fu_2876_p1);

assign zext_ln624_6_fu_3236_p1 = $unsigned(sext_ln624_6_fu_3232_p1);

assign zext_ln624_fu_1728_p1 = $unsigned(sext_ln624_fu_1724_p1);

endmodule //latnrm_latnrm_Pipeline_VITIS_LOOP_20_1
