
---------- Begin Simulation Statistics ----------
final_tick                                 1173491875                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  57290                       # Simulator instruction rate (inst/s)
host_mem_usage                                5246432                       # Number of bytes of host memory used
host_op_rate                                    60451                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.11                       # Real time elapsed on the host
host_tick_rate                               26279867                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1095044                       # Number of instructions simulated
sim_ops                                       1155475                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000502                       # Number of seconds simulated
sim_ticks                                   502324375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.789569                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   87730                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                87915                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                69                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             87886                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  1                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              13                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               12                       # Number of indirect misses.
system.cpu.branchPred.lookups                   87978                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      26                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            5                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      268249                       # Number of instructions committed
system.cpu.committedOps                        268396                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.996168                       # CPI: cycles per instruction
system.cpu.discardedOps                           220                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions              92948                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             84997                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions             3271                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                           14265                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.333760                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.numCycles                           803719                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  180241     67.15%     67.15% # Class of committed instruction
system.cpu.op_class_0::IntMult                      1      0.00%     67.16% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.16% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.16% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.16% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.16% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.16% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.16% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.16% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.16% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.16% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.16% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.16% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.16% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.16% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.16% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.16% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.16% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.16% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.16% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.16% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.16% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.16% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.16% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.16% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.16% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.16% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.16% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.16% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.16% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.16% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.16% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.16% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.16% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.16% # Class of committed instruction
system.cpu.op_class_0::MemRead                  84886     31.63%     98.78% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  3268      1.22%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   268396                       # Class of committed instruction
system.cpu.tickCycles                          789454                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           34                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          3199                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   1173491875                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   1173491875                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   1173491875                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   1173491875                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                2052                       # Transaction distribution
system.membus.trans_dist::ReadResp               2141                       # Transaction distribution
system.membus.trans_dist::WriteReq               1055                       # Transaction distribution
system.membus.trans_dist::WriteResp              1055                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           12                       # Transaction distribution
system.membus.trans_dist::CleanEvict               14                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 7                       # Transaction distribution
system.membus.trans_dist::ReadExResp                8                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq             71                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            18                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq         3072                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          142                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          142                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           20                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio           16                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         3129                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         3219                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port         6144                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total         6144                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   9505                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port         4544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total         4544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port          640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port         1792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave           81                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total         2545                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  203697                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6280                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001274                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.035672                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6272     99.87%     99.87% # Request fanout histogram
system.membus.snoop_fanout::1                       8      0.13%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                6280                       # Request fanout histogram
system.membus.reqLayer6.occupancy            12271124                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               2.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy               65125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              132156                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               15250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   1173491875                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy             182250                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy           13298650                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              2.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy             356500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   1173491875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   1173491875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   1173491875                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   1173491875                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq         2048                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp         2048                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq         4123                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp         4123                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total        12342                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total           81                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total       196689                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.reqLayer0.occupancy     17100471                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          3.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy     10267000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          2.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   1173491875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   1173491875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   1173491875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   1173491875                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   1173491875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   1173491875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   1173491875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   1173491875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   1173491875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   1173491875                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   1173491875                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq         2048                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp         2048                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq         1024                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp         1024                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples         3087                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0         3087    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total         3087                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy      8073625                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          1.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy     11264000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          2.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   1173491875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   1173491875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   1173491875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   1173491875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   1173491875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   1173491875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   1173491875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   1173491875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   1173491875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   1173491875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0    505681214                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0_dma    130465499                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total    636146713                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0    130465499                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma    260930997                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total    391396496                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0    636146713                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma    391396496                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total   1027543209                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   1173491875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   1173491875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   1173491875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   1173491875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   1173491875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   1173491875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   1173491875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   1173491875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   1173491875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   1173491875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   1173491875                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   1173491875                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   1173491875                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   1173491875                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst         4544                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          640                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total         5184                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst         4544                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total         4544                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst           71                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           10                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total           81                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      9045948                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data      1274077                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       10320025                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      9045948                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      9045948                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      9045948                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data      1274077                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      10320025                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   1173491875                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   1173491875                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   1173491875                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   1173491875                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   1173491875                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   1173491875                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   1173491875                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   1173491875                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   1173491875                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   1173491875                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   1173491875                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   1173491875                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   1173491875                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   1173491875                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma       131072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             132096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          768                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.canny_non_max0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           66304                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2064                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           12                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.canny_non_max0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1036                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma    260930997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2038523                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             262969520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1528893                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.canny_non_max0_dma    130465499                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            131994391                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1528893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma    391396496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2038523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            394963912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        12.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        14.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000990294750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           28                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           28                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                4320                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1049                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2063                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1036                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2063                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1036                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                71                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                65                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                68                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                60                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                55                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                67                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                65                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               72                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               65                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               72                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.81                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      17.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     64642055                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   10310000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               118769555                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31349.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57599.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1918                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     964                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.02                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.05                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2063                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1036                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1739                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      77                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      68                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      68                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          225                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    884.906667                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   767.801617                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   297.440203                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127            8      3.56%      3.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           13      5.78%      9.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            5      2.22%     11.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            6      2.67%     14.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            8      3.56%     17.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            2      0.89%     18.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            2      0.89%     19.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      0.89%     20.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          179     79.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          225                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           28                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      74.107143                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    272.121479                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             26     92.86%     92.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1055            2      7.14%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            28                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           28                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      37.285714                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     34.794560                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     17.152599                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19             1      3.57%      3.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             3     10.71%     14.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             5     17.86%     32.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             1      3.57%     35.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             9     32.14%     67.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             1      3.57%     71.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             1      3.57%     75.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             1      3.57%     78.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             1      3.57%     82.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             1      3.57%     85.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             1      3.57%     89.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-61             1      3.57%     92.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-77             1      3.57%     96.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::102-103            1      3.57%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            28                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 131968                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   66816                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  132032                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                66304                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       262.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       133.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    262.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    131.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     501963750                       # Total gap between requests
system.mem_ctrls.avgGap                     161976.04                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma       131072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data          896                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         2240                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.canny_non_max0_dma        64576                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 260930997.027568101883                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1783707.987493141321                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4459269.968732853420                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.canny_non_max0_dma 128554382.812898546457                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         2048                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           15                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           12                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma    118017805                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data       751750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   8697236125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.canny_non_max0_dma    304807250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     57625.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     50116.67                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 724769677.08                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.canny_non_max0_dma    297663.33                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    431130375                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     27300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     47129500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   1173491875                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON      1173491875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1173491875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       261775                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           261775                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       261775                       # number of overall hits
system.cpu.icache.overall_hits::total          261775                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           71                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             71                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           71                       # number of overall misses
system.cpu.icache.overall_misses::total            71                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      3085625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3085625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      3085625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3085625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       261846                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       261846                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       261846                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       261846                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000271                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000271                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000271                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000271                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43459.507042                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43459.507042                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43459.507042                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43459.507042                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst           71                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           71                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           71                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           71                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      2974000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2974000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      2974000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2974000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000271                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000271                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000271                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000271                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41887.323944                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41887.323944                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41887.323944                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41887.323944                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       261775                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          261775                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           71                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            71                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      3085625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3085625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       261846                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       261846                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000271                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000271                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43459.507042                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43459.507042                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           71                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           71                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      2974000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2974000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000271                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000271                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41887.323944                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41887.323944                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1173491875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           108.345767                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   108.345767                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.211613                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.211613                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          126                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           70                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.246094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            523763                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           523763                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1173491875                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   1173491875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1173491875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        85046                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            85046                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        85046                       # number of overall hits
system.cpu.dcache.overall_hits::total           85046                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           30                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             30                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           30                       # number of overall misses
system.cpu.dcache.overall_misses::total            30                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2105375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2105375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2105375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2105375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        85076                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        85076                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        85076                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        85076                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000353                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000353                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000353                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000353                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 70179.166667                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70179.166667                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 70179.166667                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70179.166667                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           12                       # number of writebacks
system.cpu.dcache.writebacks::total                12                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data            5                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            5                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           25                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           25                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data           35                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total           35                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1745000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1745000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1745000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1745000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data        86625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total        86625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000294                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000294                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000294                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000294                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data        69800                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total        69800                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data        69800                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total        69800                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data         2475                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total         2475                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                     26                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        84893                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           84893                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           18                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            18                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      1180000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      1180000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        84911                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        84911                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000212                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000212                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 65555.555556                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65555.555556                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           18                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           18                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data            4                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total            4                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1153375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1153375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data        86625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total        86625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000212                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000212                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64076.388889                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64076.388889                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21656.250000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21656.250000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data          153                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            153                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           12                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       925375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       925375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data          165                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          165                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.072727                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.072727                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77114.583333                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77114.583333                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            7                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           31                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           31                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       591625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       591625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.042424                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.042424                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 84517.857143                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84517.857143                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data         3072                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total         3072                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data     31808999                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total     31808999                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10354.491862                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10354.491862                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1173491875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                 405                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                26                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.576923                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          507                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            352618                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           352618                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1173491875                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   1173491875                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1173507500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  56989                       # Simulator instruction rate (inst/s)
host_mem_usage                                5247488                       # Number of bytes of host memory used
host_op_rate                                    60134                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.22                       # Real time elapsed on the host
host_tick_rate                               26142690                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1095052                       # Number of instructions simulated
sim_ops                                       1155489                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000502                       # Number of seconds simulated
sim_ticks                                   502340000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.788437                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   87731                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                87917                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  3                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                70                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             87887                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  1                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              14                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               13                       # Number of indirect misses.
system.cpu.branchPred.lookups                   87981                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      27                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            5                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      268257                       # Number of instructions committed
system.cpu.committedOps                        268410                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.996172                       # CPI: cycles per instruction
system.cpu.discardedOps                           223                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions              92956                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             84998                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions             3274                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                           14266                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.333759                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.numCycles                           803744                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  180248     67.15%     67.15% # Class of committed instruction
system.cpu.op_class_0::IntMult                      1      0.00%     67.15% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.15% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.15% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.15% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.15% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.15% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.15% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.15% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.15% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.15% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.15% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.15% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.15% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.15% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.15% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.15% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.15% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.15% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.15% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.15% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.15% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.15% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.15% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.15% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.15% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.15% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.15% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.15% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.15% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.15% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.15% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.15% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.15% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.15% # Class of committed instruction
system.cpu.op_class_0::MemRead                  84892     31.63%     98.78% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  3268      1.22%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   268410                       # Class of committed instruction
system.cpu.tickCycles                          789478                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           34                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          3199                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   1173507500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   1173507500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   1173507500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   1173507500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                2052                       # Transaction distribution
system.membus.trans_dist::ReadResp               2141                       # Transaction distribution
system.membus.trans_dist::WriteReq               1055                       # Transaction distribution
system.membus.trans_dist::WriteResp              1055                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           12                       # Transaction distribution
system.membus.trans_dist::CleanEvict               14                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 7                       # Transaction distribution
system.membus.trans_dist::ReadExResp                8                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq             71                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            18                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq         3072                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          142                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          142                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           20                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio           16                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         3129                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         3219                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port         6144                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total         6144                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   9505                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port         4544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total         4544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port          640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port         1792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave           81                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total         2545                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  203697                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6280                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001274                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.035672                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6272     99.87%     99.87% # Request fanout histogram
system.membus.snoop_fanout::1                       8      0.13%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                6280                       # Request fanout histogram
system.membus.reqLayer6.occupancy            12271124                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               2.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy               65125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              132156                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               15250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   1173507500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy             182250                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy           13298650                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              2.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy             356500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   1173507500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   1173507500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   1173507500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   1173507500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq         2048                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp         2048                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq         4123                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp         4123                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total        12342                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total           81                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total       196689                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.reqLayer0.occupancy     17100471                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          3.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy     10267000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          2.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   1173507500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   1173507500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   1173507500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   1173507500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   1173507500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   1173507500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   1173507500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   1173507500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   1173507500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   1173507500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   1173507500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq         2048                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp         2048                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq         1024                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp         1024                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples         3087                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0         3087    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total         3087                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy      8073625                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          1.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy     11264000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          2.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   1173507500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   1173507500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   1173507500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   1173507500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   1173507500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   1173507500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   1173507500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   1173507500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   1173507500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   1173507500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0    505665486                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0_dma    130461440                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total    636126926                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0    130461440                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma    260922881                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total    391384321                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0    636126926                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma    391384321                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total   1027511247                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   1173507500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   1173507500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   1173507500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   1173507500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   1173507500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   1173507500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   1173507500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   1173507500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   1173507500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   1173507500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   1173507500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   1173507500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   1173507500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   1173507500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst         4544                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          640                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total         5184                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst         4544                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total         4544                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst           71                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           10                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total           81                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      9045666                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data      1274038                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       10319704                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      9045666                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      9045666                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      9045666                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data      1274038                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      10319704                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   1173507500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   1173507500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   1173507500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   1173507500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   1173507500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   1173507500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   1173507500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   1173507500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   1173507500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   1173507500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   1173507500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   1173507500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   1173507500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   1173507500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma       131072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             132096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          768                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.canny_non_max0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           66304                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2064                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           12                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.canny_non_max0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1036                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma    260922881                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2038460                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             262961341                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1528845                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.canny_non_max0_dma    130461440                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            131990285                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1528845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma    391384321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2038460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            394951626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        12.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        14.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000990294750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           28                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           28                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                4320                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1049                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2063                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1036                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2063                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1036                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                71                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                65                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                68                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                60                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                55                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                67                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                65                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               72                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               65                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               72                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.81                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      17.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     64642055                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   10310000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               118769555                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31349.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57599.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1918                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     964                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.02                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.05                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2063                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1036                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1739                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      77                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      68                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      68                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          225                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    884.906667                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   767.801617                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   297.440203                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127            8      3.56%      3.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           13      5.78%      9.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            5      2.22%     11.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            6      2.67%     14.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            8      3.56%     17.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            2      0.89%     18.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            2      0.89%     19.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      0.89%     20.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          179     79.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          225                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           28                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      74.107143                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    272.121479                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             26     92.86%     92.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1055            2      7.14%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            28                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           28                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      37.285714                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     34.794560                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     17.152599                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19             1      3.57%      3.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             3     10.71%     14.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             5     17.86%     32.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             1      3.57%     35.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             9     32.14%     67.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             1      3.57%     71.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             1      3.57%     75.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             1      3.57%     78.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             1      3.57%     82.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             1      3.57%     85.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             1      3.57%     89.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-61             1      3.57%     92.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-77             1      3.57%     96.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::102-103            1      3.57%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            28                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 131968                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   66816                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  132032                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                66304                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       262.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       133.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    262.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    131.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     501963750                       # Total gap between requests
system.mem_ctrls.avgGap                     161976.04                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma       131072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data          896                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         2240                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.canny_non_max0_dma        64576                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 260922880.917307019234                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1783652.506270653335                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4459131.265676633455                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.canny_non_max0_dma 128550384.201934948564                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         2048                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           15                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           12                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma    118017805                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data       751750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   8697236125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.canny_non_max0_dma    304807250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     57625.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     50116.67                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 724769677.08                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.canny_non_max0_dma    297663.33                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    431130375                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     27300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     47145125                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   1173507500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON      1173507500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1173507500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       261782                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           261782                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       261782                       # number of overall hits
system.cpu.icache.overall_hits::total          261782                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           71                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             71                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           71                       # number of overall misses
system.cpu.icache.overall_misses::total            71                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      3085625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3085625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      3085625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3085625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       261853                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       261853                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       261853                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       261853                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000271                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000271                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000271                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000271                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43459.507042                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43459.507042                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43459.507042                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43459.507042                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst           71                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           71                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           71                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           71                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      2974000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2974000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      2974000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2974000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000271                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000271                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000271                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000271                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41887.323944                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41887.323944                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41887.323944                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41887.323944                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       261782                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          261782                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           71                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            71                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      3085625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3085625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       261853                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       261853                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000271                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000271                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43459.507042                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43459.507042                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           71                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           71                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      2974000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2974000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000271                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000271                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41887.323944                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41887.323944                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1173507500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           108.346316                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              488377                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               126                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3876.007937                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   108.346316                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.211614                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.211614                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          126                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           70                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.246094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            523777                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           523777                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1173507500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   1173507500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1173507500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        85053                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            85053                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        85053                       # number of overall hits
system.cpu.dcache.overall_hits::total           85053                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           31                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             31                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           31                       # number of overall misses
system.cpu.dcache.overall_misses::total            31                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2105375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2105375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2105375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2105375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        85084                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        85084                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        85084                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        85084                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000364                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000364                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000364                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000364                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 67915.322581                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67915.322581                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 67915.322581                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67915.322581                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           12                       # number of writebacks
system.cpu.dcache.writebacks::total                12                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data            5                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            5                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           26                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           26                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           26                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           26                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data           35                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total           35                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1745000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1745000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1745000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1745000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data        86625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total        86625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000306                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000306                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000306                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000306                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67115.384615                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67115.384615                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67115.384615                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67115.384615                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data         2475                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total         2475                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                     26                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        84900                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           84900                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           19                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            19                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      1180000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      1180000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        84919                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        84919                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000224                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000224                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 62105.263158                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62105.263158                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           19                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           19                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data            4                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total            4                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1153375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1153375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data        86625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total        86625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000224                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000224                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 60703.947368                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60703.947368                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21656.250000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21656.250000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data          153                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            153                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           12                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       925375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       925375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data          165                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          165                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.072727                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.072727                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77114.583333                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77114.583333                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            7                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           31                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           31                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       591625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       591625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.042424                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.042424                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 84517.857143                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84517.857143                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data         3072                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total         3072                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data     31808999                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total     31808999                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10354.491862                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10354.491862                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1173507500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              109937                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               538                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            204.343866                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          507                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            352650                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           352650                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1173507500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   1173507500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
