Analysis & Synthesis report for top
Fri Oct 13 15:10:56 2023
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Registers Packed Into Inferred Megafunctions
 12. Source assignments for gol:board|altshift_taps:fifo_rtl_0|shift_taps_42n:auto_generated|altsyncram_a291:altsyncram2
 13. Source assignments for gol:board|altshift_taps:row1_rtl_0|shift_taps_ctm:auto_generated|altsyncram_8o81:altsyncram2
 14. Parameter Settings for User Entity Instance: Top-level Entity: |top
 15. Parameter Settings for User Entity Instance: gol:board
 16. Parameter Settings for Inferred Entity Instance: gol:board|altshift_taps:fifo_rtl_0
 17. Parameter Settings for Inferred Entity Instance: gol:board|altshift_taps:row1_rtl_0
 18. altshift_taps Parameter Settings by Entity Instance
 19. Port Connectivity Checks: "gol:board|random:lfsr"
 20. Post-Synthesis Netlist Statistics for Top Partition
 21. Elapsed Time Per Partition
 22. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Oct 13 15:10:56 2023       ;
; Quartus Prime Version              ; 21.1.1 Build 850 06/23/2022 SJ Lite Edition ;
; Revision Name                      ; top                                         ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; Cyclone IV GX                               ;
; Total logic elements               ; 242                                         ;
;     Total combinational functions  ; 209                                         ;
;     Dedicated logic registers      ; 90                                          ;
; Total registers                    ; 90                                          ;
; Total pins                         ; 34                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 307,827                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total GXB Receiver Channel PCS     ; 0                                           ;
; Total GXB Receiver Channel PMA     ; 0                                           ;
; Total GXB Transmitter Channel PCS  ; 0                                           ;
; Total GXB Transmitter Channel PMA  ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CGX150DF31C7    ;                    ;
; Top-level entity name                                            ; top                ; top                ;
; Family name                                                      ; Cyclone IV GX      ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                               ;
+-----------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path        ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                    ; Library ;
+-----------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+---------+
; ../../../__BUILD-RISC-V/hwtest/vga.v    ; yes             ; User Verilog HDL File        ; /home/esl/Workspace/__BUILD-RISC-V/hwtest/vga.v                                 ;         ;
; ../../../__BUILD-RISC-V/hwtest/top.v    ; yes             ; User Verilog HDL File        ; /home/esl/Workspace/__BUILD-RISC-V/hwtest/top.v                                 ;         ;
; ../../../__BUILD-RISC-V/hwtest/random.v ; yes             ; User Verilog HDL File        ; /home/esl/Workspace/__BUILD-RISC-V/hwtest/random.v                              ;         ;
; ../../../__BUILD-RISC-V/hwtest/gol.v    ; yes             ; User Verilog HDL File        ; /home/esl/Workspace/__BUILD-RISC-V/hwtest/gol.v                                 ;         ;
; altshift_taps.tdf                       ; yes             ; Megafunction                 ; /home/esl/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altshift_taps.tdf ;         ;
; altdpram.inc                            ; yes             ; Megafunction                 ; /home/esl/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altdpram.inc      ;         ;
; lpm_counter.inc                         ; yes             ; Megafunction                 ; /home/esl/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_counter.inc   ;         ;
; lpm_compare.inc                         ; yes             ; Megafunction                 ; /home/esl/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_compare.inc   ;         ;
; lpm_constant.inc                        ; yes             ; Megafunction                 ; /home/esl/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_constant.inc  ;         ;
; db/shift_taps_42n.tdf                   ; yes             ; Auto-Generated Megafunction  ; /home/esl/Workspace/BUILD-RISC-V/hwtest/de2i150/db/shift_taps_42n.tdf           ;         ;
; db/altsyncram_a291.tdf                  ; yes             ; Auto-Generated Megafunction  ; /home/esl/Workspace/BUILD-RISC-V/hwtest/de2i150/db/altsyncram_a291.tdf          ;         ;
; db/decode_b2b.tdf                       ; yes             ; Auto-Generated Megafunction  ; /home/esl/Workspace/BUILD-RISC-V/hwtest/de2i150/db/decode_b2b.tdf               ;         ;
; db/mux_ksb.tdf                          ; yes             ; Auto-Generated Megafunction  ; /home/esl/Workspace/BUILD-RISC-V/hwtest/de2i150/db/mux_ksb.tdf                  ;         ;
; db/cntr_t6g.tdf                         ; yes             ; Auto-Generated Megafunction  ; /home/esl/Workspace/BUILD-RISC-V/hwtest/de2i150/db/cntr_t6g.tdf                 ;         ;
; db/cmpr_amc.tdf                         ; yes             ; Auto-Generated Megafunction  ; /home/esl/Workspace/BUILD-RISC-V/hwtest/de2i150/db/cmpr_amc.tdf                 ;         ;
; db/shift_taps_ctm.tdf                   ; yes             ; Auto-Generated Megafunction  ; /home/esl/Workspace/BUILD-RISC-V/hwtest/de2i150/db/shift_taps_ctm.tdf           ;         ;
; db/altsyncram_8o81.tdf                  ; yes             ; Auto-Generated Megafunction  ; /home/esl/Workspace/BUILD-RISC-V/hwtest/de2i150/db/altsyncram_8o81.tdf          ;         ;
; db/cntr_r1g.tdf                         ; yes             ; Auto-Generated Megafunction  ; /home/esl/Workspace/BUILD-RISC-V/hwtest/de2i150/db/cntr_r1g.tdf                 ;         ;
; db/cmpr_1mc.tdf                         ; yes             ; Auto-Generated Megafunction  ; /home/esl/Workspace/BUILD-RISC-V/hwtest/de2i150/db/cmpr_1mc.tdf                 ;         ;
+-----------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 34               ;
; Total memory bits        ; 307827           ;
;                          ;                  ;
; DSP block 9-bit elements ; 0                ;
;                          ;                  ;
; Maximum fan-out node     ; VGA_CLK~reg0     ;
; Maximum fan-out          ; 131              ;
; Total fan-out            ; 1595             ;
; Average fan-out          ; 3.92             ;
+--------------------------+------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                  ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |top                                      ; 209 (4)             ; 90 (1)                    ; 307827      ; 0            ; 0       ; 0         ; 0         ; 34   ; 0            ; |top                                                                                                                 ; top             ; work         ;
;    |gol:board|                            ; 164 (16)            ; 66 (8)                    ; 307827      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|gol:board                                                                                                       ; gol             ; work         ;
;       |altshift_taps:fifo_rtl_0|          ; 122 (0)             ; 31 (0)                    ; 306555      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|gol:board|altshift_taps:fifo_rtl_0                                                                              ; altshift_taps   ; work         ;
;          |shift_taps_42n:auto_generated|  ; 122 (0)             ; 31 (0)                    ; 306555      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|gol:board|altshift_taps:fifo_rtl_0|shift_taps_42n:auto_generated                                                ; shift_taps_42n  ; work         ;
;             |altsyncram_a291:altsyncram2| ; 81 (0)              ; 12 (12)                   ; 306555      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|gol:board|altshift_taps:fifo_rtl_0|shift_taps_42n:auto_generated|altsyncram_a291:altsyncram2                    ; altsyncram_a291 ; work         ;
;                |decode_b2b:decode4|       ; 49 (49)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|gol:board|altshift_taps:fifo_rtl_0|shift_taps_42n:auto_generated|altsyncram_a291:altsyncram2|decode_b2b:decode4 ; decode_b2b      ; work         ;
;                |mux_ksb:mux5|             ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|gol:board|altshift_taps:fifo_rtl_0|shift_taps_42n:auto_generated|altsyncram_a291:altsyncram2|mux_ksb:mux5       ; mux_ksb         ; work         ;
;             |cntr_t6g:cntr1|              ; 41 (41)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|gol:board|altshift_taps:fifo_rtl_0|shift_taps_42n:auto_generated|cntr_t6g:cntr1                                 ; cntr_t6g        ; work         ;
;       |altshift_taps:row1_rtl_0|          ; 25 (0)              ; 10 (0)                    ; 1272        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|gol:board|altshift_taps:row1_rtl_0                                                                              ; altshift_taps   ; work         ;
;          |shift_taps_ctm:auto_generated|  ; 25 (0)              ; 10 (0)                    ; 1272        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|gol:board|altshift_taps:row1_rtl_0|shift_taps_ctm:auto_generated                                                ; shift_taps_ctm  ; work         ;
;             |altsyncram_8o81:altsyncram2| ; 0 (0)               ; 0 (0)                     ; 1272        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|gol:board|altshift_taps:row1_rtl_0|shift_taps_ctm:auto_generated|altsyncram_8o81:altsyncram2                    ; altsyncram_8o81 ; work         ;
;             |cntr_r1g:cntr1|              ; 25 (22)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|gol:board|altshift_taps:row1_rtl_0|shift_taps_ctm:auto_generated|cntr_r1g:cntr1                                 ; cntr_r1g        ; work         ;
;                |cmpr_1mc:cmpr4|           ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|gol:board|altshift_taps:row1_rtl_0|shift_taps_ctm:auto_generated|cntr_r1g:cntr1|cmpr_1mc:cmpr4                  ; cmpr_1mc        ; work         ;
;       |random:lfsr|                       ; 1 (1)               ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|gol:board|random:lfsr                                                                                           ; random          ; work         ;
;    |vga:video|                            ; 41 (41)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|vga:video                                                                                                       ; vga             ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+---------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; gol:board|altshift_taps:fifo_rtl_0|shift_taps_42n:auto_generated|altsyncram_a291:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 306555       ; 1            ; 306555       ; 1            ; 306555 ; None ;
; gol:board|altshift_taps:row1_rtl_0|shift_taps_ctm:auto_generated|altsyncram_8o81:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 636          ; 2            ; 636          ; 2            ; 1272   ; None ;
+---------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+---------------------------------------------------------------------+
; Registers Removed During Synthesis                                  ;
+---------------------------------------+-----------------------------+
; Register name                         ; Reason for Removal          ;
+---------------------------------------+-----------------------------+
; gol:board|fifo[0]                     ; Merged with gol:board|pixel ;
; Total Number of Removed Registers = 1 ;                             ;
+---------------------------------------+-----------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 90    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 59    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                  ;
+---------------------------+----------------------+------------+
; Register Name             ; Megafunction         ; Type       ;
+---------------------------+----------------------+------------+
; gol:board|fifo[1..306557] ; gol:board|fifo_rtl_0 ; SHIFT_TAPS ;
; gol:board|row1[0..637]    ; gol:board|row1_rtl_0 ; SHIFT_TAPS ;
; gol:board|row2[0..637]    ; gol:board|row1_rtl_0 ; SHIFT_TAPS ;
+---------------------------+----------------------+------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for gol:board|altshift_taps:fifo_rtl_0|shift_taps_42n:auto_generated|altsyncram_a291:altsyncram2 ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for gol:board|altshift_taps:row1_rtl_0|shift_taps_ctm:auto_generated|altsyncram_8o81:altsyncram2 ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |top ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; VGA_BITS       ; 8     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: gol:board ;
+----------------+--------+------------------------------+
; Parameter Name ; Value  ; Type                         ;
+----------------+--------+------------------------------+
; rowsize        ; 637    ; Signed Integer               ;
; fifosize       ; 306557 ; Signed Integer               ;
+----------------+--------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: gol:board|altshift_taps:fifo_rtl_0 ;
+----------------+----------------+---------------------------------------------------+
; Parameter Name ; Value          ; Type                                              ;
+----------------+----------------+---------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                           ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                           ;
; TAP_DISTANCE   ; 306557         ; Untyped                                           ;
; WIDTH          ; 1              ; Untyped                                           ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                           ;
; CBXI_PARAMETER ; shift_taps_42n ; Untyped                                           ;
+----------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: gol:board|altshift_taps:row1_rtl_0 ;
+----------------+----------------+---------------------------------------------------+
; Parameter Name ; Value          ; Type                                              ;
+----------------+----------------+---------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                           ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                           ;
; TAP_DISTANCE   ; 638            ; Untyped                                           ;
; WIDTH          ; 2              ; Untyped                                           ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                           ;
; CBXI_PARAMETER ; shift_taps_ctm ; Untyped                                           ;
+----------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance             ;
+----------------------------+------------------------------------+
; Name                       ; Value                              ;
+----------------------------+------------------------------------+
; Number of entity instances ; 2                                  ;
; Entity Instance            ; gol:board|altshift_taps:fifo_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                  ;
;     -- TAP_DISTANCE        ; 306557                             ;
;     -- WIDTH               ; 1                                  ;
; Entity Instance            ; gol:board|altshift_taps:row1_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                  ;
;     -- TAP_DISTANCE        ; 638                                ;
;     -- WIDTH               ; 2                                  ;
+----------------------------+------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gol:board|random:lfsr"                                                                     ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; lfsr[30..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 34                          ;
; cycloneiii_ff         ; 90                          ;
;     ENA               ; 59                          ;
;     plain             ; 31                          ;
; cycloneiii_lcell_comb ; 211                         ;
;     arith             ; 50                          ;
;         2 data inputs ; 48                          ;
;         3 data inputs ; 2                           ;
;     normal            ; 161                         ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 37                          ;
;         3 data inputs ; 19                          ;
;         4 data inputs ; 97                          ;
; cycloneiii_ram_block  ; 40                          ;
;                       ;                             ;
; Max LUT depth         ; 8.20                        ;
; Average LUT depth     ; 3.96                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:30     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
    Info: Processing started: Fri Oct 13 15:09:28 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off gol -c top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /home/esl/Workspace/__BUILD-RISC-V/hwtest/vga.v
    Info (12023): Found entity 1: vga File: /home/esl/Workspace/__BUILD-RISC-V/hwtest/vga.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/esl/Workspace/__BUILD-RISC-V/hwtest/top.v
    Info (12023): Found entity 1: top File: /home/esl/Workspace/__BUILD-RISC-V/hwtest/top.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file /home/esl/Workspace/__BUILD-RISC-V/hwtest/random.v
    Info (12023): Found entity 1: random File: /home/esl/Workspace/__BUILD-RISC-V/hwtest/random.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/esl/Workspace/__BUILD-RISC-V/hwtest/gol.v
    Info (12023): Found entity 1: gol File: /home/esl/Workspace/__BUILD-RISC-V/hwtest/gol.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at top.v(28): created implicit net for "VGA_PIXEL" File: /home/esl/Workspace/__BUILD-RISC-V/hwtest/top.v Line: 28
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "vga" for hierarchy "vga:video" File: /home/esl/Workspace/__BUILD-RISC-V/hwtest/top.v Line: 27
Info (12128): Elaborating entity "gol" for hierarchy "gol:board" File: /home/esl/Workspace/__BUILD-RISC-V/hwtest/top.v Line: 28
Warning (10202): Verilog HDL Declaration warning at gol.v(11): vector has more than 2**16 bits File: /home/esl/Workspace/__BUILD-RISC-V/hwtest/gol.v Line: 11
Warning (10202): Verilog HDL Declaration warning at gol.v(30): vector has more than 2**16 bits File: /home/esl/Workspace/__BUILD-RISC-V/hwtest/gol.v Line: 30
Info (12128): Elaborating entity "random" for hierarchy "gol:board|random:lfsr" File: /home/esl/Workspace/__BUILD-RISC-V/hwtest/gol.v Line: 8
Info (19000): Inferred 2 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "gol:board|fifo_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 306557
        Info (286033): Parameter WIDTH set to 1
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "gol:board|row1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 638
        Info (286033): Parameter WIDTH set to 2
Info (12130): Elaborated megafunction instantiation "gol:board|altshift_taps:fifo_rtl_0"
Info (12133): Instantiated megafunction "gol:board|altshift_taps:fifo_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "306557"
    Info (12134): Parameter "WIDTH" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_42n.tdf
    Info (12023): Found entity 1: shift_taps_42n File: /home/esl/Workspace/BUILD-RISC-V/hwtest/de2i150/db/shift_taps_42n.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a291.tdf
    Info (12023): Found entity 1: altsyncram_a291 File: /home/esl/Workspace/BUILD-RISC-V/hwtest/de2i150/db/altsyncram_a291.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_b2b.tdf
    Info (12023): Found entity 1: decode_b2b File: /home/esl/Workspace/BUILD-RISC-V/hwtest/de2i150/db/decode_b2b.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ksb.tdf
    Info (12023): Found entity 1: mux_ksb File: /home/esl/Workspace/BUILD-RISC-V/hwtest/de2i150/db/mux_ksb.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_t6g.tdf
    Info (12023): Found entity 1: cntr_t6g File: /home/esl/Workspace/BUILD-RISC-V/hwtest/de2i150/db/cntr_t6g.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_amc.tdf
    Info (12023): Found entity 1: cmpr_amc File: /home/esl/Workspace/BUILD-RISC-V/hwtest/de2i150/db/cmpr_amc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "gol:board|altshift_taps:row1_rtl_0"
Info (12133): Instantiated megafunction "gol:board|altshift_taps:row1_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "638"
    Info (12134): Parameter "WIDTH" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_ctm.tdf
    Info (12023): Found entity 1: shift_taps_ctm File: /home/esl/Workspace/BUILD-RISC-V/hwtest/de2i150/db/shift_taps_ctm.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8o81.tdf
    Info (12023): Found entity 1: altsyncram_8o81 File: /home/esl/Workspace/BUILD-RISC-V/hwtest/de2i150/db/altsyncram_8o81.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_r1g.tdf
    Info (12023): Found entity 1: cntr_r1g File: /home/esl/Workspace/BUILD-RISC-V/hwtest/de2i150/db/cntr_r1g.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_1mc.tdf
    Info (12023): Found entity 1: cmpr_1mc File: /home/esl/Workspace/BUILD-RISC-V/hwtest/de2i150/db/cmpr_1mc.tdf Line: 23
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_BLANK_N" is stuck at VCC File: /home/esl/Workspace/__BUILD-RISC-V/hwtest/top.v Line: 19
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: /home/esl/Workspace/__BUILD-RISC-V/hwtest/top.v Line: 19
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 317 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 29 output pins
    Info (21061): Implemented 243 logic cells
    Info (21064): Implemented 40 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 1681 megabytes
    Info: Processing ended: Fri Oct 13 15:10:56 2023
    Info: Elapsed time: 00:01:28
    Info: Total CPU time (on all processors): 00:01:36


