

================================================================
== Vitis HLS Report for 'ipv4_lshiftWordByOctet_64_2_s'
================================================================
* Date:           Tue Aug 15 18:30:01 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        rocev2_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx690t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.40 ns|  4.539 ns|     1.73 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  6.400 ns|  6.400 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.53>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_shift2ipv4Fifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_shift2ipv4Fifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_shift2ipv4Fifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_udp2ipFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_udp2ipFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_udp2ipFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_udp2ipFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_shift2ipv4Fifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln1233 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:1233]   --->   Operation 11 'specpipeline' 'specpipeline_ln1233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%ls_writeRemainder_2_load = load i1 %ls_writeRemainder_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:1247]   --->   Operation 12 'load' 'ls_writeRemainder_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Val2_s = load i64 %prevWord_data_V_2"   --->   Operation 13 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_Val2_18 = load i8 %prevWord_keep_V_1"   --->   Operation 14 'load' 'p_Val2_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln1247 = br i1 %ls_writeRemainder_2_load, void %if.else.i, void %if.then.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:1247]   --->   Operation 15 'br' 'br_ln1247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_171_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %tx_udp2ipFifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:1258]   --->   Operation 16 'nbreadreq' 'tmp_171_i' <Predicate = (!ls_writeRemainder_2_load)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln1258 = br i1 %tmp_171_i, void %if.end114.i, void %if.then22.i_ifconv" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:1258]   --->   Operation 17 'br' 'br_ln1258' <Predicate = (!ls_writeRemainder_2_load)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (2.33ns)   --->   "%tx_udp2ipFifo_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %tx_udp2ipFifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:1260]   --->   Operation 18 'read' 'tx_udp2ipFifo_read' <Predicate = (!ls_writeRemainder_2_load & tmp_171_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%currWord_data_V = trunc i128 %tx_udp2ipFifo_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:1260]   --->   Operation 19 'trunc' 'currWord_data_V' <Predicate = (!ls_writeRemainder_2_load & tmp_171_i)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%currWord_keep_V = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %tx_udp2ipFifo_read, i32 64, i32 71" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:1260]   --->   Operation 20 'partselect' 'currWord_keep_V' <Predicate = (!ls_writeRemainder_2_load & tmp_171_i)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%currWord_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %tx_udp2ipFifo_read, i128 72" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:1260]   --->   Operation 21 'bitselect' 'currWord_last_V' <Predicate = (!ls_writeRemainder_2_load & tmp_171_i)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln628 = trunc i128 %tx_udp2ipFifo_read"   --->   Operation 22 'trunc' 'trunc_ln628' <Predicate = (!ls_writeRemainder_2_load & tmp_171_i)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_173_i7 = partselect i4 @_ssdm_op_PartSelect.i4.i128.i32.i32, i128 %tx_udp2ipFifo_read, i32 64, i32 67"   --->   Operation 23 'partselect' 'tmp_173_i7' <Predicate = (!ls_writeRemainder_2_load & tmp_171_i)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_174_i8 = partselect i4 @_ssdm_op_PartSelect.i4.i128.i32.i32, i128 %tx_udp2ipFifo_read, i32 68, i32 71"   --->   Operation 24 'partselect' 'tmp_174_i8' <Predicate = (!ls_writeRemainder_2_load & tmp_171_i)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.87ns)   --->   "%sendWord_last_V = icmp_eq  i4 %tmp_174_i8, i4 0"   --->   Operation 25 'icmp' 'sendWord_last_V' <Predicate = (!ls_writeRemainder_2_load & tmp_171_i)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%store_ln1290 = store i64 %currWord_data_V, i64 %prevWord_data_V_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:1290]   --->   Operation 26 'store' 'store_ln1290' <Predicate = (!ls_writeRemainder_2_load & tmp_171_i)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%store_ln1290 = store i8 %currWord_keep_V, i8 %prevWord_keep_V_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:1290]   --->   Operation 27 'store' 'store_ln1290' <Predicate = (!ls_writeRemainder_2_load & tmp_171_i)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.84ns)   --->   "%br_ln1292 = br i1 %currWord_last_V, void %mergeST.i, void %if.then109.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:1292]   --->   Operation 28 'br' 'br_ln1292' <Predicate = (!ls_writeRemainder_2_load & tmp_171_i)> <Delay = 0.84>
ST_1 : Operation 29 [1/1] (0.48ns)   --->   "%xor_ln901 = xor i1 %sendWord_last_V, i1 1"   --->   Operation 29 'xor' 'xor_ln901' <Predicate = (!ls_writeRemainder_2_load & tmp_171_i & currWord_last_V)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.84ns)   --->   "%store_ln1295 = store i1 %xor_ln901, i1 %ls_writeRemainder_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:1295]   --->   Operation 30 'store' 'store_ln1295' <Predicate = (!ls_writeRemainder_2_load & tmp_171_i & currWord_last_V)> <Delay = 0.84>
ST_1 : Operation 31 [1/1] (0.84ns)   --->   "%br_ln1296 = br void %mergeST.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:1296]   --->   Operation 31 'br' 'br_ln1296' <Predicate = (!ls_writeRemainder_2_load & tmp_171_i & currWord_last_V)> <Delay = 0.84>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ipv4_lshiftWordByOctet<64, 2>.exit"   --->   Operation 32 'br' 'br_ln0' <Predicate = (!ls_writeRemainder_2_load)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.84ns)   --->   "%store_ln1256 = store i1 0, i1 %ls_writeRemainder_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:1256]   --->   Operation 33 'store' 'store_ln1256' <Predicate = (ls_writeRemainder_2_load)> <Delay = 0.84>

State 2 <SV = 1> <Delay = 2.96>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%ls_firstWord_2_load = load i1 %ls_firstWord_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:1269]   --->   Operation 34 'load' 'ls_firstWord_2_load' <Predicate = (!ls_writeRemainder_2_load & tmp_171_i)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln628, i32 0"   --->   Operation 35 'bitconcatenate' 'p_Result_s' <Predicate = (!ls_writeRemainder_2_load & tmp_171_i)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%p_Result_21 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tmp_173_i7, i4 15"   --->   Operation 36 'bitconcatenate' 'p_Result_21' <Predicate = (!ls_writeRemainder_2_load & tmp_171_i)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_175_i9 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %p_Val2_s, i32 32, i32 63"   --->   Operation 37 'partselect' 'tmp_175_i9' <Predicate = (!ls_writeRemainder_2_load & tmp_171_i)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%p_Result_22 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln628, i32 %tmp_175_i9"   --->   Operation 38 'bitconcatenate' 'p_Result_22' <Predicate = (!ls_writeRemainder_2_load & tmp_171_i)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_176_i = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %p_Val2_18, i32 4, i32 7"   --->   Operation 39 'partselect' 'tmp_176_i' <Predicate = (!ls_writeRemainder_2_load & tmp_171_i)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%p_Result_23 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tmp_173_i7, i4 %tmp_176_i"   --->   Operation 40 'bitconcatenate' 'p_Result_23' <Predicate = (!ls_writeRemainder_2_load & tmp_171_i)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.62ns)   --->   "%sendWord_data_V_6 = select i1 %ls_firstWord_2_load, i64 %p_Result_s, i64 %p_Result_22" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:1269]   --->   Operation 41 'select' 'sendWord_data_V_6' <Predicate = (!ls_writeRemainder_2_load & tmp_171_i)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.37ns)   --->   "%select_ln1269 = select i1 %ls_firstWord_2_load, i8 %p_Result_21, i8 %p_Result_23" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:1269]   --->   Operation 42 'select' 'select_ln1269' <Predicate = (!ls_writeRemainder_2_load & tmp_171_i)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%or_ln1288_1_i = bitconcatenate i74 @_ssdm_op_BitConcatenate.i74.i1.i1.i8.i64, i1 0, i1 %sendWord_last_V, i8 %select_ln1269, i64 %sendWord_data_V_6" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:1288]   --->   Operation 43 'bitconcatenate' 'or_ln1288_1_i' <Predicate = (!ls_writeRemainder_2_load & tmp_171_i)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln1288 = zext i74 %or_ln1288_1_i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:1288]   --->   Operation 44 'zext' 'zext_ln1288' <Predicate = (!ls_writeRemainder_2_load & tmp_171_i)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (2.33ns)   --->   "%write_ln1288 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %tx_shift2ipv4Fifo, i128 %zext_ln1288" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:1288]   --->   Operation 45 'write' 'write_ln1288' <Predicate = (!ls_writeRemainder_2_load & tmp_171_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%ls_firstWord_2_new_0_i = phi i1 1, void %if.then109.i, i1 0, void %if.then22.i_ifconv"   --->   Operation 46 'phi' 'ls_firstWord_2_new_0_i' <Predicate = (!ls_writeRemainder_2_load & tmp_171_i)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%store_ln1291 = store i1 %ls_firstWord_2_new_0_i, i1 %ls_firstWord_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:1291]   --->   Operation 47 'store' 'store_ln1291' <Predicate = (!ls_writeRemainder_2_load & tmp_171_i)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln1298 = br void %if.end114.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:1298]   --->   Operation 48 'br' 'br_ln1298' <Predicate = (!ls_writeRemainder_2_load & tmp_171_i)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_i4 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %p_Val2_s, i32 32, i32 63"   --->   Operation 49 'partselect' 'tmp_i4' <Predicate = (ls_writeRemainder_2_load)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_i5 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %p_Val2_18, i32 4, i32 7"   --->   Operation 50 'partselect' 'tmp_i5' <Predicate = (ls_writeRemainder_2_load)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln1255_cast = bitconcatenate i73 @_ssdm_op_BitConcatenate.i73.i5.i4.i32.i32, i5 16, i4 %tmp_i5, i32 0, i32 %tmp_i4" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:1255]   --->   Operation 51 'bitconcatenate' 'zext_ln1255_cast' <Predicate = (ls_writeRemainder_2_load)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln1255 = zext i73 %zext_ln1255_cast" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:1255]   --->   Operation 52 'zext' 'zext_ln1255' <Predicate = (ls_writeRemainder_2_load)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (2.33ns)   --->   "%write_ln1255 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %tx_shift2ipv4Fifo, i128 %zext_ln1255" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:1255]   --->   Operation 53 'write' 'write_ln1255' <Predicate = (ls_writeRemainder_2_load)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln1257 = br void %ipv4_lshiftWordByOctet<64, 2>.exit" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:1257]   --->   Operation 54 'br' 'br_ln1257' <Predicate = (ls_writeRemainder_2_load)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 55 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.4ns, clock uncertainty: 1.73ns.

 <State 1>: 4.54ns
The critical path consists of the following:
	fifo read operation ('tx_udp2ipFifo_read', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:1260) on port 'tx_udp2ipFifo' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:1260) [24]  (2.34 ns)
	'icmp' operation ('sendWord.last.V') [32]  (0.874 ns)
	'xor' operation ('xor_ln901') [48]  (0.485 ns)
	'store' operation ('store_ln1295', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:1295) of variable 'xor_ln901' on static variable 'ls_writeRemainder_2' [49]  (0.844 ns)

 <State 2>: 2.96ns
The critical path consists of the following:
	'load' operation ('ls_firstWord_2_load', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:1269) on static variable 'ls_firstWord_2' [28]  (0 ns)
	'select' operation ('sendWord.data.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:1269) [39]  (0.625 ns)
	fifo write operation ('write_ln1288', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:1288) on port 'tx_shift2ipv4Fifo' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:1288) [43]  (2.34 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
