<profile>

<section name = "Vivado HLS Report for 'ddr_to_axis_reader_SD'" level="0">
<item name = "Date">Mon Sep 25 18:28:02 2017
</item>
<item name = "Version">2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)</item>
<item name = "Project">DDR_TO_AXIS_READER_AXILITE_SD</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">42.00</item>
<item name = "Clock uncertainty (ns)">1.00</item>
<item name = "Estimated clock period (ns)">41.00</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">?, ?, ?, -, -, 0 ~ 1048575, no</column>
<column name=" + memcpy.buffer.base_ddr_addr">513, 513, 3, 1, 1, 512, yes</column>
<column name=" + Loop 1.2">?, ?, 2, 1, 1, ?, yes</column>
<column name=" + Loop 1.3">2048, 2048, 2, 1, 1, 2048, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, 4, 0, 2846</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">4, -, 744, 1018</column>
<column name="Memory">4, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 291</column>
<column name="Register">-, -, 464, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">2, 1, 1, 7</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="ddr_to_axis_reader_SD_AXILiteS_s_axi_U">ddr_to_axis_reader_SD_AXILiteS_s_axi, 0, 0, 178, 252</column>
<column name="ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U">ddr_to_axis_reader_SD_base_ddr_addr_m_axi, 4, 0, 566, 766</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="buffer_U">ddr_to_axis_reader_SD_buffer, 4, 0, 0, 512, 64, 1, 32768</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="tmp_s_fu_595_p2">*, 4, 0, 2, 32, 32</column>
<column name="gepindex_fu_819_p2">+, 0, 0, 15, 4, 15</column>
<column name="i_1_fu_660_p2">+, 0, 0, 20, 20, 1</column>
<column name="indvar_next_fu_706_p2">+, 0, 0, 10, 10, 1</column>
<column name="j_2_fu_1101_p2">+, 0, 0, 13, 2, 13</column>
<column name="j_3_fu_772_p2">+, 0, 0, 13, 2, 13</column>
<column name="j_4_fu_846_p2">+, 0, 0, 13, 13, 1</column>
<column name="mem_index_gep_fu_797_p2">+, 0, 0, 14, 3, 14</column>
<column name="offset_1_fu_1335_p2">+, 0, 0, 32, 32, 10</column>
<column name="offset_fu_615_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp_20_fu_735_p2">+, 0, 0, 32, 1, 32</column>
<column name="tmp_4_fu_681_p2">+, 0, 0, 32, 32, 1</column>
<column name="tmp_22_fu_1134_p2">-, 0, 0, 7, 7, 7</column>
<column name="tmp_24_fu_1146_p2">-, 0, 0, 7, 7, 7</column>
<column name="tmp_28_fu_1176_p2">-, 0, 0, 7, 6, 7</column>
<column name="tmp_39_fu_1256_p2">-, 0, 0, 7, 7, 7</column>
<column name="tmp_41_fu_1268_p2">-, 0, 0, 7, 7, 7</column>
<column name="tmp_45_fu_1298_p2">-, 0, 0, 7, 6, 7</column>
<column name="tmp_58_fu_985_p2">-, 0, 0, 7, 7, 7</column>
<column name="tmp_60_fu_997_p2">-, 0, 0, 7, 7, 7</column>
<column name="tmp_64_fu_1027_p2">-, 0, 0, 7, 6, 7</column>
<column name="tmp_76_fu_879_p2">-, 0, 0, 7, 7, 7</column>
<column name="tmp_78_fu_891_p2">-, 0, 0, 7, 7, 7</column>
<column name="tmp_82_fu_921_p2">-, 0, 0, 7, 6, 7</column>
<column name="ap_sig_150">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_163">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_300">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_374">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_570">and, 0, 0, 1, 1, 1</column>
<column name="tmp_33_fu_1202_p2">and, 0, 0, 87, 64, 64</column>
<column name="tmp_50_fu_1324_p2">and, 0, 0, 87, 64, 64</column>
<column name="tmp_69_fu_1053_p2">and, 0, 0, 87, 64, 64</column>
<column name="tmp_87_fu_947_p2">and, 0, 0, 87, 64, 64</column>
<column name="addrCmp1_fu_813_p2">icmp, 0, 0, 5, 14, 10</column>
<column name="addrCmp_fu_807_p2">icmp, 0, 0, 4, 10, 4</column>
<column name="exitcond1_fu_655_p2">icmp, 0, 0, 7, 20, 20</column>
<column name="exitcond_fu_700_p2">icmp, 0, 0, 4, 10, 11</column>
<column name="tmp_15_fu_1120_p2">icmp, 0, 0, 3, 6, 6</column>
<column name="tmp_18_fu_729_p2">icmp, 0, 0, 11, 32, 1</column>
<column name="tmp_35_fu_1232_p2">icmp, 0, 0, 3, 6, 6</column>
<column name="tmp_3_fu_677_p2">icmp, 0, 0, 11, 32, 32</column>
<column name="tmp_54_fu_971_p2">icmp, 0, 0, 3, 6, 6</column>
<column name="tmp_72_fu_865_p2">icmp, 0, 0, 3, 6, 6</column>
<column name="tmp_31_fu_1190_p2">lshr, 0, 0, 193, 64, 64</column>
<column name="tmp_32_fu_1196_p2">lshr, 0, 0, 193, 2, 64</column>
<column name="tmp_48_fu_1312_p2">lshr, 0, 0, 193, 64, 64</column>
<column name="tmp_49_fu_1318_p2">lshr, 0, 0, 193, 2, 64</column>
<column name="tmp_67_fu_1041_p2">lshr, 0, 0, 193, 64, 64</column>
<column name="tmp_68_fu_1047_p2">lshr, 0, 0, 193, 2, 64</column>
<column name="tmp_85_fu_935_p2">lshr, 0, 0, 193, 64, 64</column>
<column name="tmp_86_fu_941_p2">lshr, 0, 0, 193, 2, 64</column>
<column name="end_pos1_fu_1226_p2">or, 0, 0, 8, 6, 3</column>
<column name="end_pos2_fu_965_p2">or, 0, 0, 8, 6, 3</column>
<column name="end_pos3_fu_859_p2">or, 0, 0, 8, 6, 3</column>
<column name="end_pos_fu_1114_p2">or, 0, 0, 8, 6, 3</column>
<column name="p_BASE_ADDRESS_flag_fu_565_p2">or, 0, 0, 1, 1, 1</column>
<column name="p_FRAME_BUFFER_DIM_flag_fu_527_p2">or, 0, 0, 1, 1, 1</column>
<column name="p_FRAME_BUFFER_NUMBER_flag_fu_547_p2">or, 0, 0, 1, 1, 1</column>
<column name="p_FRAME_OFFSET_flag_fu_541_p2">or, 0, 0, 1, 1, 1</column>
<column name="tmp_14_fu_1213_p2">or, 0, 0, 5, 3, 1</column>
<column name="frame_buffer_dim_FRAME_BUFFER_s_fu_533_p3">select, 0, 0, 32, 1, 32</column>
<column name="frame_buffer_offset_FRAME_OFFS_fu_579_p3">select, 0, 0, 32, 1, 32</column>
<column name="gepindex1_fu_825_p3">select, 0, 0, 15, 1, 15</column>
<column name="gepindex2_fu_833_p3">select, 0, 0, 15, 1, 15</column>
<column name="storemerge_fu_686_p3">select, 0, 0, 32, 1, 1</column>
<column name="tmp_1_FRAME_BUFFER_NUMBER_loc_fu_553_p3">select, 0, 0, 8, 1, 8</column>
<column name="tmp_25_fu_1152_p3">select, 0, 0, 7, 1, 7</column>
<column name="tmp_26_fu_1160_p3">select, 0, 0, 64, 1, 64</column>
<column name="tmp_27_fu_1168_p3">select, 0, 0, 7, 1, 7</column>
<column name="tmp_42_fu_1274_p3">select, 0, 0, 7, 1, 7</column>
<column name="tmp_43_fu_1282_p3">select, 0, 0, 64, 1, 64</column>
<column name="tmp_44_fu_1290_p3">select, 0, 0, 7, 1, 7</column>
<column name="tmp_61_fu_1003_p3">select, 0, 0, 7, 1, 7</column>
<column name="tmp_62_fu_1011_p3">select, 0, 0, 64, 1, 64</column>
<column name="tmp_63_fu_1019_p3">select, 0, 0, 7, 1, 7</column>
<column name="tmp_79_fu_897_p3">select, 0, 0, 7, 1, 7</column>
<column name="tmp_7_BASE_ADDRESS_loc_fu_587_p3">select, 0, 0, 32, 1, 32</column>
<column name="tmp_7_base_address_fu_571_p3">select, 0, 0, 32, 1, 32</column>
<column name="tmp_80_fu_905_p3">select, 0, 0, 64, 1, 64</column>
<column name="tmp_81_fu_913_p3">select, 0, 0, 7, 1, 7</column>
<column name="tmp_23_fu_1140_p2">xor, 0, 0, 8, 7, 6</column>
<column name="tmp_40_fu_1262_p2">xor, 0, 0, 8, 7, 6</column>
<column name="tmp_59_fu_991_p2">xor, 0, 0, 8, 7, 6</column>
<column name="tmp_77_fu_885_p2">xor, 0, 0, 8, 7, 6</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="BASE_ADDRESS_flag_phi_fu_356_p4">1, 3, 1, 3</column>
<column name="BASE_ADDRESS_loc_phi_fu_367_p4">32, 3, 32, 96</column>
<column name="FRAME_BUFFER_DIM_flag_phi_fu_293_p4">1, 3, 1, 3</column>
<column name="FRAME_BUFFER_DIM_loc_phi_fu_304_p4">32, 3, 32, 96</column>
<column name="FRAME_BUFFER_NUMBER_flag_phi_fu_335_p4">1, 3, 1, 3</column>
<column name="FRAME_BUFFER_NUMBER_loc_phi_fu_346_p4">8, 3, 8, 24</column>
<column name="FRAME_OFFSET_flag_phi_fu_314_p4">1, 3, 1, 3</column>
<column name="FRAME_OFFSET_loc_phi_fu_325_p4">32, 3, 32, 96</column>
<column name="ap_NS_fsm">6, 14, 1, 14</column>
<column name="ap_reg_ppiten_pp0_it2">1, 2, 1, 2</column>
<column name="ap_sig_ioackin_base_ddr_addr_ARREADY">1, 2, 1, 2</column>
<column name="ap_sig_ioackin_outStream_channel_1_V_TREADY">1, 2, 1, 2</column>
<column name="ap_sig_ioackin_outstream_channel_2_V_TREADY">1, 2, 1, 2</column>
<column name="base_ddr_addr_blk_n_AR">1, 2, 1, 2</column>
<column name="base_ddr_addr_blk_n_R">1, 2, 1, 2</column>
<column name="buffer_address0">9, 4, 9, 36</column>
<column name="buffer_address1">9, 3, 9, 27</column>
<column name="i_reg_384">20, 2, 20, 40</column>
<column name="indvar_phi_fu_399_p4">10, 2, 10, 20</column>
<column name="indvar_reg_395">10, 2, 10, 20</column>
<column name="j1_reg_428">13, 2, 13, 26</column>
<column name="j_1_phi_fu_421_p4">13, 3, 13, 39</column>
<column name="j_reg_407">13, 2, 13, 26</column>
<column name="luma_chroma_switch">32, 2, 32, 64</column>
<column name="offset1_reg_374">32, 2, 32, 64</column>
<column name="outStream_channel_1_V_TDATA">8, 4, 8, 32</column>
<column name="outStream_channel_1_V_TDATA_blk_n">1, 2, 1, 2</column>
<column name="outstream_channel_2_V_TDATA_blk_n">1, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="BASE_ADDRESS_r">32, 0, 32, 0</column>
<column name="FRAME_BUFFER_DIM_r">32, 0, 32, 0</column>
<column name="FRAME_BUFFER_NUMBER_r">8, 0, 8, 0</column>
<column name="FRAME_OFFSET">32, 0, 32, 0</column>
<column name="ap_CS_fsm">13, 0, 13, 0</column>
<column name="ap_reg_ioackin_base_ddr_addr_ARREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_outStream_channel_1_V_TREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_outstream_channel_2_V_TREADY">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it0">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it1">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it2">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp1_it0">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp1_it1">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp2_it0">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp2_it1">1, 0, 1, 0</column>
<column name="ap_reg_ppstg_exitcond_reg_1404_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_reg_ppstg_indvar_reg_395_pp0_iter1">10, 0, 10, 0</column>
<column name="base_ddr_addr_addr_read_reg_1413">64, 0, 64, 0</column>
<column name="exitcond_reg_1404">1, 0, 1, 0</column>
<column name="guard_variable_for_ddr_to_axis">1, 0, 1, 0</column>
<column name="guard_variable_for_ddr_to_axis_1">1, 0, 1, 0</column>
<column name="guard_variable_for_ddr_to_axis_2">1, 0, 1, 0</column>
<column name="guard_variable_for_ddr_to_axis_3">1, 0, 1, 0</column>
<column name="i_1_reg_1393">20, 0, 20, 0</column>
<column name="i_reg_384">20, 0, 20, 0</column>
<column name="indvar_next_reg_1408">10, 0, 10, 0</column>
<column name="indvar_reg_395">10, 0, 10, 0</column>
<column name="inner_index">32, 0, 32, 0</column>
<column name="inner_index_load_reg_1345">32, 0, 32, 0</column>
<column name="j1_reg_428">13, 0, 13, 0</column>
<column name="j_reg_407">13, 0, 13, 0</column>
<column name="luma_chroma_switch">32, 0, 32, 0</column>
<column name="offset1_reg_374">32, 0, 32, 0</column>
<column name="stereo_enabler_read_reg_1341">1, 0, 1, 0</column>
<column name="tmp_10_reg_1418">1, 0, 1, 0</column>
<column name="tmp_11_reg_1455">3, 0, 3, 0</column>
<column name="tmp_13_reg_1466">2, 0, 2, 0</column>
<column name="tmp_18_reg_1422">1, 0, 1, 0</column>
<column name="tmp_1_FRAME_BUFFER_NUMBER_loc_s_reg_1372">8, 0, 32, 24</column>
<column name="tmp_52_reg_1436">3, 0, 3, 0</column>
<column name="tmp_5_reg_1385">20, 0, 20, 0</column>
<column name="tmp_71_reg_1426">3, 0, 3, 0</column>
<column name="tmp_reg_1451">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWADDR">in, 6, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARADDR">in, 6, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, ddr_to_axis_reader_SD, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, ddr_to_axis_reader_SD, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, ddr_to_axis_reader_SD, return value</column>
<column name="outStream_channel_1_V_TDATA">out, 8, axis, outStream_channel_1_V, pointer</column>
<column name="outStream_channel_1_V_TVALID">out, 1, axis, outStream_channel_1_V, pointer</column>
<column name="outStream_channel_1_V_TREADY">in, 1, axis, outStream_channel_1_V, pointer</column>
<column name="outstream_channel_2_V_TDATA">out, 8, axis, outstream_channel_2_V, pointer</column>
<column name="outstream_channel_2_V_TVALID">out, 1, axis, outstream_channel_2_V, pointer</column>
<column name="outstream_channel_2_V_TREADY">in, 1, axis, outstream_channel_2_V, pointer</column>
<column name="m_axi_base_ddr_addr_AWVALID">out, 1, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_AWREADY">in, 1, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_AWADDR">out, 32, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_AWID">out, 1, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_AWLEN">out, 8, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_AWSIZE">out, 3, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_AWBURST">out, 2, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_AWLOCK">out, 2, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_AWCACHE">out, 4, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_AWPROT">out, 3, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_AWQOS">out, 4, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_AWREGION">out, 4, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_AWUSER">out, 1, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_WVALID">out, 1, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_WREADY">in, 1, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_WDATA">out, 64, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_WSTRB">out, 8, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_WLAST">out, 1, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_WID">out, 1, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_WUSER">out, 1, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_ARVALID">out, 1, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_ARREADY">in, 1, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_ARADDR">out, 32, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_ARID">out, 1, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_ARLEN">out, 8, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_ARSIZE">out, 3, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_ARBURST">out, 2, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_ARLOCK">out, 2, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_ARCACHE">out, 4, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_ARPROT">out, 3, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_ARQOS">out, 4, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_ARREGION">out, 4, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_ARUSER">out, 1, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_RVALID">in, 1, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_RREADY">out, 1, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_RDATA">in, 64, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_RLAST">in, 1, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_RID">in, 1, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_RUSER">in, 1, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_RRESP">in, 2, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_BVALID">in, 1, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_BREADY">out, 1, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_BRESP">in, 2, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_BID">in, 1, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_BUSER">in, 1, m_axi, base_ddr_addr, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">41.00</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'offset'">phi, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, &apos;offset&apos;, DDR_TO_AXIS_READER_AXILITE_SD/ddr_to_axis_reader_SD.cpp:49, &apos;offset&apos;, DDR_TO_AXIS_READER_AXILITE_SD/ddr_to_axis_reader_SD.cpp:81</column>
<column name="'tmp_1', DDR_TO_AXIS_READER_AXILITE_SD/ddr_to_axis_reader_SD.cpp:52">sext, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'base_ddr_addr_addr', DDR_TO_AXIS_READER_AXILITE_SD/ddr_to_axis_reader_SD.cpp:52">getelementptr, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'base_ddr_addr_addr_1_rd_req', DDR_TO_AXIS_READER_AXILITE_SD/ddr_to_axis_reader_SD.cpp:52">readreq, 41.00, 41.00, -, -, -, m_axi, request, &apos;base_ddr_addr&apos;, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
