
*** Running vivado
    with args -log gtx3g.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source gtx3g.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source gtx3g.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 565.184 ; gain = 0.000
INFO: [Synth 8-638] synthesizing module 'gtx3g' [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/ip/gtx3g/gtx3g.v:73]
INFO: [Synth 8-638] synthesizing module 'gtx3g_init' [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/ip/gtx3g/gtx3g_init.v:71]
INFO: [Synth 8-638] synthesizing module 'gtx3g_multi_gt' [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/ip/gtx3g/gtx3g_multi_gt.v:70]
INFO: [Synth 8-638] synthesizing module 'gtx3g_GT' [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/ip/gtx3g/gtx3g_gt.v:71]
INFO: [Synth 8-638] synthesizing module 'GTXE2_CHANNEL' [G:/Xilinx/Vivado/Vivado/2017.2/scripts/rt/data/unisim_comp.v:10642]
INFO: [Synth 8-256] done synthesizing module 'GTXE2_CHANNEL' (1#1) [G:/Xilinx/Vivado/Vivado/2017.2/scripts/rt/data/unisim_comp.v:10642]
INFO: [Synth 8-256] done synthesizing module 'gtx3g_GT' (2#1) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/ip/gtx3g/gtx3g_gt.v:71]
INFO: [Synth 8-256] done synthesizing module 'gtx3g_multi_gt' (3#1) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/ip/gtx3g/gtx3g_multi_gt.v:70]
INFO: [Synth 8-638] synthesizing module 'gtx3g_TX_STARTUP_FSM' [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/ip/gtx3g/gtx3g/example_design/gtx3g_tx_startup_fsm.v:94]
INFO: [Synth 8-638] synthesizing module 'gtx3g_sync_block' [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/ip/gtx3g/gtx3g/example_design/gtx3g_sync_block.v:78]
INFO: [Synth 8-638] synthesizing module 'FD' [G:/Xilinx/Vivado/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3723]
INFO: [Synth 8-256] done synthesizing module 'FD' (4#1) [G:/Xilinx/Vivado/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3723]
INFO: [Synth 8-256] done synthesizing module 'gtx3g_sync_block' (5#1) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/ip/gtx3g/gtx3g/example_design/gtx3g_sync_block.v:78]
INFO: [Synth 8-256] done synthesizing module 'gtx3g_TX_STARTUP_FSM' (6#1) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/ip/gtx3g/gtx3g/example_design/gtx3g_tx_startup_fsm.v:94]
INFO: [Synth 8-638] synthesizing module 'gtx3g_RX_STARTUP_FSM' [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/ip/gtx3g/gtx3g/example_design/gtx3g_rx_startup_fsm.v:94]
INFO: [Synth 8-256] done synthesizing module 'gtx3g_RX_STARTUP_FSM' (7#1) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/ip/gtx3g/gtx3g/example_design/gtx3g_rx_startup_fsm.v:94]
INFO: [Synth 8-638] synthesizing module 'gtx3g_TX_MANUAL_PHASE_ALIGN' [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/ip/gtx3g/gtx3g/example_design/gtx3g_tx_manual_phase_align.v:73]
INFO: [Synth 8-638] synthesizing module 'gtx3g_sync_pulse' [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/ip/gtx3g/gtx3g/example_design/gtx3g_sync_pulse.v:75]
INFO: [Synth 8-256] done synthesizing module 'gtx3g_sync_pulse' (8#1) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/ip/gtx3g/gtx3g/example_design/gtx3g_sync_pulse.v:75]
INFO: [Synth 8-256] done synthesizing module 'gtx3g_TX_MANUAL_PHASE_ALIGN' (9#1) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/ip/gtx3g/gtx3g/example_design/gtx3g_tx_manual_phase_align.v:73]
INFO: [Synth 8-256] done synthesizing module 'gtx3g_init' (10#1) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/ip/gtx3g/gtx3g_init.v:71]
INFO: [Synth 8-256] done synthesizing module 'gtx3g' (11#1) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/ip/gtx3g/gtx3g.v:73]
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 565.184 ; gain = 0.000
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 565.184 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7z100iffg900-2L
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.354 . Memory (MB): peak = 880.855 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:48 . Memory (MB): peak = 880.855 ; gain = 315.672
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:48 . Memory (MB): peak = 880.855 ; gain = 315.672
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:48 . Memory (MB): peak = 880.855 ; gain = 315.672
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:51 . Memory (MB): peak = 880.855 ; gain = 315.672
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:01:06 . Memory (MB): peak = 880.855 ; gain = 315.672
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:01:30 . Memory (MB): peak = 880.855 ; gain = 315.672
Finished Timing Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:01:32 . Memory (MB): peak = 880.855 ; gain = 315.672
Finished Technology Mapping : Time (s): cpu = 00:00:58 ; elapsed = 00:01:34 . Memory (MB): peak = 880.855 ; gain = 315.672
Finished IO Insertion : Time (s): cpu = 00:01:00 ; elapsed = 00:01:35 . Memory (MB): peak = 880.855 ; gain = 315.672
Finished Renaming Generated Instances : Time (s): cpu = 00:01:00 ; elapsed = 00:01:35 . Memory (MB): peak = 880.855 ; gain = 315.672
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:00 ; elapsed = 00:01:35 . Memory (MB): peak = 880.855 ; gain = 315.672
Finished Renaming Generated Ports : Time (s): cpu = 00:01:00 ; elapsed = 00:01:35 . Memory (MB): peak = 880.855 ; gain = 315.672
Finished Handling Custom Attributes : Time (s): cpu = 00:01:00 ; elapsed = 00:01:35 . Memory (MB): peak = 880.855 ; gain = 315.672
Finished Renaming Generated Nets : Time (s): cpu = 00:01:00 ; elapsed = 00:01:35 . Memory (MB): peak = 880.855 ; gain = 315.672

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |CARRY4        |    70|
|2     |GTXE2_CHANNEL |     2|
|3     |LUT1          |   279|
|4     |LUT2          |    39|
|5     |LUT3          |    48|
|6     |LUT4          |    92|
|7     |LUT5          |   151|
|8     |LUT6          |    98|
|9     |MUXF7         |     8|
|10    |FD            |   180|
|11    |FDCE          |    42|
|12    |FDRE          |   395|
|13    |FDSE          |    30|
+------+--------------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:00 ; elapsed = 00:01:35 . Memory (MB): peak = 880.855 ; gain = 315.672
synth_design: Time (s): cpu = 00:01:09 ; elapsed = 00:01:47 . Memory (MB): peak = 880.855 ; gain = 615.414
