("rs2_inverter:/\trs2_inverter bitslice_rv32Lib schematic" (("open" (nil hierarchy "/{bitslice_rv32Lib rs2_inverter schematic }:a"))) (((-4.7875 -3.45625) (8.425 2.78125)) "a" "Schematics" 17))("pc:/\tpc bitslice_rv32Lib schematic" (("open" (nil hierarchy "/{bitslice_rv32Lib pc schematic }:a"))) nil)("shift:/\tshift bitslice_rv32Lib schematic" (("open" (nil hierarchy "/{bitslice_rv32Lib shift schematic }:a"))) (((-9.2625 -4.525) (8.48125 3.85)) "a" "Schematics" 144))("bitslice:/\tbitslice bitslice_rv32Lib layout" (("open" (nil hierarchy "/{bitslice_rv32Lib bitslice layout }:a"))) (((128.674 -1.702) (138.354 2.356)) "a" "Virtuoso XL" 142))("bitslice:/\tbitslice bitslice_rv32Lib schematic" (("open" (nil hierarchy "/{bitslice_rv32Lib bitslice schematic }:a"))) (((-15.375 0.825) (-2.925 6.7)) "a" "Schematics XL" 15))("bitslice:/\tbitslice bitslice_rv32Lib symbol" (("open" (nil hierarchy "/{bitslice_rv32Lib bitslice symbol }:a"))) (((4.34375 -4.7125) (17.65625 1.5875)) "a" "Symbol" 143))("reg2w32:/\treg2w32 stdcell_rv32Lib schematic" (("open" (nil hierarchy "/{stdcell_rv32Lib reg2w32 schematic }:a"))) (((27.5625 -5.45) (55.9625 7.95)) "a" "Schematics" 13))("datapath:/\tdatapath bitslice_rv32Lib schematic" (("open" (nil hierarchy "/{bitslice_rv32Lib datapath schematic }:a"))) (((48.7625 -3.44375) (57.83125 0.8375)) "a" "Schematics" 142))("shift:/\tshift bitslice_rv32Lib layout" (("open" (nil hierarchy "/{bitslice_rv32Lib shift layout }:a"))) (((-1.0765 -1.8835) (11.261 3.2885)) "a" "Virtuoso XL" 142))("cmp:/\tcmp bitslice_rv32Lib layout" (("open" (nil hierarchy "/{bitslice_rv32Lib cmp layout }:a"))) (((-0.5145 -0.417) (4.8265 1.822)) "a" "Virtuoso XL" 12))