# CPU_verilog
In class(CECS301 @CSULB) lab assignment for creating 16-bit CPU

The main source files are .v files

The content will be <br />
(1) Universal_Shift_Register <br />
(2) Sequence_detector <br />
(3) Sequence_detector_on_Hex (on 7-segment display) <br />
(4) Memory_and_Display_Controller <br />
(5) Register_Files <br />
(6) .<br />
(7) .<br />
(8) .<br />
