//Agnisys, Inc. ***** Copyright 2018 All Rights Reserved. *****
//
//*** This file is auto generated by IDesignSpec (http://www.agnisys.com) . Please do not edit this file. ***
// created by        :
// generated by      : Agnisys
// generated from    : D:\AgnisysProjects\git_test\Allegro_test\Merger\merg4.idsng
// IDesignSpec rev   : idsbatch v4.16.26.2

//*** This code is generated with following settings ***
// Reg Width                  : 32
// Address Unit               : 8
// C++ Types int              : hwint
// Bus Type                   : AXI
// BigEndian                  : false
// LittleEndian               : false
// Dist. Decode and Readback  : false
//---------------------------------------------------------------------------------------------------------------

// INTERFACE : REG_NAME2
interface merg45_reggroupname_regname2_interface # (
    
    parameter bus_width   = 8,
    parameter addr_width  = 12
    );
    logic reggroupname_regname2_enb;
    logic   [1 : 0] reggroupname_regname2_f12_r ;
    logic   [1 : 0] reggroupname_regname2_f1_r  ;
    logic           reggroupname_regname2_f13_r ;
    logic           reggroupname_regname2_f11_r ;
    
    modport mp (
    output reggroupname_regname2_enb, reggroupname_regname2_f12_r, reggroupname_regname2_f1_r, reggroupname_regname2_f13_r, reggroupname_regname2_f11_r);
    modport op (
    input reggroupname_regname2_enb, reggroupname_regname2_f12_r, reggroupname_regname2_f1_r, reggroupname_regname2_f13_r, reggroupname_regname2_f11_r);
endinterface

// INTERFACE : REG_NAM
interface merg45_regnam_interface # (
    
    parameter bus_width   = 8,
    parameter addr_width  = 12
    );
    logic regnam_enb;
    logic   [1 : 0] regnam_ff_r  ;
    logic           regnam_fxy_r ;
    logic           regnam_fx1_r ;
    
    modport mp (
    output regnam_enb, regnam_ff_r, regnam_fxy_r, regnam_fx1_r);
    modport op (
    input regnam_enb, regnam_ff_r, regnam_fxy_r, regnam_fx1_r);
endinterface
