// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module reversi_accel_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        mat_ero2_4239_dout,
        mat_ero2_4239_empty_n,
        mat_ero2_4239_read,
        mat_lap2_4241_din,
        mat_lap2_4241_full_n,
        mat_lap2_4241_write,
        add_ln1795,
        img_width,
        buf_V_0_address0,
        buf_V_0_ce0,
        buf_V_0_q0,
        buf_V_0_address1,
        buf_V_0_ce1,
        buf_V_0_we1,
        buf_V_0_d1,
        buf_V_1_address0,
        buf_V_1_ce0,
        buf_V_1_q0,
        buf_V_1_address1,
        buf_V_1_ce1,
        buf_V_1_we1,
        buf_V_1_d1,
        buf_V_2_address0,
        buf_V_2_ce0,
        buf_V_2_q0,
        buf_V_2_address1,
        buf_V_2_ce1,
        buf_V_2_we1,
        buf_V_2_d1,
        trunc_ln2,
        trunc_ln138_6,
        trunc_ln,
        cmp_i_i127_i
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] mat_ero2_4239_dout;
input   mat_ero2_4239_empty_n;
output   mat_ero2_4239_read;
output  [7:0] mat_lap2_4241_din;
input   mat_lap2_4241_full_n;
output   mat_lap2_4241_write;
input  [13:0] add_ln1795;
input  [15:0] img_width;
output  [9:0] buf_V_0_address0;
output   buf_V_0_ce0;
input  [7:0] buf_V_0_q0;
output  [9:0] buf_V_0_address1;
output   buf_V_0_ce1;
output   buf_V_0_we1;
output  [7:0] buf_V_0_d1;
output  [9:0] buf_V_1_address0;
output   buf_V_1_ce0;
input  [7:0] buf_V_1_q0;
output  [9:0] buf_V_1_address1;
output   buf_V_1_ce1;
output   buf_V_1_we1;
output  [7:0] buf_V_1_d1;
output  [9:0] buf_V_2_address0;
output   buf_V_2_ce0;
input  [7:0] buf_V_2_q0;
output  [9:0] buf_V_2_address1;
output   buf_V_2_ce1;
output   buf_V_2_we1;
output  [7:0] buf_V_2_d1;
input  [1:0] trunc_ln2;
input  [1:0] trunc_ln138_6;
input  [1:0] trunc_ln;
input  [0:0] cmp_i_i127_i;

reg ap_idle;
reg mat_ero2_4239_read;
reg mat_lap2_4241_write;
reg buf_V_0_ce0;
reg[9:0] buf_V_0_address1;
reg buf_V_0_ce1;
reg buf_V_0_we1;
reg[7:0] buf_V_0_d1;
reg buf_V_1_ce0;
reg[9:0] buf_V_1_address1;
reg buf_V_1_ce1;
reg buf_V_1_we1;
reg[7:0] buf_V_1_d1;
reg buf_V_2_ce0;
reg[9:0] buf_V_2_address1;
reg buf_V_2_ce1;
reg buf_V_2_we1;
reg[7:0] buf_V_2_d1;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] icmp_ln1057_reg_569;
reg   [0:0] icmp_ln1057_52_reg_573;
wire   [0:0] cmp_i_i127_i_read_reg_543;
reg    ap_predicate_op58_read_state2;
reg    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
reg   [0:0] icmp_ln1061_reg_597;
reg   [0:0] icmp_ln1061_reg_597_pp0_iter5_reg;
reg    ap_block_state7_pp0_stage0_iter6;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln1057_fu_358_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    mat_lap2_4241_blk_n;
wire    ap_block_pp0_stage0;
reg    mat_ero2_4239_blk_n;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] cmp_i_i127_i_read_read_fu_104_p2;
wire   [1:0] trunc_ln_read_reg_547;
reg   [12:0] col_V_3_reg_561;
reg   [12:0] col_V_3_reg_561_pp0_iter1_reg;
reg   [0:0] icmp_ln1057_reg_569_pp0_iter1_reg;
reg   [0:0] icmp_ln1057_reg_569_pp0_iter2_reg;
reg   [0:0] icmp_ln1057_reg_569_pp0_iter3_reg;
wire   [0:0] icmp_ln1057_52_fu_370_p2;
reg   [0:0] icmp_ln1057_52_reg_573_pp0_iter1_reg;
reg   [0:0] icmp_ln1057_52_reg_573_pp0_iter2_reg;
wire   [0:0] icmp_ln1061_fu_399_p2;
reg   [0:0] icmp_ln1061_reg_597_pp0_iter3_reg;
reg   [0:0] icmp_ln1061_reg_597_pp0_iter4_reg;
wire   [7:0] buf_cop_V_0_fu_404_p5;
wire   [7:0] tmp_fu_415_p5;
reg   [7:0] ret_load_reg_611;
wire   [7:0] src_buf_V_1_1_xfExtractPixels_1_1_0_s_fu_310_ap_return;
reg   [7:0] src_buf_V_1_1_reg_617;
wire   [7:0] max_V_140_fu_458_p3;
reg   [7:0] max_V_140_reg_623;
wire   [7:0] max_V_143_fu_501_p3;
reg   [7:0] max_V_143_reg_629;
reg    ap_condition_exit_pp0_iter4_stage0;
wire    src_buf_V_0_1_xfExtractPixels_1_1_0_s_fu_304_ap_ready;
wire   [7:0] src_buf_V_0_1_xfExtractPixels_1_1_0_s_fu_304_ap_return;
wire    src_buf_V_1_1_xfExtractPixels_1_1_0_s_fu_310_ap_ready;
wire    src_buf_V_2_1_xfExtractPixels_1_1_0_s_fu_316_ap_ready;
wire   [7:0] src_buf_V_2_1_xfExtractPixels_1_1_0_s_fu_316_ap_return;
wire   [7:0] ap_phi_reg_pp0_iter0_arrayidx486_i181254_load_0_2_reg_258;
reg   [7:0] ap_phi_reg_pp0_iter1_arrayidx486_i181254_load_0_2_reg_258;
reg   [7:0] ap_phi_reg_pp0_iter2_arrayidx486_i181254_load_0_2_reg_258;
reg   [7:0] ap_phi_reg_pp0_iter3_arrayidx486_i181254_load_0_2_reg_258;
wire   [7:0] ap_phi_reg_pp0_iter0_buf_cop_V_0_0_reg_270;
reg   [7:0] ap_phi_reg_pp0_iter1_buf_cop_V_0_0_reg_270;
reg   [7:0] ap_phi_reg_pp0_iter2_buf_cop_V_0_0_reg_270;
reg   [7:0] ap_phi_reg_pp0_iter3_buf_cop_V_0_0_reg_270;
reg   [7:0] ap_phi_reg_pp0_iter4_buf_cop_V_0_0_reg_270;
wire   [7:0] ap_phi_reg_pp0_iter0_buf_cop_V_1_reg_281;
reg   [7:0] ap_phi_reg_pp0_iter1_buf_cop_V_1_reg_281;
reg   [7:0] ap_phi_reg_pp0_iter2_buf_cop_V_1_reg_281;
reg   [7:0] ap_phi_reg_pp0_iter3_buf_cop_V_1_reg_281;
reg   [7:0] ap_phi_reg_pp0_iter4_buf_cop_V_1_reg_281;
wire   [7:0] ap_phi_reg_pp0_iter0_buf_cop_V_2_reg_292;
reg   [7:0] ap_phi_reg_pp0_iter1_buf_cop_V_2_reg_292;
reg   [7:0] ap_phi_reg_pp0_iter2_buf_cop_V_2_reg_292;
reg   [7:0] ap_phi_reg_pp0_iter3_buf_cop_V_2_reg_292;
reg   [7:0] ap_phi_reg_pp0_iter4_buf_cop_V_2_reg_292;
wire   [63:0] zext_ln573_2_fu_381_p1;
wire   [63:0] zext_ln573_fu_387_p1;
wire   [63:0] zext_ln1795_fu_393_p1;
reg   [12:0] col_V_fu_84;
wire    ap_loop_init;
reg   [12:0] ap_sig_allocacmp_col_V_3;
wire   [12:0] col_V_4_fu_364_p2;
reg   [7:0] ret_fu_88;
reg   [7:0] max_V_fu_92;
reg   [7:0] ret_61_fu_96;
reg   [7:0] ret_62_fu_100;
reg    ap_block_pp0_stage0_01001;
wire   [13:0] zext_ln1057_4_fu_354_p1;
wire   [15:0] zext_ln1057_fu_350_p1;
wire   [0:0] icmp_ln1057_53_fu_438_p2;
wire   [7:0] max_V_139_fu_444_p3;
wire   [0:0] icmp_ln1057_54_fu_452_p2;
wire   [0:0] icmp_ln1057_55_fu_486_p2;
wire   [7:0] max_V_141_fu_490_p3;
wire   [0:0] icmp_ln1057_56_fu_496_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_283;
reg    ap_condition_270;
reg    ap_condition_58;
reg    ap_condition_272;
reg    ap_condition_522;
reg    ap_condition_525;
reg    ap_condition_529;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_done_reg = 1'b0;
end

reversi_accel_xfExtractPixels_1_1_0_s src_buf_V_0_1_xfExtractPixels_1_1_0_s_fu_304(
    .ap_ready(src_buf_V_0_1_xfExtractPixels_1_1_0_s_fu_304_ap_ready),
    .p_read1(ap_phi_reg_pp0_iter4_buf_cop_V_0_0_reg_270),
    .ap_return(src_buf_V_0_1_xfExtractPixels_1_1_0_s_fu_304_ap_return)
);

reversi_accel_xfExtractPixels_1_1_0_s src_buf_V_1_1_xfExtractPixels_1_1_0_s_fu_310(
    .ap_ready(src_buf_V_1_1_xfExtractPixels_1_1_0_s_fu_310_ap_ready),
    .p_read1(ap_phi_reg_pp0_iter4_buf_cop_V_1_reg_281),
    .ap_return(src_buf_V_1_1_xfExtractPixels_1_1_0_s_fu_310_ap_return)
);

reversi_accel_xfExtractPixels_1_1_0_s src_buf_V_2_1_xfExtractPixels_1_1_0_s_fu_316(
    .ap_ready(src_buf_V_2_1_xfExtractPixels_1_1_0_s_fu_316_ap_ready),
    .p_read1(ap_phi_reg_pp0_iter4_buf_cop_V_2_reg_292),
    .ap_return(src_buf_V_2_1_xfExtractPixels_1_1_0_s_fu_316_ap_return)
);

reversi_accel_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
mux_32_8_1_1_U391(
    .din0(buf_V_0_q0),
    .din1(buf_V_1_q0),
    .din2(buf_V_2_q0),
    .din3(trunc_ln2),
    .dout(buf_cop_V_0_fu_404_p5)
);

reversi_accel_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
mux_32_8_1_1_U392(
    .din0(buf_V_0_q0),
    .din1(buf_V_1_q0),
    .din2(buf_V_2_q0),
    .din3(trunc_ln138_6),
    .dout(tmp_fu_415_p5)
);

reversi_accel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter4_stage0)) begin
            ap_enable_reg_pp0_iter5 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_270)) begin
        if ((1'b1 == ap_condition_283)) begin
            ap_phi_reg_pp0_iter1_arrayidx486_i181254_load_0_2_reg_258 <= 8'd255;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_arrayidx486_i181254_load_0_2_reg_258 <= ap_phi_reg_pp0_iter0_arrayidx486_i181254_load_0_2_reg_258;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_270)) begin
        if (((icmp_ln1057_fu_358_p2 == 1'd1) & (icmp_ln1057_52_fu_370_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_buf_cop_V_0_0_reg_270 <= 8'd255;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_buf_cop_V_0_0_reg_270 <= ap_phi_reg_pp0_iter0_buf_cop_V_0_0_reg_270;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_270)) begin
        if (((icmp_ln1057_fu_358_p2 == 1'd1) & (icmp_ln1057_52_fu_370_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_buf_cop_V_1_reg_281 <= 8'd255;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_buf_cop_V_1_reg_281 <= ap_phi_reg_pp0_iter0_buf_cop_V_1_reg_281;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_270)) begin
        if (((icmp_ln1057_fu_358_p2 == 1'd1) & (icmp_ln1057_52_fu_370_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_buf_cop_V_2_reg_292 <= 8'd255;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_buf_cop_V_2_reg_292 <= ap_phi_reg_pp0_iter0_buf_cop_V_2_reg_292;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_272)) begin
        if ((1'b1 == ap_condition_58)) begin
            ap_phi_reg_pp0_iter2_arrayidx486_i181254_load_0_2_reg_258 <= mat_ero2_4239_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_arrayidx486_i181254_load_0_2_reg_258 <= ap_phi_reg_pp0_iter1_arrayidx486_i181254_load_0_2_reg_258;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((icmp_ln1057_52_reg_573_pp0_iter2_reg == 1'd1) & (icmp_ln1057_reg_569_pp0_iter2_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter4_buf_cop_V_0_0_reg_270 <= buf_cop_V_0_fu_404_p5;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_buf_cop_V_0_0_reg_270 <= ap_phi_reg_pp0_iter3_buf_cop_V_0_0_reg_270;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((icmp_ln1057_52_reg_573_pp0_iter2_reg == 1'd1) & (icmp_ln1057_reg_569_pp0_iter2_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter4_buf_cop_V_1_reg_281 <= tmp_fu_415_p5;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_buf_cop_V_1_reg_281 <= ap_phi_reg_pp0_iter3_buf_cop_V_1_reg_281;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((icmp_ln1057_52_reg_573_pp0_iter2_reg == 1'd1) & (icmp_ln1057_reg_569_pp0_iter2_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter4_buf_cop_V_2_reg_292 <= ap_phi_reg_pp0_iter3_arrayidx486_i181254_load_0_2_reg_258;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_buf_cop_V_2_reg_292 <= ap_phi_reg_pp0_iter3_buf_cop_V_2_reg_292;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln1057_fu_358_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            col_V_fu_84 <= col_V_4_fu_364_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            col_V_fu_84 <= 13'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            max_V_fu_92 <= 8'd255;
        end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln1057_reg_569_pp0_iter3_reg == 1'd1))) begin
            max_V_fu_92 <= src_buf_V_0_1_xfExtractPixels_1_1_0_s_fu_304_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ret_61_fu_96 <= 8'd255;
        end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln1057_reg_569_pp0_iter3_reg == 1'd1))) begin
            ret_61_fu_96 <= ret_62_fu_100;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ret_62_fu_100 <= 8'd255;
        end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln1057_reg_569_pp0_iter3_reg == 1'd1))) begin
            ret_62_fu_100 <= src_buf_V_1_1_xfExtractPixels_1_1_0_s_fu_310_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ret_fu_88 <= 8'd255;
        end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln1057_reg_569_pp0_iter3_reg == 1'd1))) begin
            ret_fu_88 <= src_buf_V_2_1_xfExtractPixels_1_1_0_s_fu_316_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        col_V_3_reg_561 <= ap_sig_allocacmp_col_V_3;
        col_V_3_reg_561_pp0_iter1_reg <= col_V_3_reg_561;
        icmp_ln1057_52_reg_573_pp0_iter1_reg <= icmp_ln1057_52_reg_573;
        icmp_ln1057_reg_569 <= icmp_ln1057_fu_358_p2;
        icmp_ln1057_reg_569_pp0_iter1_reg <= icmp_ln1057_reg_569;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        icmp_ln1057_52_reg_573_pp0_iter2_reg <= icmp_ln1057_52_reg_573_pp0_iter1_reg;
        icmp_ln1057_reg_569_pp0_iter2_reg <= icmp_ln1057_reg_569_pp0_iter1_reg;
        icmp_ln1057_reg_569_pp0_iter3_reg <= icmp_ln1057_reg_569_pp0_iter2_reg;
        icmp_ln1061_reg_597_pp0_iter3_reg <= icmp_ln1061_reg_597;
        icmp_ln1061_reg_597_pp0_iter4_reg <= icmp_ln1061_reg_597_pp0_iter3_reg;
        icmp_ln1061_reg_597_pp0_iter5_reg <= icmp_ln1061_reg_597_pp0_iter4_reg;
        max_V_143_reg_629 <= max_V_143_fu_501_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_buf_cop_V_0_0_reg_270 <= ap_phi_reg_pp0_iter1_buf_cop_V_0_0_reg_270;
        ap_phi_reg_pp0_iter2_buf_cop_V_1_reg_281 <= ap_phi_reg_pp0_iter1_buf_cop_V_1_reg_281;
        ap_phi_reg_pp0_iter2_buf_cop_V_2_reg_292 <= ap_phi_reg_pp0_iter1_buf_cop_V_2_reg_292;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_arrayidx486_i181254_load_0_2_reg_258 <= ap_phi_reg_pp0_iter2_arrayidx486_i181254_load_0_2_reg_258;
        ap_phi_reg_pp0_iter3_buf_cop_V_0_0_reg_270 <= ap_phi_reg_pp0_iter2_buf_cop_V_0_0_reg_270;
        ap_phi_reg_pp0_iter3_buf_cop_V_1_reg_281 <= ap_phi_reg_pp0_iter2_buf_cop_V_1_reg_281;
        ap_phi_reg_pp0_iter3_buf_cop_V_2_reg_292 <= ap_phi_reg_pp0_iter2_buf_cop_V_2_reg_292;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1057_fu_358_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1057_52_reg_573 <= icmp_ln1057_52_fu_370_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1057_reg_569_pp0_iter1_reg == 1'd1))) begin
        icmp_ln1061_reg_597 <= icmp_ln1061_fu_399_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1057_reg_569_pp0_iter3_reg == 1'd1))) begin
        max_V_140_reg_623 <= max_V_140_fu_458_p3;
        ret_load_reg_611 <= ret_fu_88;
        src_buf_V_1_1_reg_617 <= src_buf_V_1_1_xfExtractPixels_1_1_0_s_fu_310_ap_return;
    end
end

always @ (*) begin
    if (((icmp_ln1057_fu_358_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln1057_reg_569_pp0_iter3_reg == 1'd0))) begin
        ap_condition_exit_pp0_iter4_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter4_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_col_V_3 = 13'd0;
    end else begin
        ap_sig_allocacmp_col_V_3 = col_V_fu_84;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_522)) begin
        if ((cmp_i_i127_i == 1'd1)) begin
            buf_V_0_address1 = zext_ln573_fu_387_p1;
        end else if ((cmp_i_i127_i_read_reg_543 == 1'd0)) begin
            buf_V_0_address1 = zext_ln573_2_fu_381_p1;
        end else begin
            buf_V_0_address1 = 'bx;
        end
    end else begin
        buf_V_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buf_V_0_ce0 = 1'b1;
    end else begin
        buf_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i127_i == 1'd1) & (icmp_ln1057_52_reg_573 == 1'd1) & (icmp_ln1057_reg_569 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln_read_reg_547 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i127_i_read_reg_543 == 1'd0) & (icmp_ln1057_52_reg_573 == 1'd1) & (icmp_ln1057_reg_569 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln_read_reg_547 == 2'd0)))) begin
        buf_V_0_ce1 = 1'b1;
    end else begin
        buf_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_522)) begin
        if ((cmp_i_i127_i == 1'd1)) begin
            buf_V_0_d1 = mat_ero2_4239_dout;
        end else if ((cmp_i_i127_i_read_reg_543 == 1'd0)) begin
            buf_V_0_d1 = 8'd255;
        end else begin
            buf_V_0_d1 = 'bx;
        end
    end else begin
        buf_V_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i127_i == 1'd1) & (icmp_ln1057_52_reg_573 == 1'd1) & (icmp_ln1057_reg_569 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln_read_reg_547 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i127_i_read_reg_543 == 1'd0) & (icmp_ln1057_52_reg_573 == 1'd1) & (icmp_ln1057_reg_569 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln_read_reg_547 == 2'd0)))) begin
        buf_V_0_we1 = 1'b1;
    end else begin
        buf_V_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_525)) begin
        if ((cmp_i_i127_i == 1'd1)) begin
            buf_V_1_address1 = zext_ln573_fu_387_p1;
        end else if ((cmp_i_i127_i_read_reg_543 == 1'd0)) begin
            buf_V_1_address1 = zext_ln573_2_fu_381_p1;
        end else begin
            buf_V_1_address1 = 'bx;
        end
    end else begin
        buf_V_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buf_V_1_ce0 = 1'b1;
    end else begin
        buf_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i127_i == 1'd1) & (icmp_ln1057_52_reg_573 == 1'd1) & (icmp_ln1057_reg_569 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln_read_reg_547 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i127_i_read_reg_543 == 1'd0) & (icmp_ln1057_52_reg_573 == 1'd1) & (icmp_ln1057_reg_569 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln_read_reg_547 == 2'd1)))) begin
        buf_V_1_ce1 = 1'b1;
    end else begin
        buf_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_525)) begin
        if ((cmp_i_i127_i == 1'd1)) begin
            buf_V_1_d1 = mat_ero2_4239_dout;
        end else if ((cmp_i_i127_i_read_reg_543 == 1'd0)) begin
            buf_V_1_d1 = 8'd255;
        end else begin
            buf_V_1_d1 = 'bx;
        end
    end else begin
        buf_V_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i127_i == 1'd1) & (icmp_ln1057_52_reg_573 == 1'd1) & (icmp_ln1057_reg_569 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln_read_reg_547 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i127_i_read_reg_543 == 1'd0) & (icmp_ln1057_52_reg_573 == 1'd1) & (icmp_ln1057_reg_569 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln_read_reg_547 == 2'd1)))) begin
        buf_V_1_we1 = 1'b1;
    end else begin
        buf_V_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_529)) begin
        if ((cmp_i_i127_i == 1'd1)) begin
            buf_V_2_address1 = zext_ln573_fu_387_p1;
        end else if ((cmp_i_i127_i_read_reg_543 == 1'd0)) begin
            buf_V_2_address1 = zext_ln573_2_fu_381_p1;
        end else begin
            buf_V_2_address1 = 'bx;
        end
    end else begin
        buf_V_2_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buf_V_2_ce0 = 1'b1;
    end else begin
        buf_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(trunc_ln_read_reg_547 == 2'd0) & ~(trunc_ln_read_reg_547 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i127_i == 1'd1) & (icmp_ln1057_52_reg_573 == 1'd1) & (icmp_ln1057_reg_569 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~(trunc_ln_read_reg_547 == 2'd0) & ~(trunc_ln_read_reg_547 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i127_i_read_reg_543 == 1'd0) & (icmp_ln1057_52_reg_573 == 1'd1) & (icmp_ln1057_reg_569 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buf_V_2_ce1 = 1'b1;
    end else begin
        buf_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_529)) begin
        if ((cmp_i_i127_i == 1'd1)) begin
            buf_V_2_d1 = mat_ero2_4239_dout;
        end else if ((cmp_i_i127_i_read_reg_543 == 1'd0)) begin
            buf_V_2_d1 = 8'd255;
        end else begin
            buf_V_2_d1 = 'bx;
        end
    end else begin
        buf_V_2_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln_read_reg_547 == 2'd0) & ~(trunc_ln_read_reg_547 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i127_i == 1'd1) & (icmp_ln1057_52_reg_573 == 1'd1) & (icmp_ln1057_reg_569 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~(trunc_ln_read_reg_547 == 2'd0) & ~(trunc_ln_read_reg_547 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i127_i_read_reg_543 == 1'd0) & (icmp_ln1057_52_reg_573 == 1'd1) & (icmp_ln1057_reg_569 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buf_V_2_we1 = 1'b1;
    end else begin
        buf_V_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op58_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mat_ero2_4239_blk_n = mat_ero2_4239_empty_n;
    end else begin
        mat_ero2_4239_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op58_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mat_ero2_4239_read = 1'b1;
    end else begin
        mat_ero2_4239_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln1061_reg_597_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        mat_lap2_4241_blk_n = mat_lap2_4241_full_n;
    end else begin
        mat_lap2_4241_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1061_reg_597_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        mat_lap2_4241_write = 1'b1;
    end else begin
        mat_lap2_4241_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((icmp_ln1061_reg_597_pp0_iter5_reg == 1'd0) & (mat_lap2_4241_full_n == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_predicate_op58_read_state2 == 1'b1) & (mat_ero2_4239_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((icmp_ln1061_reg_597_pp0_iter5_reg == 1'd0) & (mat_lap2_4241_full_n == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_predicate_op58_read_state2 == 1'b1) & (mat_ero2_4239_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((icmp_ln1061_reg_597_pp0_iter5_reg == 1'd0) & (mat_lap2_4241_full_n == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_predicate_op58_read_state2 == 1'b1) & (mat_ero2_4239_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((ap_predicate_op58_read_state2 == 1'b1) & (mat_ero2_4239_empty_n == 1'b0));
end

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state7_pp0_stage0_iter6 = ((icmp_ln1061_reg_597_pp0_iter5_reg == 1'd0) & (mat_lap2_4241_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_270 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_272 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_283 = ((icmp_ln1057_fu_358_p2 == 1'd1) & (icmp_ln1057_52_fu_370_p2 == 1'd1) & (cmp_i_i127_i_read_read_fu_104_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_522 = ((1'b0 == ap_block_pp0_stage0) & (icmp_ln1057_52_reg_573 == 1'd1) & (icmp_ln1057_reg_569 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln_read_reg_547 == 2'd0));
end

always @ (*) begin
    ap_condition_525 = ((1'b0 == ap_block_pp0_stage0) & (icmp_ln1057_52_reg_573 == 1'd1) & (icmp_ln1057_reg_569 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln_read_reg_547 == 2'd1));
end

always @ (*) begin
    ap_condition_529 = (~(trunc_ln_read_reg_547 == 2'd0) & ~(trunc_ln_read_reg_547 == 2'd1) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln1057_52_reg_573 == 1'd1) & (icmp_ln1057_reg_569 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_58 = ((cmp_i_i127_i == 1'd1) & (icmp_ln1057_52_reg_573 == 1'd1) & (icmp_ln1057_reg_569 == 1'd1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_arrayidx486_i181254_load_0_2_reg_258 = 'bx;

assign ap_phi_reg_pp0_iter0_buf_cop_V_0_0_reg_270 = 'bx;

assign ap_phi_reg_pp0_iter0_buf_cop_V_1_reg_281 = 'bx;

assign ap_phi_reg_pp0_iter0_buf_cop_V_2_reg_292 = 'bx;

always @ (*) begin
    ap_predicate_op58_read_state2 = ((cmp_i_i127_i == 1'd1) & (icmp_ln1057_52_reg_573 == 1'd1) & (icmp_ln1057_reg_569 == 1'd1));
end

assign buf_V_0_address0 = zext_ln1795_fu_393_p1;

assign buf_V_1_address0 = zext_ln1795_fu_393_p1;

assign buf_V_2_address0 = zext_ln1795_fu_393_p1;

assign cmp_i_i127_i_read_read_fu_104_p2 = cmp_i_i127_i;

assign cmp_i_i127_i_read_reg_543 = cmp_i_i127_i;

assign col_V_4_fu_364_p2 = (ap_sig_allocacmp_col_V_3 + 13'd1);

assign icmp_ln1057_52_fu_370_p2 = ((zext_ln1057_fu_350_p1 < img_width) ? 1'b1 : 1'b0);

assign icmp_ln1057_53_fu_438_p2 = ((ret_61_fu_96 < max_V_fu_92) ? 1'b1 : 1'b0);

assign icmp_ln1057_54_fu_452_p2 = ((ret_62_fu_100 < max_V_139_fu_444_p3) ? 1'b1 : 1'b0);

assign icmp_ln1057_55_fu_486_p2 = ((src_buf_V_1_1_reg_617 < max_V_140_reg_623) ? 1'b1 : 1'b0);

assign icmp_ln1057_56_fu_496_p2 = ((ret_load_reg_611 < max_V_141_fu_490_p3) ? 1'b1 : 1'b0);

assign icmp_ln1057_fu_358_p2 = ((zext_ln1057_4_fu_354_p1 < add_ln1795) ? 1'b1 : 1'b0);

assign icmp_ln1061_fu_399_p2 = ((col_V_3_reg_561_pp0_iter1_reg == 13'd0) ? 1'b1 : 1'b0);

assign mat_lap2_4241_din = max_V_143_reg_629;

assign max_V_139_fu_444_p3 = ((icmp_ln1057_53_fu_438_p2[0:0] == 1'b1) ? ret_61_fu_96 : max_V_fu_92);

assign max_V_140_fu_458_p3 = ((icmp_ln1057_54_fu_452_p2[0:0] == 1'b1) ? ret_62_fu_100 : max_V_139_fu_444_p3);

assign max_V_141_fu_490_p3 = ((icmp_ln1057_55_fu_486_p2[0:0] == 1'b1) ? src_buf_V_1_1_reg_617 : max_V_140_reg_623);

assign max_V_143_fu_501_p3 = ((icmp_ln1057_56_fu_496_p2[0:0] == 1'b1) ? ret_load_reg_611 : max_V_141_fu_490_p3);

assign trunc_ln_read_reg_547 = trunc_ln;

assign zext_ln1057_4_fu_354_p1 = ap_sig_allocacmp_col_V_3;

assign zext_ln1057_fu_350_p1 = ap_sig_allocacmp_col_V_3;

assign zext_ln1795_fu_393_p1 = col_V_3_reg_561_pp0_iter1_reg;

assign zext_ln573_2_fu_381_p1 = col_V_3_reg_561;

assign zext_ln573_fu_387_p1 = col_V_3_reg_561;

endmodule //reversi_accel_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop
