--------------------------------------------------------------------------------
Release 14.6 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 3 -s 1 -n 10 -fastpaths
-xml FPGA_TOP_ML505.twx FPGA_TOP_ML505.ncd -o FPGA_TOP_ML505.twr
FPGA_TOP_ML505.pcf

Design file:              FPGA_TOP_ML505.ncd
Physical constraint file: FPGA_TOP_ML505.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2013-06-08, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_USER_CLK = PERIOD TIMEGRP "CLK_33MHZ_FPGA" 30.3 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 15491 paths analyzed, 308 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.413ns.
--------------------------------------------------------------------------------

Paths for end point lockResetParse/BP[0].D/CntReg/Out_17 (SLICE_X87Y49.B2), 394 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lockResetParse/BP[0].D/CntReg/Out_10 (FF)
  Destination:          lockResetParse/BP[0].D/CntReg/Out_17 (FF)
  Requirement:          30.300ns
  Data Path Delay:      5.357ns (Levels of Logic = 8)
  Clock Path Skew:      -0.021ns (0.115 - 0.136)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: lockResetParse/BP[0].D/CntReg/Out_10 to lockResetParse/BP[0].D/CntReg/Out_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y47.CQ      Tcko                  0.450   lockResetParse/BP[0].D/CntReg/Out<11>
                                                       lockResetParse/BP[0].D/CntReg/Out_10
    SLICE_X84Y46.B1      net (fanout=5)        1.224   lockResetParse/BP[0].D/CntReg/Out<10>
    SLICE_X84Y46.B       Tilo                  0.094   lockResetParse/BP[0].D/NextCount_or000036
                                                       lockResetParse/BP[0].D/NextCount_and000025
    SLICE_X85Y46.A1      net (fanout=21)       0.835   lockResetParse/BP[0].D/NextCount_and000025
    SLICE_X85Y46.A       Tilo                  0.094   lockResetParse/BP[0].D/NextCount_or000025
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X86Y45.A3      net (fanout=1)        0.734   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X86Y45.COUT    Topcya                0.509   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X86Y46.CIN     net (fanout=1)        0.000   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X86Y46.COUT    Tbyp                  0.104   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X86Y47.CIN     net (fanout=1)        0.000   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X86Y47.COUT    Tbyp                  0.104   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X86Y48.CIN     net (fanout=1)        0.000   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X86Y48.COUT    Tbyp                  0.104   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X86Y49.CIN     net (fanout=1)        0.000   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X86Y49.BMUX    Tcinb                 0.335   lockResetParse/BP[0].D/NextCount_share0000<18>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_xor<18>
    SLICE_X87Y49.B2      net (fanout=1)        0.743   lockResetParse/BP[0].D/NextCount_share0000<17>
    SLICE_X87Y49.CLK     Tas                   0.027   lockResetParse/BP[0].D/CntReg/Out<18>
                                                       lockResetParse/BP[0].D/NextCount<17>1
                                                       lockResetParse/BP[0].D/CntReg/Out_17
    -------------------------------------------------  ---------------------------
    Total                                      5.357ns (1.821ns logic, 3.536ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lockResetParse/BP[0].D/CntReg/Out_18 (FF)
  Destination:          lockResetParse/BP[0].D/CntReg/Out_17 (FF)
  Requirement:          30.300ns
  Data Path Delay:      5.097ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: lockResetParse/BP[0].D/CntReg/Out_18 to lockResetParse/BP[0].D/CntReg/Out_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y49.CQ      Tcko                  0.450   lockResetParse/BP[0].D/CntReg/Out<18>
                                                       lockResetParse/BP[0].D/CntReg/Out_18
    SLICE_X84Y48.A1      net (fanout=4)        1.073   lockResetParse/BP[0].D/CntReg/Out<18>
    SLICE_X84Y48.A       Tilo                  0.094   lockResetParse/BP[0].D/NextCount_and00008
                                                       lockResetParse/BP[0].D/NextCount_and00008
    SLICE_X85Y46.A4      net (fanout=21)       0.726   lockResetParse/BP[0].D/NextCount_and00008
    SLICE_X85Y46.A       Tilo                  0.094   lockResetParse/BP[0].D/NextCount_or000025
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X86Y45.A3      net (fanout=1)        0.734   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X86Y45.COUT    Topcya                0.509   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X86Y46.CIN     net (fanout=1)        0.000   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X86Y46.COUT    Tbyp                  0.104   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X86Y47.CIN     net (fanout=1)        0.000   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X86Y47.COUT    Tbyp                  0.104   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X86Y48.CIN     net (fanout=1)        0.000   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X86Y48.COUT    Tbyp                  0.104   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X86Y49.CIN     net (fanout=1)        0.000   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X86Y49.BMUX    Tcinb                 0.335   lockResetParse/BP[0].D/NextCount_share0000<18>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_xor<18>
    SLICE_X87Y49.B2      net (fanout=1)        0.743   lockResetParse/BP[0].D/NextCount_share0000<17>
    SLICE_X87Y49.CLK     Tas                   0.027   lockResetParse/BP[0].D/CntReg/Out<18>
                                                       lockResetParse/BP[0].D/NextCount<17>1
                                                       lockResetParse/BP[0].D/CntReg/Out_17
    -------------------------------------------------  ---------------------------
    Total                                      5.097ns (1.821ns logic, 3.276ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lockResetParse/BP[0].D/CntReg/Out_17 (FF)
  Destination:          lockResetParse/BP[0].D/CntReg/Out_17 (FF)
  Requirement:          30.300ns
  Data Path Delay:      5.039ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: lockResetParse/BP[0].D/CntReg/Out_17 to lockResetParse/BP[0].D/CntReg/Out_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y49.BQ      Tcko                  0.450   lockResetParse/BP[0].D/CntReg/Out<18>
                                                       lockResetParse/BP[0].D/CntReg/Out_17
    SLICE_X84Y47.A2      net (fanout=8)        0.979   lockResetParse/BP[0].D/CntReg/Out<17>
    SLICE_X84Y47.A       Tilo                  0.094   N10
                                                       lockResetParse/BP[0].D/NextCount_and000050_SW0
    SLICE_X85Y46.A2      net (fanout=17)       0.762   N10
    SLICE_X85Y46.A       Tilo                  0.094   lockResetParse/BP[0].D/NextCount_or000025
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X86Y45.A3      net (fanout=1)        0.734   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X86Y45.COUT    Topcya                0.509   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X86Y46.CIN     net (fanout=1)        0.000   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X86Y46.COUT    Tbyp                  0.104   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X86Y47.CIN     net (fanout=1)        0.000   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X86Y47.COUT    Tbyp                  0.104   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X86Y48.CIN     net (fanout=1)        0.000   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X86Y48.COUT    Tbyp                  0.104   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X86Y49.CIN     net (fanout=1)        0.000   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X86Y49.BMUX    Tcinb                 0.335   lockResetParse/BP[0].D/NextCount_share0000<18>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_xor<18>
    SLICE_X87Y49.B2      net (fanout=1)        0.743   lockResetParse/BP[0].D/NextCount_share0000<17>
    SLICE_X87Y49.CLK     Tas                   0.027   lockResetParse/BP[0].D/CntReg/Out<18>
                                                       lockResetParse/BP[0].D/NextCount<17>1
                                                       lockResetParse/BP[0].D/CntReg/Out_17
    -------------------------------------------------  ---------------------------
    Total                                      5.039ns (1.821ns logic, 3.218ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Paths for end point lockResetParse/BP[0].D/CntReg/Out_16 (SLICE_X87Y49.A2), 374 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lockResetParse/BP[0].D/CntReg/Out_10 (FF)
  Destination:          lockResetParse/BP[0].D/CntReg/Out_16 (FF)
  Requirement:          30.300ns
  Data Path Delay:      5.295ns (Levels of Logic = 8)
  Clock Path Skew:      -0.021ns (0.115 - 0.136)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: lockResetParse/BP[0].D/CntReg/Out_10 to lockResetParse/BP[0].D/CntReg/Out_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y47.CQ      Tcko                  0.450   lockResetParse/BP[0].D/CntReg/Out<11>
                                                       lockResetParse/BP[0].D/CntReg/Out_10
    SLICE_X84Y46.B1      net (fanout=5)        1.224   lockResetParse/BP[0].D/CntReg/Out<10>
    SLICE_X84Y46.B       Tilo                  0.094   lockResetParse/BP[0].D/NextCount_or000036
                                                       lockResetParse/BP[0].D/NextCount_and000025
    SLICE_X85Y46.A1      net (fanout=21)       0.835   lockResetParse/BP[0].D/NextCount_and000025
    SLICE_X85Y46.A       Tilo                  0.094   lockResetParse/BP[0].D/NextCount_or000025
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X86Y45.A3      net (fanout=1)        0.734   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X86Y45.COUT    Topcya                0.509   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X86Y46.CIN     net (fanout=1)        0.000   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X86Y46.COUT    Tbyp                  0.104   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X86Y47.CIN     net (fanout=1)        0.000   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X86Y47.COUT    Tbyp                  0.104   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X86Y48.CIN     net (fanout=1)        0.000   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X86Y48.COUT    Tbyp                  0.104   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X86Y49.CIN     net (fanout=1)        0.000   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X86Y49.AMUX    Tcina                 0.271   lockResetParse/BP[0].D/NextCount_share0000<18>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_xor<18>
    SLICE_X87Y49.A2      net (fanout=1)        0.746   lockResetParse/BP[0].D/NextCount_share0000<16>
    SLICE_X87Y49.CLK     Tas                   0.026   lockResetParse/BP[0].D/CntReg/Out<18>
                                                       lockResetParse/BP[0].D/NextCount<16>1
                                                       lockResetParse/BP[0].D/CntReg/Out_16
    -------------------------------------------------  ---------------------------
    Total                                      5.295ns (1.756ns logic, 3.539ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lockResetParse/BP[0].D/CntReg/Out_18 (FF)
  Destination:          lockResetParse/BP[0].D/CntReg/Out_16 (FF)
  Requirement:          30.300ns
  Data Path Delay:      5.035ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: lockResetParse/BP[0].D/CntReg/Out_18 to lockResetParse/BP[0].D/CntReg/Out_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y49.CQ      Tcko                  0.450   lockResetParse/BP[0].D/CntReg/Out<18>
                                                       lockResetParse/BP[0].D/CntReg/Out_18
    SLICE_X84Y48.A1      net (fanout=4)        1.073   lockResetParse/BP[0].D/CntReg/Out<18>
    SLICE_X84Y48.A       Tilo                  0.094   lockResetParse/BP[0].D/NextCount_and00008
                                                       lockResetParse/BP[0].D/NextCount_and00008
    SLICE_X85Y46.A4      net (fanout=21)       0.726   lockResetParse/BP[0].D/NextCount_and00008
    SLICE_X85Y46.A       Tilo                  0.094   lockResetParse/BP[0].D/NextCount_or000025
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X86Y45.A3      net (fanout=1)        0.734   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X86Y45.COUT    Topcya                0.509   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X86Y46.CIN     net (fanout=1)        0.000   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X86Y46.COUT    Tbyp                  0.104   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X86Y47.CIN     net (fanout=1)        0.000   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X86Y47.COUT    Tbyp                  0.104   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X86Y48.CIN     net (fanout=1)        0.000   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X86Y48.COUT    Tbyp                  0.104   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X86Y49.CIN     net (fanout=1)        0.000   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X86Y49.AMUX    Tcina                 0.271   lockResetParse/BP[0].D/NextCount_share0000<18>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_xor<18>
    SLICE_X87Y49.A2      net (fanout=1)        0.746   lockResetParse/BP[0].D/NextCount_share0000<16>
    SLICE_X87Y49.CLK     Tas                   0.026   lockResetParse/BP[0].D/CntReg/Out<18>
                                                       lockResetParse/BP[0].D/NextCount<16>1
                                                       lockResetParse/BP[0].D/CntReg/Out_16
    -------------------------------------------------  ---------------------------
    Total                                      5.035ns (1.756ns logic, 3.279ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lockResetParse/BP[0].D/CntReg/Out_17 (FF)
  Destination:          lockResetParse/BP[0].D/CntReg/Out_16 (FF)
  Requirement:          30.300ns
  Data Path Delay:      4.977ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: lockResetParse/BP[0].D/CntReg/Out_17 to lockResetParse/BP[0].D/CntReg/Out_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y49.BQ      Tcko                  0.450   lockResetParse/BP[0].D/CntReg/Out<18>
                                                       lockResetParse/BP[0].D/CntReg/Out_17
    SLICE_X84Y47.A2      net (fanout=8)        0.979   lockResetParse/BP[0].D/CntReg/Out<17>
    SLICE_X84Y47.A       Tilo                  0.094   N10
                                                       lockResetParse/BP[0].D/NextCount_and000050_SW0
    SLICE_X85Y46.A2      net (fanout=17)       0.762   N10
    SLICE_X85Y46.A       Tilo                  0.094   lockResetParse/BP[0].D/NextCount_or000025
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X86Y45.A3      net (fanout=1)        0.734   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X86Y45.COUT    Topcya                0.509   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X86Y46.CIN     net (fanout=1)        0.000   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X86Y46.COUT    Tbyp                  0.104   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X86Y47.CIN     net (fanout=1)        0.000   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X86Y47.COUT    Tbyp                  0.104   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X86Y48.CIN     net (fanout=1)        0.000   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X86Y48.COUT    Tbyp                  0.104   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X86Y49.CIN     net (fanout=1)        0.000   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X86Y49.AMUX    Tcina                 0.271   lockResetParse/BP[0].D/NextCount_share0000<18>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_xor<18>
    SLICE_X87Y49.A2      net (fanout=1)        0.746   lockResetParse/BP[0].D/NextCount_share0000<16>
    SLICE_X87Y49.CLK     Tas                   0.026   lockResetParse/BP[0].D/CntReg/Out<18>
                                                       lockResetParse/BP[0].D/NextCount<16>1
                                                       lockResetParse/BP[0].D/CntReg/Out_16
    -------------------------------------------------  ---------------------------
    Total                                      4.977ns (1.756ns logic, 3.221ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

Paths for end point lockResetParse/BP[0].D/CntReg/Out_13 (SLICE_X87Y48.B2), 312 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lockResetParse/BP[0].D/CntReg/Out_10 (FF)
  Destination:          lockResetParse/BP[0].D/CntReg/Out_13 (FF)
  Requirement:          30.300ns
  Data Path Delay:      5.253ns (Levels of Logic = 7)
  Clock Path Skew:      -0.015ns (0.121 - 0.136)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: lockResetParse/BP[0].D/CntReg/Out_10 to lockResetParse/BP[0].D/CntReg/Out_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y47.CQ      Tcko                  0.450   lockResetParse/BP[0].D/CntReg/Out<11>
                                                       lockResetParse/BP[0].D/CntReg/Out_10
    SLICE_X84Y46.B1      net (fanout=5)        1.224   lockResetParse/BP[0].D/CntReg/Out<10>
    SLICE_X84Y46.B       Tilo                  0.094   lockResetParse/BP[0].D/NextCount_or000036
                                                       lockResetParse/BP[0].D/NextCount_and000025
    SLICE_X85Y46.A1      net (fanout=21)       0.835   lockResetParse/BP[0].D/NextCount_and000025
    SLICE_X85Y46.A       Tilo                  0.094   lockResetParse/BP[0].D/NextCount_or000025
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X86Y45.A3      net (fanout=1)        0.734   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X86Y45.COUT    Topcya                0.509   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X86Y46.CIN     net (fanout=1)        0.000   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X86Y46.COUT    Tbyp                  0.104   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X86Y47.CIN     net (fanout=1)        0.000   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X86Y47.COUT    Tbyp                  0.104   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X86Y48.CIN     net (fanout=1)        0.000   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X86Y48.BMUX    Tcinb                 0.335   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X87Y48.B2      net (fanout=1)        0.743   lockResetParse/BP[0].D/NextCount_share0000<13>
    SLICE_X87Y48.CLK     Tas                   0.027   lockResetParse/BP[0].D/CntReg/Out<15>
                                                       lockResetParse/BP[0].D/NextCount<13>1
                                                       lockResetParse/BP[0].D/CntReg/Out_13
    -------------------------------------------------  ---------------------------
    Total                                      5.253ns (1.717ns logic, 3.536ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lockResetParse/BP[0].D/CntReg/Out_18 (FF)
  Destination:          lockResetParse/BP[0].D/CntReg/Out_13 (FF)
  Requirement:          30.300ns
  Data Path Delay:      4.993ns (Levels of Logic = 7)
  Clock Path Skew:      -0.002ns (0.121 - 0.123)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: lockResetParse/BP[0].D/CntReg/Out_18 to lockResetParse/BP[0].D/CntReg/Out_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y49.CQ      Tcko                  0.450   lockResetParse/BP[0].D/CntReg/Out<18>
                                                       lockResetParse/BP[0].D/CntReg/Out_18
    SLICE_X84Y48.A1      net (fanout=4)        1.073   lockResetParse/BP[0].D/CntReg/Out<18>
    SLICE_X84Y48.A       Tilo                  0.094   lockResetParse/BP[0].D/NextCount_and00008
                                                       lockResetParse/BP[0].D/NextCount_and00008
    SLICE_X85Y46.A4      net (fanout=21)       0.726   lockResetParse/BP[0].D/NextCount_and00008
    SLICE_X85Y46.A       Tilo                  0.094   lockResetParse/BP[0].D/NextCount_or000025
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X86Y45.A3      net (fanout=1)        0.734   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X86Y45.COUT    Topcya                0.509   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X86Y46.CIN     net (fanout=1)        0.000   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X86Y46.COUT    Tbyp                  0.104   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X86Y47.CIN     net (fanout=1)        0.000   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X86Y47.COUT    Tbyp                  0.104   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X86Y48.CIN     net (fanout=1)        0.000   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X86Y48.BMUX    Tcinb                 0.335   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X87Y48.B2      net (fanout=1)        0.743   lockResetParse/BP[0].D/NextCount_share0000<13>
    SLICE_X87Y48.CLK     Tas                   0.027   lockResetParse/BP[0].D/CntReg/Out<15>
                                                       lockResetParse/BP[0].D/NextCount<13>1
                                                       lockResetParse/BP[0].D/CntReg/Out_13
    -------------------------------------------------  ---------------------------
    Total                                      4.993ns (1.717ns logic, 3.276ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lockResetParse/BP[0].D/CntReg/Out_17 (FF)
  Destination:          lockResetParse/BP[0].D/CntReg/Out_13 (FF)
  Requirement:          30.300ns
  Data Path Delay:      4.935ns (Levels of Logic = 7)
  Clock Path Skew:      -0.002ns (0.121 - 0.123)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: lockResetParse/BP[0].D/CntReg/Out_17 to lockResetParse/BP[0].D/CntReg/Out_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y49.BQ      Tcko                  0.450   lockResetParse/BP[0].D/CntReg/Out<18>
                                                       lockResetParse/BP[0].D/CntReg/Out_17
    SLICE_X84Y47.A2      net (fanout=8)        0.979   lockResetParse/BP[0].D/CntReg/Out<17>
    SLICE_X84Y47.A       Tilo                  0.094   N10
                                                       lockResetParse/BP[0].D/NextCount_and000050_SW0
    SLICE_X85Y46.A2      net (fanout=17)       0.762   N10
    SLICE_X85Y46.A       Tilo                  0.094   lockResetParse/BP[0].D/NextCount_or000025
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X86Y45.A3      net (fanout=1)        0.734   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X86Y45.COUT    Topcya                0.509   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X86Y46.CIN     net (fanout=1)        0.000   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X86Y46.COUT    Tbyp                  0.104   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X86Y47.CIN     net (fanout=1)        0.000   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X86Y47.COUT    Tbyp                  0.104   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X86Y48.CIN     net (fanout=1)        0.000   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X86Y48.BMUX    Tcinb                 0.335   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X87Y48.B2      net (fanout=1)        0.743   lockResetParse/BP[0].D/NextCount_share0000<13>
    SLICE_X87Y48.CLK     Tas                   0.027   lockResetParse/BP[0].D/CntReg/Out<15>
                                                       lockResetParse/BP[0].D/NextCount<13>1
                                                       lockResetParse/BP[0].D/CntReg/Out_13
    -------------------------------------------------  ---------------------------
    Total                                      4.935ns (1.717ns logic, 3.218ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Paths for end point lockResetParse/BP[0].D/CntReg/Out_18 (SLICE_X87Y49.C3), 415 paths
--------------------------------------------------------------------------------
Slack (setup path):     25.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lockResetParse/BP[0].D/CntReg/Out_10 (FF)
  Destination:          lockResetParse/BP[0].D/CntReg/Out_18 (FF)
  Requirement:          30.300ns
  Data Path Delay:      5.202ns (Levels of Logic = 8)
  Clock Path Skew:      -0.021ns (0.115 - 0.136)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: lockResetParse/BP[0].D/CntReg/Out_10 to lockResetParse/BP[0].D/CntReg/Out_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y47.CQ      Tcko                  0.450   lockResetParse/BP[0].D/CntReg/Out<11>
                                                       lockResetParse/BP[0].D/CntReg/Out_10
    SLICE_X84Y46.B1      net (fanout=5)        1.224   lockResetParse/BP[0].D/CntReg/Out<10>
    SLICE_X84Y46.B       Tilo                  0.094   lockResetParse/BP[0].D/NextCount_or000036
                                                       lockResetParse/BP[0].D/NextCount_and000025
    SLICE_X85Y46.A1      net (fanout=21)       0.835   lockResetParse/BP[0].D/NextCount_and000025
    SLICE_X85Y46.A       Tilo                  0.094   lockResetParse/BP[0].D/NextCount_or000025
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X86Y45.A3      net (fanout=1)        0.734   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X86Y45.COUT    Topcya                0.509   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X86Y46.CIN     net (fanout=1)        0.000   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X86Y46.COUT    Tbyp                  0.104   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X86Y47.CIN     net (fanout=1)        0.000   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X86Y47.COUT    Tbyp                  0.104   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X86Y48.CIN     net (fanout=1)        0.000   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X86Y48.COUT    Tbyp                  0.104   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X86Y49.CIN     net (fanout=1)        0.000   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X86Y49.CMUX    Tcinc                 0.334   lockResetParse/BP[0].D/NextCount_share0000<18>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_xor<18>
    SLICE_X87Y49.C3      net (fanout=1)        0.587   lockResetParse/BP[0].D/NextCount_share0000<18>
    SLICE_X87Y49.CLK     Tas                   0.029   lockResetParse/BP[0].D/CntReg/Out<18>
                                                       lockResetParse/BP[0].D/NextCount<18>1
                                                       lockResetParse/BP[0].D/CntReg/Out_18
    -------------------------------------------------  ---------------------------
    Total                                      5.202ns (1.822ns logic, 3.380ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lockResetParse/BP[0].D/CntReg/Out_18 (FF)
  Destination:          lockResetParse/BP[0].D/CntReg/Out_18 (FF)
  Requirement:          30.300ns
  Data Path Delay:      4.942ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: lockResetParse/BP[0].D/CntReg/Out_18 to lockResetParse/BP[0].D/CntReg/Out_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y49.CQ      Tcko                  0.450   lockResetParse/BP[0].D/CntReg/Out<18>
                                                       lockResetParse/BP[0].D/CntReg/Out_18
    SLICE_X84Y48.A1      net (fanout=4)        1.073   lockResetParse/BP[0].D/CntReg/Out<18>
    SLICE_X84Y48.A       Tilo                  0.094   lockResetParse/BP[0].D/NextCount_and00008
                                                       lockResetParse/BP[0].D/NextCount_and00008
    SLICE_X85Y46.A4      net (fanout=21)       0.726   lockResetParse/BP[0].D/NextCount_and00008
    SLICE_X85Y46.A       Tilo                  0.094   lockResetParse/BP[0].D/NextCount_or000025
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X86Y45.A3      net (fanout=1)        0.734   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X86Y45.COUT    Topcya                0.509   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X86Y46.CIN     net (fanout=1)        0.000   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X86Y46.COUT    Tbyp                  0.104   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X86Y47.CIN     net (fanout=1)        0.000   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X86Y47.COUT    Tbyp                  0.104   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X86Y48.CIN     net (fanout=1)        0.000   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X86Y48.COUT    Tbyp                  0.104   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X86Y49.CIN     net (fanout=1)        0.000   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X86Y49.CMUX    Tcinc                 0.334   lockResetParse/BP[0].D/NextCount_share0000<18>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_xor<18>
    SLICE_X87Y49.C3      net (fanout=1)        0.587   lockResetParse/BP[0].D/NextCount_share0000<18>
    SLICE_X87Y49.CLK     Tas                   0.029   lockResetParse/BP[0].D/CntReg/Out<18>
                                                       lockResetParse/BP[0].D/NextCount<18>1
                                                       lockResetParse/BP[0].D/CntReg/Out_18
    -------------------------------------------------  ---------------------------
    Total                                      4.942ns (1.822ns logic, 3.120ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lockResetParse/BP[0].D/CntReg/Out_17 (FF)
  Destination:          lockResetParse/BP[0].D/CntReg/Out_18 (FF)
  Requirement:          30.300ns
  Data Path Delay:      4.884ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: lockResetParse/BP[0].D/CntReg/Out_17 to lockResetParse/BP[0].D/CntReg/Out_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y49.BQ      Tcko                  0.450   lockResetParse/BP[0].D/CntReg/Out<18>
                                                       lockResetParse/BP[0].D/CntReg/Out_17
    SLICE_X84Y47.A2      net (fanout=8)        0.979   lockResetParse/BP[0].D/CntReg/Out<17>
    SLICE_X84Y47.A       Tilo                  0.094   N10
                                                       lockResetParse/BP[0].D/NextCount_and000050_SW0
    SLICE_X85Y46.A2      net (fanout=17)       0.762   N10
    SLICE_X85Y46.A       Tilo                  0.094   lockResetParse/BP[0].D/NextCount_or000025
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X86Y45.A3      net (fanout=1)        0.734   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X86Y45.COUT    Topcya                0.509   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X86Y46.CIN     net (fanout=1)        0.000   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X86Y46.COUT    Tbyp                  0.104   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X86Y47.CIN     net (fanout=1)        0.000   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X86Y47.COUT    Tbyp                  0.104   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X86Y48.CIN     net (fanout=1)        0.000   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X86Y48.COUT    Tbyp                  0.104   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X86Y49.CIN     net (fanout=1)        0.000   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X86Y49.CMUX    Tcinc                 0.334   lockResetParse/BP[0].D/NextCount_share0000<18>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_xor<18>
    SLICE_X87Y49.C3      net (fanout=1)        0.587   lockResetParse/BP[0].D/NextCount_share0000<18>
    SLICE_X87Y49.CLK     Tas                   0.029   lockResetParse/BP[0].D/CntReg/Out<18>
                                                       lockResetParse/BP[0].D/NextCount<18>1
                                                       lockResetParse/BP[0].D/CntReg/Out_18
    -------------------------------------------------  ---------------------------
    Total                                      4.884ns (1.822ns logic, 3.062ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------

Paths for end point systemResetParse/BP[0].D/CntReg/Out_14 (SLICE_X80Y119.C1), 333 paths
--------------------------------------------------------------------------------
Slack (setup path):     25.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               systemResetParse/BP[0].D/CntReg/Out_16 (FF)
  Destination:          systemResetParse/BP[0].D/CntReg/Out_14 (FF)
  Requirement:          30.300ns
  Data Path Delay:      5.039ns (Levels of Logic = 7)
  Clock Path Skew:      -0.170ns (1.335 - 1.505)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: systemResetParse/BP[0].D/CntReg/Out_16 to systemResetParse/BP[0].D/CntReg/Out_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y120.AQ     Tcko                  0.471   systemResetParse/BP[0].D/CntReg/Out<18>
                                                       systemResetParse/BP[0].D/CntReg/Out_16
    SLICE_X81Y115.D1     net (fanout=8)        1.227   systemResetParse/BP[0].D/CntReg/Out<16>
    SLICE_X81Y115.D      Tilo                  0.094   N6
                                                       systemResetParse/BP[0].D/NextCount_and000050_SW0
    SLICE_X81Y115.A1     net (fanout=17)       0.724   N6
    SLICE_X81Y115.A      Tilo                  0.094   N6
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X81Y116.A4     net (fanout=1)        0.490   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X81Y116.COUT   Topcya                0.509   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X81Y117.CIN    net (fanout=1)        0.000   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X81Y117.COUT   Tbyp                  0.104   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X81Y118.CIN    net (fanout=1)        0.000   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X81Y118.COUT   Tbyp                  0.104   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X81Y119.CIN    net (fanout=1)        0.000   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X81Y119.CMUX   Tcinc                 0.334   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X80Y119.C1     net (fanout=1)        0.879   systemResetParse/BP[0].D/NextCount_share0000<14>
    SLICE_X80Y119.CLK    Tas                   0.009   systemResetParse/BP[0].D/CntReg/Out<15>
                                                       systemResetParse/BP[0].D/NextCount<14>1
                                                       systemResetParse/BP[0].D/CntReg/Out_14
    -------------------------------------------------  ---------------------------
    Total                                      5.039ns (1.719ns logic, 3.320ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.253ns (requirement - (data path - clock path skew + uncertainty))
  Source:               systemResetParse/BP[0].D/CntReg/Out_12 (FF)
  Destination:          systemResetParse/BP[0].D/CntReg/Out_14 (FF)
  Requirement:          30.300ns
  Data Path Delay:      5.012ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: systemResetParse/BP[0].D/CntReg/Out_12 to systemResetParse/BP[0].D/CntReg/Out_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y119.AQ     Tcko                  0.471   systemResetParse/BP[0].D/CntReg/Out<15>
                                                       systemResetParse/BP[0].D/CntReg/Out_12
    SLICE_X83Y118.A2     net (fanout=5)        0.947   systemResetParse/BP[0].D/CntReg/Out<12>
    SLICE_X83Y118.A      Tilo                  0.094   systemResetParse/BP[0].D/NextCount_and00008
                                                       systemResetParse/BP[0].D/NextCount_and00008
    SLICE_X81Y115.A2     net (fanout=21)       0.977   systemResetParse/BP[0].D/NextCount_and00008
    SLICE_X81Y115.A      Tilo                  0.094   N6
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X81Y116.A4     net (fanout=1)        0.490   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X81Y116.COUT   Topcya                0.509   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X81Y117.CIN    net (fanout=1)        0.000   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X81Y117.COUT   Tbyp                  0.104   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X81Y118.CIN    net (fanout=1)        0.000   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X81Y118.COUT   Tbyp                  0.104   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X81Y119.CIN    net (fanout=1)        0.000   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X81Y119.CMUX   Tcinc                 0.334   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X80Y119.C1     net (fanout=1)        0.879   systemResetParse/BP[0].D/NextCount_share0000<14>
    SLICE_X80Y119.CLK    Tas                   0.009   systemResetParse/BP[0].D/CntReg/Out<15>
                                                       systemResetParse/BP[0].D/NextCount<14>1
                                                       systemResetParse/BP[0].D/CntReg/Out_14
    -------------------------------------------------  ---------------------------
    Total                                      5.012ns (1.719ns logic, 3.293ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               systemResetParse/BP[0].D/CntReg/Out_18 (FF)
  Destination:          systemResetParse/BP[0].D/CntReg/Out_14 (FF)
  Requirement:          30.300ns
  Data Path Delay:      4.826ns (Levels of Logic = 7)
  Clock Path Skew:      -0.170ns (1.335 - 1.505)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: systemResetParse/BP[0].D/CntReg/Out_18 to systemResetParse/BP[0].D/CntReg/Out_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y120.CQ     Tcko                  0.471   systemResetParse/BP[0].D/CntReg/Out<18>
                                                       systemResetParse/BP[0].D/CntReg/Out_18
    SLICE_X83Y118.A3     net (fanout=4)        0.761   systemResetParse/BP[0].D/CntReg/Out<18>
    SLICE_X83Y118.A      Tilo                  0.094   systemResetParse/BP[0].D/NextCount_and00008
                                                       systemResetParse/BP[0].D/NextCount_and00008
    SLICE_X81Y115.A2     net (fanout=21)       0.977   systemResetParse/BP[0].D/NextCount_and00008
    SLICE_X81Y115.A      Tilo                  0.094   N6
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X81Y116.A4     net (fanout=1)        0.490   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X81Y116.COUT   Topcya                0.509   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X81Y117.CIN    net (fanout=1)        0.000   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X81Y117.COUT   Tbyp                  0.104   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X81Y118.CIN    net (fanout=1)        0.000   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X81Y118.COUT   Tbyp                  0.104   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X81Y119.CIN    net (fanout=1)        0.000   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X81Y119.CMUX   Tcinc                 0.334   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X80Y119.C1     net (fanout=1)        0.879   systemResetParse/BP[0].D/NextCount_share0000<14>
    SLICE_X80Y119.CLK    Tas                   0.009   systemResetParse/BP[0].D/CntReg/Out<15>
                                                       systemResetParse/BP[0].D/NextCount<14>1
                                                       systemResetParse/BP[0].D/CntReg/Out_14
    -------------------------------------------------  ---------------------------
    Total                                      4.826ns (1.719ns logic, 3.107ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Paths for end point lockResetParse/BP[0].D/CntReg/Out_12 (SLICE_X87Y48.A2), 291 paths
--------------------------------------------------------------------------------
Slack (setup path):     25.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lockResetParse/BP[0].D/CntReg/Out_10 (FF)
  Destination:          lockResetParse/BP[0].D/CntReg/Out_12 (FF)
  Requirement:          30.300ns
  Data Path Delay:      5.191ns (Levels of Logic = 7)
  Clock Path Skew:      -0.015ns (0.121 - 0.136)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: lockResetParse/BP[0].D/CntReg/Out_10 to lockResetParse/BP[0].D/CntReg/Out_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y47.CQ      Tcko                  0.450   lockResetParse/BP[0].D/CntReg/Out<11>
                                                       lockResetParse/BP[0].D/CntReg/Out_10
    SLICE_X84Y46.B1      net (fanout=5)        1.224   lockResetParse/BP[0].D/CntReg/Out<10>
    SLICE_X84Y46.B       Tilo                  0.094   lockResetParse/BP[0].D/NextCount_or000036
                                                       lockResetParse/BP[0].D/NextCount_and000025
    SLICE_X85Y46.A1      net (fanout=21)       0.835   lockResetParse/BP[0].D/NextCount_and000025
    SLICE_X85Y46.A       Tilo                  0.094   lockResetParse/BP[0].D/NextCount_or000025
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X86Y45.A3      net (fanout=1)        0.734   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X86Y45.COUT    Topcya                0.509   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X86Y46.CIN     net (fanout=1)        0.000   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X86Y46.COUT    Tbyp                  0.104   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X86Y47.CIN     net (fanout=1)        0.000   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X86Y47.COUT    Tbyp                  0.104   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X86Y48.CIN     net (fanout=1)        0.000   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X86Y48.AMUX    Tcina                 0.271   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X87Y48.A2      net (fanout=1)        0.746   lockResetParse/BP[0].D/NextCount_share0000<12>
    SLICE_X87Y48.CLK     Tas                   0.026   lockResetParse/BP[0].D/CntReg/Out<15>
                                                       lockResetParse/BP[0].D/NextCount<12>1
                                                       lockResetParse/BP[0].D/CntReg/Out_12
    -------------------------------------------------  ---------------------------
    Total                                      5.191ns (1.652ns logic, 3.539ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lockResetParse/BP[0].D/CntReg/Out_18 (FF)
  Destination:          lockResetParse/BP[0].D/CntReg/Out_12 (FF)
  Requirement:          30.300ns
  Data Path Delay:      4.931ns (Levels of Logic = 7)
  Clock Path Skew:      -0.002ns (0.121 - 0.123)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: lockResetParse/BP[0].D/CntReg/Out_18 to lockResetParse/BP[0].D/CntReg/Out_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y49.CQ      Tcko                  0.450   lockResetParse/BP[0].D/CntReg/Out<18>
                                                       lockResetParse/BP[0].D/CntReg/Out_18
    SLICE_X84Y48.A1      net (fanout=4)        1.073   lockResetParse/BP[0].D/CntReg/Out<18>
    SLICE_X84Y48.A       Tilo                  0.094   lockResetParse/BP[0].D/NextCount_and00008
                                                       lockResetParse/BP[0].D/NextCount_and00008
    SLICE_X85Y46.A4      net (fanout=21)       0.726   lockResetParse/BP[0].D/NextCount_and00008
    SLICE_X85Y46.A       Tilo                  0.094   lockResetParse/BP[0].D/NextCount_or000025
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X86Y45.A3      net (fanout=1)        0.734   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X86Y45.COUT    Topcya                0.509   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X86Y46.CIN     net (fanout=1)        0.000   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X86Y46.COUT    Tbyp                  0.104   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X86Y47.CIN     net (fanout=1)        0.000   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X86Y47.COUT    Tbyp                  0.104   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X86Y48.CIN     net (fanout=1)        0.000   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X86Y48.AMUX    Tcina                 0.271   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X87Y48.A2      net (fanout=1)        0.746   lockResetParse/BP[0].D/NextCount_share0000<12>
    SLICE_X87Y48.CLK     Tas                   0.026   lockResetParse/BP[0].D/CntReg/Out<15>
                                                       lockResetParse/BP[0].D/NextCount<12>1
                                                       lockResetParse/BP[0].D/CntReg/Out_12
    -------------------------------------------------  ---------------------------
    Total                                      4.931ns (1.652ns logic, 3.279ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lockResetParse/BP[0].D/CntReg/Out_17 (FF)
  Destination:          lockResetParse/BP[0].D/CntReg/Out_12 (FF)
  Requirement:          30.300ns
  Data Path Delay:      4.873ns (Levels of Logic = 7)
  Clock Path Skew:      -0.002ns (0.121 - 0.123)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: lockResetParse/BP[0].D/CntReg/Out_17 to lockResetParse/BP[0].D/CntReg/Out_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y49.BQ      Tcko                  0.450   lockResetParse/BP[0].D/CntReg/Out<18>
                                                       lockResetParse/BP[0].D/CntReg/Out_17
    SLICE_X84Y47.A2      net (fanout=8)        0.979   lockResetParse/BP[0].D/CntReg/Out<17>
    SLICE_X84Y47.A       Tilo                  0.094   N10
                                                       lockResetParse/BP[0].D/NextCount_and000050_SW0
    SLICE_X85Y46.A2      net (fanout=17)       0.762   N10
    SLICE_X85Y46.A       Tilo                  0.094   lockResetParse/BP[0].D/NextCount_or000025
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X86Y45.A3      net (fanout=1)        0.734   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X86Y45.COUT    Topcya                0.509   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X86Y46.CIN     net (fanout=1)        0.000   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X86Y46.COUT    Tbyp                  0.104   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X86Y47.CIN     net (fanout=1)        0.000   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X86Y47.COUT    Tbyp                  0.104   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X86Y48.CIN     net (fanout=1)        0.000   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X86Y48.AMUX    Tcina                 0.271   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X87Y48.A2      net (fanout=1)        0.746   lockResetParse/BP[0].D/NextCount_share0000<12>
    SLICE_X87Y48.CLK     Tas                   0.026   lockResetParse/BP[0].D/CntReg/Out<15>
                                                       lockResetParse/BP[0].D/NextCount<12>1
                                                       lockResetParse/BP[0].D/CntReg/Out_12
    -------------------------------------------------  ---------------------------
    Total                                      4.873ns (1.652ns logic, 3.221ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Paths for end point lockResetParse/BP[0].D/CntReg/Out_15 (SLICE_X87Y48.D3), 354 paths
--------------------------------------------------------------------------------
Slack (setup path):     25.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lockResetParse/BP[0].D/CntReg/Out_10 (FF)
  Destination:          lockResetParse/BP[0].D/CntReg/Out_15 (FF)
  Requirement:          30.300ns
  Data Path Delay:      5.169ns (Levels of Logic = 7)
  Clock Path Skew:      -0.015ns (0.121 - 0.136)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: lockResetParse/BP[0].D/CntReg/Out_10 to lockResetParse/BP[0].D/CntReg/Out_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y47.CQ      Tcko                  0.450   lockResetParse/BP[0].D/CntReg/Out<11>
                                                       lockResetParse/BP[0].D/CntReg/Out_10
    SLICE_X84Y46.B1      net (fanout=5)        1.224   lockResetParse/BP[0].D/CntReg/Out<10>
    SLICE_X84Y46.B       Tilo                  0.094   lockResetParse/BP[0].D/NextCount_or000036
                                                       lockResetParse/BP[0].D/NextCount_and000025
    SLICE_X85Y46.A1      net (fanout=21)       0.835   lockResetParse/BP[0].D/NextCount_and000025
    SLICE_X85Y46.A       Tilo                  0.094   lockResetParse/BP[0].D/NextCount_or000025
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X86Y45.A3      net (fanout=1)        0.734   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X86Y45.COUT    Topcya                0.509   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X86Y46.CIN     net (fanout=1)        0.000   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X86Y46.COUT    Tbyp                  0.104   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X86Y47.CIN     net (fanout=1)        0.000   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X86Y47.COUT    Tbyp                  0.104   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X86Y48.CIN     net (fanout=1)        0.000   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X86Y48.DMUX    Tcind                 0.402   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X87Y48.D3      net (fanout=1)        0.591   lockResetParse/BP[0].D/NextCount_share0000<15>
    SLICE_X87Y48.CLK     Tas                   0.028   lockResetParse/BP[0].D/CntReg/Out<15>
                                                       lockResetParse/BP[0].D/NextCount<15>1
                                                       lockResetParse/BP[0].D/CntReg/Out_15
    -------------------------------------------------  ---------------------------
    Total                                      5.169ns (1.785ns logic, 3.384ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lockResetParse/BP[0].D/CntReg/Out_18 (FF)
  Destination:          lockResetParse/BP[0].D/CntReg/Out_15 (FF)
  Requirement:          30.300ns
  Data Path Delay:      4.909ns (Levels of Logic = 7)
  Clock Path Skew:      -0.002ns (0.121 - 0.123)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: lockResetParse/BP[0].D/CntReg/Out_18 to lockResetParse/BP[0].D/CntReg/Out_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y49.CQ      Tcko                  0.450   lockResetParse/BP[0].D/CntReg/Out<18>
                                                       lockResetParse/BP[0].D/CntReg/Out_18
    SLICE_X84Y48.A1      net (fanout=4)        1.073   lockResetParse/BP[0].D/CntReg/Out<18>
    SLICE_X84Y48.A       Tilo                  0.094   lockResetParse/BP[0].D/NextCount_and00008
                                                       lockResetParse/BP[0].D/NextCount_and00008
    SLICE_X85Y46.A4      net (fanout=21)       0.726   lockResetParse/BP[0].D/NextCount_and00008
    SLICE_X85Y46.A       Tilo                  0.094   lockResetParse/BP[0].D/NextCount_or000025
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X86Y45.A3      net (fanout=1)        0.734   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X86Y45.COUT    Topcya                0.509   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X86Y46.CIN     net (fanout=1)        0.000   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X86Y46.COUT    Tbyp                  0.104   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X86Y47.CIN     net (fanout=1)        0.000   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X86Y47.COUT    Tbyp                  0.104   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X86Y48.CIN     net (fanout=1)        0.000   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X86Y48.DMUX    Tcind                 0.402   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X87Y48.D3      net (fanout=1)        0.591   lockResetParse/BP[0].D/NextCount_share0000<15>
    SLICE_X87Y48.CLK     Tas                   0.028   lockResetParse/BP[0].D/CntReg/Out<15>
                                                       lockResetParse/BP[0].D/NextCount<15>1
                                                       lockResetParse/BP[0].D/CntReg/Out_15
    -------------------------------------------------  ---------------------------
    Total                                      4.909ns (1.785ns logic, 3.124ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lockResetParse/BP[0].D/CntReg/Out_17 (FF)
  Destination:          lockResetParse/BP[0].D/CntReg/Out_15 (FF)
  Requirement:          30.300ns
  Data Path Delay:      4.851ns (Levels of Logic = 7)
  Clock Path Skew:      -0.002ns (0.121 - 0.123)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: lockResetParse/BP[0].D/CntReg/Out_17 to lockResetParse/BP[0].D/CntReg/Out_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y49.BQ      Tcko                  0.450   lockResetParse/BP[0].D/CntReg/Out<18>
                                                       lockResetParse/BP[0].D/CntReg/Out_17
    SLICE_X84Y47.A2      net (fanout=8)        0.979   lockResetParse/BP[0].D/CntReg/Out<17>
    SLICE_X84Y47.A       Tilo                  0.094   N10
                                                       lockResetParse/BP[0].D/NextCount_and000050_SW0
    SLICE_X85Y46.A2      net (fanout=17)       0.762   N10
    SLICE_X85Y46.A       Tilo                  0.094   lockResetParse/BP[0].D/NextCount_or000025
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X86Y45.A3      net (fanout=1)        0.734   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X86Y45.COUT    Topcya                0.509   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X86Y46.CIN     net (fanout=1)        0.000   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X86Y46.COUT    Tbyp                  0.104   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X86Y47.CIN     net (fanout=1)        0.000   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X86Y47.COUT    Tbyp                  0.104   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X86Y48.CIN     net (fanout=1)        0.000   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X86Y48.DMUX    Tcind                 0.402   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X87Y48.D3      net (fanout=1)        0.591   lockResetParse/BP[0].D/NextCount_share0000<15>
    SLICE_X87Y48.CLK     Tas                   0.028   lockResetParse/BP[0].D/CntReg/Out<15>
                                                       lockResetParse/BP[0].D/NextCount<15>1
                                                       lockResetParse/BP[0].D/CntReg/Out_15
    -------------------------------------------------  ---------------------------
    Total                                      4.851ns (1.785ns logic, 3.066ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Paths for end point systemResetParse/BP[0].D/CntReg/Out_18 (SLICE_X80Y120.C1), 415 paths
--------------------------------------------------------------------------------
Slack (setup path):     25.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               systemResetParse/BP[0].D/CntReg/Out_12 (FF)
  Destination:          systemResetParse/BP[0].D/CntReg/Out_18 (FF)
  Requirement:          30.300ns
  Data Path Delay:      5.116ns (Levels of Logic = 8)
  Clock Path Skew:      -0.035ns (1.400 - 1.435)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: systemResetParse/BP[0].D/CntReg/Out_12 to systemResetParse/BP[0].D/CntReg/Out_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y119.AQ     Tcko                  0.471   systemResetParse/BP[0].D/CntReg/Out<15>
                                                       systemResetParse/BP[0].D/CntReg/Out_12
    SLICE_X83Y118.A2     net (fanout=5)        0.947   systemResetParse/BP[0].D/CntReg/Out<12>
    SLICE_X83Y118.A      Tilo                  0.094   systemResetParse/BP[0].D/NextCount_and00008
                                                       systemResetParse/BP[0].D/NextCount_and00008
    SLICE_X81Y115.A2     net (fanout=21)       0.977   systemResetParse/BP[0].D/NextCount_and00008
    SLICE_X81Y115.A      Tilo                  0.094   N6
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X81Y116.A4     net (fanout=1)        0.490   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X81Y116.COUT   Topcya                0.509   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X81Y117.CIN    net (fanout=1)        0.000   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X81Y117.COUT   Tbyp                  0.104   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X81Y118.CIN    net (fanout=1)        0.000   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X81Y118.COUT   Tbyp                  0.104   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X81Y119.CIN    net (fanout=1)        0.000   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X81Y119.COUT   Tbyp                  0.104   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X81Y120.CIN    net (fanout=1)        0.000   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X81Y120.CMUX   Tcinc                 0.334   systemResetParse/BP[0].D/NextCount_share0000<18>
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_xor<18>
    SLICE_X80Y120.C1     net (fanout=1)        0.879   systemResetParse/BP[0].D/NextCount_share0000<18>
    SLICE_X80Y120.CLK    Tas                   0.009   systemResetParse/BP[0].D/CntReg/Out<18>
                                                       systemResetParse/BP[0].D/NextCount<18>1
                                                       systemResetParse/BP[0].D/CntReg/Out_18
    -------------------------------------------------  ---------------------------
    Total                                      5.116ns (1.823ns logic, 3.293ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.122ns (requirement - (data path - clock path skew + uncertainty))
  Source:               systemResetParse/BP[0].D/CntReg/Out_16 (FF)
  Destination:          systemResetParse/BP[0].D/CntReg/Out_18 (FF)
  Requirement:          30.300ns
  Data Path Delay:      5.143ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: systemResetParse/BP[0].D/CntReg/Out_16 to systemResetParse/BP[0].D/CntReg/Out_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y120.AQ     Tcko                  0.471   systemResetParse/BP[0].D/CntReg/Out<18>
                                                       systemResetParse/BP[0].D/CntReg/Out_16
    SLICE_X81Y115.D1     net (fanout=8)        1.227   systemResetParse/BP[0].D/CntReg/Out<16>
    SLICE_X81Y115.D      Tilo                  0.094   N6
                                                       systemResetParse/BP[0].D/NextCount_and000050_SW0
    SLICE_X81Y115.A1     net (fanout=17)       0.724   N6
    SLICE_X81Y115.A      Tilo                  0.094   N6
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X81Y116.A4     net (fanout=1)        0.490   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X81Y116.COUT   Topcya                0.509   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X81Y117.CIN    net (fanout=1)        0.000   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X81Y117.COUT   Tbyp                  0.104   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X81Y118.CIN    net (fanout=1)        0.000   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X81Y118.COUT   Tbyp                  0.104   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X81Y119.CIN    net (fanout=1)        0.000   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X81Y119.COUT   Tbyp                  0.104   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X81Y120.CIN    net (fanout=1)        0.000   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X81Y120.CMUX   Tcinc                 0.334   systemResetParse/BP[0].D/NextCount_share0000<18>
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_xor<18>
    SLICE_X80Y120.C1     net (fanout=1)        0.879   systemResetParse/BP[0].D/NextCount_share0000<18>
    SLICE_X80Y120.CLK    Tas                   0.009   systemResetParse/BP[0].D/CntReg/Out<18>
                                                       systemResetParse/BP[0].D/NextCount<18>1
                                                       systemResetParse/BP[0].D/CntReg/Out_18
    -------------------------------------------------  ---------------------------
    Total                                      5.143ns (1.823ns logic, 3.320ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               systemResetParse/BP[0].D/CntReg/Out_14 (FF)
  Destination:          systemResetParse/BP[0].D/CntReg/Out_18 (FF)
  Requirement:          30.300ns
  Data Path Delay:      5.041ns (Levels of Logic = 8)
  Clock Path Skew:      -0.035ns (1.400 - 1.435)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: systemResetParse/BP[0].D/CntReg/Out_14 to systemResetParse/BP[0].D/CntReg/Out_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y119.CQ     Tcko                  0.471   systemResetParse/BP[0].D/CntReg/Out<15>
                                                       systemResetParse/BP[0].D/CntReg/Out_14
    SLICE_X83Y118.A1     net (fanout=5)        0.872   systemResetParse/BP[0].D/CntReg/Out<14>
    SLICE_X83Y118.A      Tilo                  0.094   systemResetParse/BP[0].D/NextCount_and00008
                                                       systemResetParse/BP[0].D/NextCount_and00008
    SLICE_X81Y115.A2     net (fanout=21)       0.977   systemResetParse/BP[0].D/NextCount_and00008
    SLICE_X81Y115.A      Tilo                  0.094   N6
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X81Y116.A4     net (fanout=1)        0.490   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X81Y116.COUT   Topcya                0.509   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X81Y117.CIN    net (fanout=1)        0.000   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X81Y117.COUT   Tbyp                  0.104   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X81Y118.CIN    net (fanout=1)        0.000   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X81Y118.COUT   Tbyp                  0.104   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X81Y119.CIN    net (fanout=1)        0.000   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X81Y119.COUT   Tbyp                  0.104   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X81Y120.CIN    net (fanout=1)        0.000   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X81Y120.CMUX   Tcinc                 0.334   systemResetParse/BP[0].D/NextCount_share0000<18>
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_xor<18>
    SLICE_X80Y120.C1     net (fanout=1)        0.879   systemResetParse/BP[0].D/NextCount_share0000<18>
    SLICE_X80Y120.CLK    Tas                   0.009   systemResetParse/BP[0].D/CntReg/Out<18>
                                                       systemResetParse/BP[0].D/NextCount<18>1
                                                       systemResetParse/BP[0].D/CntReg/Out_18
    -------------------------------------------------  ---------------------------
    Total                                      5.041ns (1.823ns logic, 3.218ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------

Paths for end point lockResetParse/BP[0].D/CntReg/Out_9 (SLICE_X87Y47.B2), 228 paths
--------------------------------------------------------------------------------
Slack (setup path):     25.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lockResetParse/BP[0].D/CntReg/Out_10 (FF)
  Destination:          lockResetParse/BP[0].D/CntReg/Out_9 (FF)
  Requirement:          30.300ns
  Data Path Delay:      5.145ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: lockResetParse/BP[0].D/CntReg/Out_10 to lockResetParse/BP[0].D/CntReg/Out_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y47.CQ      Tcko                  0.450   lockResetParse/BP[0].D/CntReg/Out<11>
                                                       lockResetParse/BP[0].D/CntReg/Out_10
    SLICE_X84Y46.B1      net (fanout=5)        1.224   lockResetParse/BP[0].D/CntReg/Out<10>
    SLICE_X84Y46.B       Tilo                  0.094   lockResetParse/BP[0].D/NextCount_or000036
                                                       lockResetParse/BP[0].D/NextCount_and000025
    SLICE_X85Y46.A1      net (fanout=21)       0.835   lockResetParse/BP[0].D/NextCount_and000025
    SLICE_X85Y46.A       Tilo                  0.094   lockResetParse/BP[0].D/NextCount_or000025
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X86Y45.A3      net (fanout=1)        0.734   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X86Y45.COUT    Topcya                0.509   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X86Y46.CIN     net (fanout=1)        0.000   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X86Y46.COUT    Tbyp                  0.104   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X86Y47.CIN     net (fanout=1)        0.000   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X86Y47.BMUX    Tcinb                 0.335   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X87Y47.B2      net (fanout=1)        0.739   lockResetParse/BP[0].D/NextCount_share0000<9>
    SLICE_X87Y47.CLK     Tas                   0.027   lockResetParse/BP[0].D/CntReg/Out<11>
                                                       lockResetParse/BP[0].D/NextCount<9>1
                                                       lockResetParse/BP[0].D/CntReg/Out_9
    -------------------------------------------------  ---------------------------
    Total                                      5.145ns (1.613ns logic, 3.532ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lockResetParse/BP[0].D/CntReg/Out_18 (FF)
  Destination:          lockResetParse/BP[0].D/CntReg/Out_9 (FF)
  Requirement:          30.300ns
  Data Path Delay:      4.885ns (Levels of Logic = 6)
  Clock Path Skew:      0.003ns (0.126 - 0.123)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: lockResetParse/BP[0].D/CntReg/Out_18 to lockResetParse/BP[0].D/CntReg/Out_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y49.CQ      Tcko                  0.450   lockResetParse/BP[0].D/CntReg/Out<18>
                                                       lockResetParse/BP[0].D/CntReg/Out_18
    SLICE_X84Y48.A1      net (fanout=4)        1.073   lockResetParse/BP[0].D/CntReg/Out<18>
    SLICE_X84Y48.A       Tilo                  0.094   lockResetParse/BP[0].D/NextCount_and00008
                                                       lockResetParse/BP[0].D/NextCount_and00008
    SLICE_X85Y46.A4      net (fanout=21)       0.726   lockResetParse/BP[0].D/NextCount_and00008
    SLICE_X85Y46.A       Tilo                  0.094   lockResetParse/BP[0].D/NextCount_or000025
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X86Y45.A3      net (fanout=1)        0.734   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X86Y45.COUT    Topcya                0.509   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X86Y46.CIN     net (fanout=1)        0.000   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X86Y46.COUT    Tbyp                  0.104   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X86Y47.CIN     net (fanout=1)        0.000   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X86Y47.BMUX    Tcinb                 0.335   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X87Y47.B2      net (fanout=1)        0.739   lockResetParse/BP[0].D/NextCount_share0000<9>
    SLICE_X87Y47.CLK     Tas                   0.027   lockResetParse/BP[0].D/CntReg/Out<11>
                                                       lockResetParse/BP[0].D/NextCount<9>1
                                                       lockResetParse/BP[0].D/CntReg/Out_9
    -------------------------------------------------  ---------------------------
    Total                                      4.885ns (1.613ns logic, 3.272ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lockResetParse/BP[0].D/CntReg/Out_17 (FF)
  Destination:          lockResetParse/BP[0].D/CntReg/Out_9 (FF)
  Requirement:          30.300ns
  Data Path Delay:      4.827ns (Levels of Logic = 6)
  Clock Path Skew:      0.003ns (0.126 - 0.123)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: lockResetParse/BP[0].D/CntReg/Out_17 to lockResetParse/BP[0].D/CntReg/Out_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y49.BQ      Tcko                  0.450   lockResetParse/BP[0].D/CntReg/Out<18>
                                                       lockResetParse/BP[0].D/CntReg/Out_17
    SLICE_X84Y47.A2      net (fanout=8)        0.979   lockResetParse/BP[0].D/CntReg/Out<17>
    SLICE_X84Y47.A       Tilo                  0.094   N10
                                                       lockResetParse/BP[0].D/NextCount_and000050_SW0
    SLICE_X85Y46.A2      net (fanout=17)       0.762   N10
    SLICE_X85Y46.A       Tilo                  0.094   lockResetParse/BP[0].D/NextCount_or000025
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X86Y45.A3      net (fanout=1)        0.734   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X86Y45.COUT    Topcya                0.509   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X86Y46.CIN     net (fanout=1)        0.000   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X86Y46.COUT    Tbyp                  0.104   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X86Y47.CIN     net (fanout=1)        0.000   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X86Y47.BMUX    Tcinb                 0.335   lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
                                                       lockResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X87Y47.B2      net (fanout=1)        0.739   lockResetParse/BP[0].D/NextCount_share0000<9>
    SLICE_X87Y47.CLK     Tas                   0.027   lockResetParse/BP[0].D/CntReg/Out<11>
                                                       lockResetParse/BP[0].D/NextCount<9>1
                                                       lockResetParse/BP[0].D/CntReg/Out_9
    -------------------------------------------------  ---------------------------
    Total                                      4.827ns (1.613ns logic, 3.214ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

Paths for end point lockEnterParse/BP[0].D/CntReg/Out_17 (SLICE_X5Y45.B2), 394 paths
--------------------------------------------------------------------------------
Slack (setup path):     25.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lockEnterParse/BP[0].D/CntReg/Out_18 (FF)
  Destination:          lockEnterParse/BP[0].D/CntReg/Out_17 (FF)
  Requirement:          30.300ns
  Data Path Delay:      5.129ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: lockEnterParse/BP[0].D/CntReg/Out_18 to lockEnterParse/BP[0].D/CntReg/Out_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y45.CQ       Tcko                  0.450   lockEnterParse/BP[0].D/CntReg/Out<18>
                                                       lockEnterParse/BP[0].D/CntReg/Out_18
    SLICE_X6Y44.B1       net (fanout=4)        0.904   lockEnterParse/BP[0].D/CntReg/Out<18>
    SLICE_X6Y44.B        Tilo                  0.094   lockEnterParse/BP[0].D/NextCount_or00008
                                                       lockEnterParse/BP[0].D/NextCount_and00008
    SLICE_X7Y42.C1       net (fanout=21)       0.884   lockEnterParse/BP[0].D/NextCount_and00008
    SLICE_X7Y42.C        Tilo                  0.094   lockEnterParse/BP[0].D/NextCount_and000036
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X4Y41.A2       net (fanout=1)        0.784   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X4Y41.COUT     Topcya                0.499   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X4Y42.CIN      net (fanout=1)        0.000   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X4Y42.COUT     Tbyp                  0.104   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X4Y43.CIN      net (fanout=1)        0.000   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X4Y43.COUT     Tbyp                  0.104   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X4Y44.CIN      net (fanout=1)        0.000   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X4Y44.COUT     Tbyp                  0.104   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X4Y45.CIN      net (fanout=1)        0.000   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X4Y45.BMUX     Tcinb                 0.342   lockEnterParse/BP[0].D/NextCount_share0000<18>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_xor<18>
    SLICE_X5Y45.B2       net (fanout=1)        0.739   lockEnterParse/BP[0].D/NextCount_share0000<17>
    SLICE_X5Y45.CLK      Tas                   0.027   lockEnterParse/BP[0].D/CntReg/Out<18>
                                                       lockEnterParse/BP[0].D/NextCount<17>1
                                                       lockEnterParse/BP[0].D/CntReg/Out_17
    -------------------------------------------------  ---------------------------
    Total                                      5.129ns (1.818ns logic, 3.311ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lockEnterParse/BP[0].D/CntReg/Out_15 (FF)
  Destination:          lockEnterParse/BP[0].D/CntReg/Out_17 (FF)
  Requirement:          30.300ns
  Data Path Delay:      5.032ns (Levels of Logic = 8)
  Clock Path Skew:      -0.014ns (0.135 - 0.149)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: lockEnterParse/BP[0].D/CntReg/Out_15 to lockEnterParse/BP[0].D/CntReg/Out_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y44.DQ       Tcko                  0.450   lockEnterParse/BP[0].D/CntReg/Out<15>
                                                       lockEnterParse/BP[0].D/CntReg/Out_15
    SLICE_X6Y44.B2       net (fanout=5)        0.807   lockEnterParse/BP[0].D/CntReg/Out<15>
    SLICE_X6Y44.B        Tilo                  0.094   lockEnterParse/BP[0].D/NextCount_or00008
                                                       lockEnterParse/BP[0].D/NextCount_and00008
    SLICE_X7Y42.C1       net (fanout=21)       0.884   lockEnterParse/BP[0].D/NextCount_and00008
    SLICE_X7Y42.C        Tilo                  0.094   lockEnterParse/BP[0].D/NextCount_and000036
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X4Y41.A2       net (fanout=1)        0.784   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X4Y41.COUT     Topcya                0.499   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X4Y42.CIN      net (fanout=1)        0.000   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X4Y42.COUT     Tbyp                  0.104   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X4Y43.CIN      net (fanout=1)        0.000   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X4Y43.COUT     Tbyp                  0.104   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X4Y44.CIN      net (fanout=1)        0.000   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X4Y44.COUT     Tbyp                  0.104   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X4Y45.CIN      net (fanout=1)        0.000   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X4Y45.BMUX     Tcinb                 0.342   lockEnterParse/BP[0].D/NextCount_share0000<18>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_xor<18>
    SLICE_X5Y45.B2       net (fanout=1)        0.739   lockEnterParse/BP[0].D/NextCount_share0000<17>
    SLICE_X5Y45.CLK      Tas                   0.027   lockEnterParse/BP[0].D/CntReg/Out<18>
                                                       lockEnterParse/BP[0].D/NextCount<17>1
                                                       lockEnterParse/BP[0].D/CntReg/Out_17
    -------------------------------------------------  ---------------------------
    Total                                      5.032ns (1.818ns logic, 3.214ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lockEnterParse/BP[0].D/CntReg/Out_0 (FF)
  Destination:          lockEnterParse/BP[0].D/CntReg/Out_17 (FF)
  Requirement:          30.300ns
  Data Path Delay:      4.961ns (Levels of Logic = 8)
  Clock Path Skew:      -0.021ns (0.135 - 0.156)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: lockEnterParse/BP[0].D/CntReg/Out_0 to lockEnterParse/BP[0].D/CntReg/Out_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y41.AQ       Tcko                  0.450   lockEnterParse/BP[0].D/CntReg/Out<3>
                                                       lockEnterParse/BP[0].D/CntReg/Out_0
    SLICE_X7Y42.D1       net (fanout=5)        1.038   lockEnterParse/BP[0].D/CntReg/Out<0>
    SLICE_X7Y42.D        Tilo                  0.094   lockEnterParse/BP[0].D/NextCount_and000036
                                                       lockEnterParse/BP[0].D/NextCount_and000036
    SLICE_X7Y42.A1       net (fanout=21)       0.756   lockEnterParse/BP[0].D/NextCount_and000036
    SLICE_X7Y42.A        Tilo                  0.094   lockEnterParse/BP[0].D/NextCount_and000036
                                                       lockEnterParse/BP[0].D/NextCount_mux00002
    SLICE_X4Y41.AX       net (fanout=1)        0.617   lockEnterParse/BP[0].D/NextCount_mux0000
    SLICE_X4Y41.COUT     Taxcy                 0.492   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X4Y42.CIN      net (fanout=1)        0.000   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X4Y42.COUT     Tbyp                  0.104   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X4Y43.CIN      net (fanout=1)        0.000   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X4Y43.COUT     Tbyp                  0.104   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X4Y44.CIN      net (fanout=1)        0.000   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X4Y44.COUT     Tbyp                  0.104   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X4Y45.CIN      net (fanout=1)        0.000   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X4Y45.BMUX     Tcinb                 0.342   lockEnterParse/BP[0].D/NextCount_share0000<18>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_xor<18>
    SLICE_X5Y45.B2       net (fanout=1)        0.739   lockEnterParse/BP[0].D/NextCount_share0000<17>
    SLICE_X5Y45.CLK      Tas                   0.027   lockEnterParse/BP[0].D/CntReg/Out<18>
                                                       lockEnterParse/BP[0].D/NextCount<17>1
                                                       lockEnterParse/BP[0].D/CntReg/Out_17
    -------------------------------------------------  ---------------------------
    Total                                      4.961ns (1.811ns logic, 3.150ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_USER_CLK = PERIOD TIMEGRP "CLK_33MHZ_FPGA" 30.3 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point lockResetParse/BP[0].ED.ED/Register/Out_1 (SLICE_X47Y62.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.469ns (requirement - (clock path skew + uncertainty - data path))
  Source:               lockResetParse/BP[0].ED.ED/Register/Out_0 (FF)
  Destination:          lockResetParse/BP[0].ED.ED/Register/Out_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.469ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 30.300ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: lockResetParse/BP[0].ED.ED/Register/Out_0 to lockResetParse/BP[0].ED.ED/Register/Out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y62.AQ      Tcko                  0.414   lockResetParse/BP[0].ED.ED/Register/Out<2>
                                                       lockResetParse/BP[0].ED.ED/Register/Out_0
    SLICE_X47Y62.BX      net (fanout=2)        0.286   lockResetParse/BP[0].ED.ED/Register/Out<0>
    SLICE_X47Y62.CLK     Tckdi       (-Th)     0.231   lockResetParse/BP[0].ED.ED/Register/Out<2>
                                                       lockResetParse/BP[0].ED.ED/Register/Out_1
    -------------------------------------------------  ---------------------------
    Total                                      0.469ns (0.183ns logic, 0.286ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------

Paths for end point lockEnterParse/BP[0].ED.ED/Register/Out_1 (SLICE_X26Y56.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.493ns (requirement - (clock path skew + uncertainty - data path))
  Source:               lockEnterParse/BP[0].ED.ED/Register/Out_0 (FF)
  Destination:          lockEnterParse/BP[0].ED.ED/Register/Out_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.493ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 30.300ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: lockEnterParse/BP[0].ED.ED/Register/Out_0 to lockEnterParse/BP[0].ED.ED/Register/Out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y56.AQ      Tcko                  0.414   lockEnterParse/BP[0].ED.ED/Register/Out<2>
                                                       lockEnterParse/BP[0].ED.ED/Register/Out_0
    SLICE_X26Y56.BX      net (fanout=2)        0.310   lockEnterParse/BP[0].ED.ED/Register/Out<0>
    SLICE_X26Y56.CLK     Tckdi       (-Th)     0.231   lockEnterParse/BP[0].ED.ED/Register/Out<2>
                                                       lockEnterParse/BP[0].ED.ED/Register/Out_1
    -------------------------------------------------  ---------------------------
    Total                                      0.493ns (0.183ns logic, 0.310ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------

Paths for end point lockEnterParse/BP[0].D/CntReg/Out_3 (SLICE_X5Y41.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.497ns (requirement - (clock path skew + uncertainty - data path))
  Source:               lockEnterParse/BP[0].D/CntReg/Out_3 (FF)
  Destination:          lockEnterParse/BP[0].D/CntReg/Out_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.497ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 30.300ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: lockEnterParse/BP[0].D/CntReg/Out_3 to lockEnterParse/BP[0].D/CntReg/Out_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y41.DQ       Tcko                  0.414   lockEnterParse/BP[0].D/CntReg/Out<3>
                                                       lockEnterParse/BP[0].D/CntReg/Out_3
    SLICE_X5Y41.D6       net (fanout=5)        0.278   lockEnterParse/BP[0].D/CntReg/Out<3>
    SLICE_X5Y41.CLK      Tah         (-Th)     0.195   lockEnterParse/BP[0].D/CntReg/Out<3>
                                                       lockEnterParse/BP[0].D/NextCount<3>1
                                                       lockEnterParse/BP[0].D/CntReg/Out_3
    -------------------------------------------------  ---------------------------
    Total                                      0.497ns (0.219ns logic, 0.278ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------

Paths for end point lockEnterParse/BP[0].D/CntReg/Out_7 (SLICE_X5Y42.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.499ns (requirement - (clock path skew + uncertainty - data path))
  Source:               lockEnterParse/BP[0].D/CntReg/Out_7 (FF)
  Destination:          lockEnterParse/BP[0].D/CntReg/Out_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.499ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 30.300ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: lockEnterParse/BP[0].D/CntReg/Out_7 to lockEnterParse/BP[0].D/CntReg/Out_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y42.DQ       Tcko                  0.414   lockEnterParse/BP[0].D/CntReg/Out<7>
                                                       lockEnterParse/BP[0].D/CntReg/Out_7
    SLICE_X5Y42.D6       net (fanout=5)        0.280   lockEnterParse/BP[0].D/CntReg/Out<7>
    SLICE_X5Y42.CLK      Tah         (-Th)     0.195   lockEnterParse/BP[0].D/CntReg/Out<7>
                                                       lockEnterParse/BP[0].D/NextCount<7>1
                                                       lockEnterParse/BP[0].D/CntReg/Out_7
    -------------------------------------------------  ---------------------------
    Total                                      0.499ns (0.219ns logic, 0.280ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------

Paths for end point systemResetParse/BP[0].ED.ED/Register/Out_1 (SLICE_X46Y74.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.503ns (requirement - (clock path skew + uncertainty - data path))
  Source:               systemResetParse/BP[0].ED.ED/Register/Out_0 (FF)
  Destination:          systemResetParse/BP[0].ED.ED/Register/Out_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.503ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 30.300ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: systemResetParse/BP[0].ED.ED/Register/Out_0 to systemResetParse/BP[0].ED.ED/Register/Out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y74.AQ      Tcko                  0.414   systemResetParse/BP[0].ED.ED/Register/Out<2>
                                                       systemResetParse/BP[0].ED.ED/Register/Out_0
    SLICE_X46Y74.BX      net (fanout=3)        0.320   systemResetParse/BP[0].ED.ED/Register/Out<0>
    SLICE_X46Y74.CLK     Tckdi       (-Th)     0.231   systemResetParse/BP[0].ED.ED/Register/Out<2>
                                                       systemResetParse/BP[0].ED.ED/Register/Out_1
    -------------------------------------------------  ---------------------------
    Total                                      0.503ns (0.183ns logic, 0.320ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Paths for end point lockEnterParse/BP[0].D/CntReg/Out_16 (SLICE_X5Y45.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.504ns (requirement - (clock path skew + uncertainty - data path))
  Source:               lockEnterParse/BP[0].D/CntReg/Out_16 (FF)
  Destination:          lockEnterParse/BP[0].D/CntReg/Out_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.504ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 30.300ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: lockEnterParse/BP[0].D/CntReg/Out_16 to lockEnterParse/BP[0].D/CntReg/Out_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y45.AQ       Tcko                  0.414   lockEnterParse/BP[0].D/CntReg/Out<18>
                                                       lockEnterParse/BP[0].D/CntReg/Out_16
    SLICE_X5Y45.A6       net (fanout=8)        0.287   lockEnterParse/BP[0].D/CntReg/Out<16>
    SLICE_X5Y45.CLK      Tah         (-Th)     0.197   lockEnterParse/BP[0].D/CntReg/Out<18>
                                                       lockEnterParse/BP[0].D/NextCount<16>1
                                                       lockEnterParse/BP[0].D/CntReg/Out_16
    -------------------------------------------------  ---------------------------
    Total                                      0.504ns (0.217ns logic, 0.287ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Paths for end point lockResetParse/BP[0].D/CntReg/Out_16 (SLICE_X87Y49.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.505ns (requirement - (clock path skew + uncertainty - data path))
  Source:               lockResetParse/BP[0].D/CntReg/Out_16 (FF)
  Destination:          lockResetParse/BP[0].D/CntReg/Out_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.505ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 30.300ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: lockResetParse/BP[0].D/CntReg/Out_16 to lockResetParse/BP[0].D/CntReg/Out_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y49.AQ      Tcko                  0.414   lockResetParse/BP[0].D/CntReg/Out<18>
                                                       lockResetParse/BP[0].D/CntReg/Out_16
    SLICE_X87Y49.A6      net (fanout=8)        0.288   lockResetParse/BP[0].D/CntReg/Out<16>
    SLICE_X87Y49.CLK     Tah         (-Th)     0.197   lockResetParse/BP[0].D/CntReg/Out<18>
                                                       lockResetParse/BP[0].D/NextCount<16>1
                                                       lockResetParse/BP[0].D/CntReg/Out_16
    -------------------------------------------------  ---------------------------
    Total                                      0.505ns (0.217ns logic, 0.288ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Paths for end point systemResetParse/BP[0].D/CntReg/Out_6 (SLICE_X80Y117.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.506ns (requirement - (clock path skew + uncertainty - data path))
  Source:               systemResetParse/BP[0].D/CntReg/Out_6 (FF)
  Destination:          systemResetParse/BP[0].D/CntReg/Out_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.506ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 30.300ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: systemResetParse/BP[0].D/CntReg/Out_6 to systemResetParse/BP[0].D/CntReg/Out_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y117.CQ     Tcko                  0.433   systemResetParse/BP[0].D/CntReg/Out<7>
                                                       systemResetParse/BP[0].D/CntReg/Out_6
    SLICE_X80Y117.C6     net (fanout=5)        0.290   systemResetParse/BP[0].D/CntReg/Out<6>
    SLICE_X80Y117.CLK    Tah         (-Th)     0.217   systemResetParse/BP[0].D/CntReg/Out<7>
                                                       systemResetParse/BP[0].D/NextCount<6>1
                                                       systemResetParse/BP[0].D/CntReg/Out_6
    -------------------------------------------------  ---------------------------
    Total                                      0.506ns (0.216ns logic, 0.290ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------

Paths for end point systemResetParse/BP[0].D/CntReg/Out_2 (SLICE_X80Y115.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.510ns (requirement - (clock path skew + uncertainty - data path))
  Source:               systemResetParse/BP[0].D/CntReg/Out_2 (FF)
  Destination:          systemResetParse/BP[0].D/CntReg/Out_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.510ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 30.300ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: systemResetParse/BP[0].D/CntReg/Out_2 to systemResetParse/BP[0].D/CntReg/Out_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y115.CQ     Tcko                  0.433   systemResetParse/BP[0].D/CntReg/Out<3>
                                                       systemResetParse/BP[0].D/CntReg/Out_2
    SLICE_X80Y115.C6     net (fanout=5)        0.294   systemResetParse/BP[0].D/CntReg/Out<2>
    SLICE_X80Y115.CLK    Tah         (-Th)     0.217   systemResetParse/BP[0].D/CntReg/Out<3>
                                                       systemResetParse/BP[0].D/NextCount<2>1
                                                       systemResetParse/BP[0].D/CntReg/Out_2
    -------------------------------------------------  ---------------------------
    Total                                      0.510ns (0.216ns logic, 0.294ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------

Paths for end point systemResetParse/BP[0].D/OutReg/Out_0 (SLICE_X83Y115.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.549ns (requirement - (clock path skew + uncertainty - data path))
  Source:               systemResetParse/BP[0].D/OutReg/Out_0 (FF)
  Destination:          systemResetParse/BP[0].D/OutReg/Out_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.549ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 30.300ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: systemResetParse/BP[0].D/OutReg/Out_0 to systemResetParse/BP[0].D/OutReg/Out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y115.BQ     Tcko                  0.414   systemResetParse/BP[0].D/OutReg/Out<0>
                                                       systemResetParse/BP[0].D/OutReg/Out_0
    SLICE_X83Y115.B4     net (fanout=2)        0.331   systemResetParse/BP[0].D/OutReg/Out<0>
    SLICE_X83Y115.CLK    Tah         (-Th)     0.196   systemResetParse/BP[0].D/OutReg/Out<0>
                                                       systemResetParse/BP[0].D/NextOut1
                                                       systemResetParse/BP[0].D/OutReg/Out_0
    -------------------------------------------------  ---------------------------
    Total                                      0.549ns (0.218ns logic, 0.331ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_USER_CLK = PERIOD TIMEGRP "CLK_33MHZ_FPGA" 30.3 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.600ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.300ns
  Low pulse: 15.150ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: rotaryEncoder/previousB<1>/CLK
  Logical resource: rotaryEncoder/Mshreg_previousB_1/CLK
  Location pin: SLICE_X16Y57.CLK
  Clock network: Clock
--------------------------------------------------------------------------------
Slack: 28.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.300ns
  High pulse: 15.150ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: rotaryEncoder/previousB<1>/CLK
  Logical resource: rotaryEncoder/Mshreg_previousB_1/CLK
  Location pin: SLICE_X16Y57.CLK
  Clock network: Clock
--------------------------------------------------------------------------------
Slack: 28.600ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.300ns
  Low pulse: 15.150ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: rotaryEncoder/previousA<1>/CLK
  Logical resource: rotaryEncoder/Mshreg_previousA_1/CLK
  Location pin: SLICE_X16Y58.CLK
  Clock network: Clock
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_33MHZ_FPGA
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_33MHZ_FPGA |    5.413|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 15491 paths, 0 nets, and 866 connections

Design statistics:
   Minimum period:   5.413ns{1}   (Maximum frequency: 184.740MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Sep 18 12:57:01 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 606 MB



