{"sections":[],"primaryContentSections":[{"kind":"declarations","declarations":[{"tokens":[{"text":"init","kind":"keyword"},{"text":"?(","kind":"text"},{"text":"arrangement","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"Arrangement","preciseIdentifier":"s:12VHDLMachines11ArrangementV","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Arrangement","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"name","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"createMachine","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"@escaping","kind":"keyword"},{"text":" (","kind":"text"},{"text":"Machine","preciseIdentifier":"s:12VHDLMachines7MachineV","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Machine","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier"},{"text":") -> (any ","kind":"text"},{"text":"MachineVHDLRepresentable","preciseIdentifier":"s:12VHDLMachines24MachineVHDLRepresentableP","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineVHDLRepresentable","kind":"typeIdentifier"},{"text":")?)","kind":"text"}],"platforms":["Linux"],"languages":["swift"]}]},{"kind":"parameters","parameters":[{"name":"arrangement","content":[{"type":"paragraph","inlineContent":[{"type":"text","text":"The arrangement to represent."}]}]},{"name":"name","content":[{"type":"paragraph","inlineContent":[{"text":"The name of the arrangement.","type":"text"}]}]},{"name":"createMachine","content":[{"type":"paragraph","inlineContent":[{"text":"A function to create machine representations.","type":"text"}]}]}]}],"identifier":{"url":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementVHDLRepresentable\/init(arrangement:name:createMachine:)","interfaceLanguage":"swift"},"kind":"symbol","variants":[{"paths":["\/documentation\/vhdlmachines\/arrangementvhdlrepresentable\/init(arrangement:name:createmachine:)"],"traits":[{"interfaceLanguage":"swift"}]}],"schemaVersion":{"minor":3,"patch":0,"major":0},"abstract":[{"type":"text","text":"Create an arrangement representation in "},{"type":"codeVoice","code":"VHDL"},{"type":"text","text":"."}],"hierarchy":{"paths":[["doc:\/\/VHDLMachines\/documentation\/VHDLMachines","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementVHDLRepresentable"]]},"metadata":{"externalID":"s:12VHDLMachines28ArrangementVHDLRepresentableP11arrangement4name13createMachinexSgAA0B0V_11VHDLParsing12VariableNameVAA0gC0_pSgAA0G0V_ALtctcfc","symbolKind":"init","required":true,"title":"init(arrangement:name:createMachine:)","fragments":[{"text":"init","kind":"identifier"},{"text":"?(","kind":"text"},{"kind":"externalParam","text":"arrangement"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"Arrangement","preciseIdentifier":"s:12VHDLMachines11ArrangementV"},{"kind":"text","text":", "},{"kind":"externalParam","text":"name"},{"kind":"text","text":": "},{"preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier","text":"VariableName"},{"kind":"text","text":", "},{"kind":"externalParam","text":"createMachine"},{"kind":"text","text":": ("},{"preciseIdentifier":"s:12VHDLMachines7MachineV","kind":"typeIdentifier","text":"Machine"},{"kind":"text","text":", "},{"preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier","text":"VariableName"},{"kind":"text","text":") -> (any "},{"preciseIdentifier":"s:12VHDLMachines24MachineVHDLRepresentableP","kind":"typeIdentifier","text":"MachineVHDLRepresentable"},{"kind":"text","text":")?)"}],"roleHeading":"Initializer","modules":[{"name":"VHDLMachines"}],"role":"symbol"},"references":{"doc://VHDLMachines/documentation/VHDLMachines":{"title":"VHDLMachines","role":"collection","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines","url":"\/documentation\/vhdlmachines","kind":"symbol","abstract":[]},"doc://VHDLMachines/documentation/VHDLMachines/MachineVHDLRepresentable":{"navigatorTitle":[{"kind":"identifier","text":"MachineVHDLRepresentable"}],"type":"topic","abstract":[{"type":"text","text":"Provide abstract "},{"type":"codeVoice","code":"VHDL"},{"text":" representation of a ","type":"text"},{"type":"reference","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Machine","isActive":true},{"text":".","type":"text"}],"fragments":[{"kind":"keyword","text":"protocol"},{"kind":"text","text":" "},{"kind":"identifier","text":"MachineVHDLRepresentable"}],"url":"\/documentation\/vhdlmachines\/machinevhdlrepresentable","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineVHDLRepresentable","title":"MachineVHDLRepresentable","kind":"symbol","role":"symbol"},"doc://VHDLMachines/documentation/VHDLMachines/ArrangementVHDLRepresentable/init(arrangement:name:createMachine:)":{"kind":"symbol","fragments":[{"kind":"identifier","text":"init"},{"text":"?(","kind":"text"},{"text":"arrangement","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"Arrangement","preciseIdentifier":"s:12VHDLMachines11ArrangementV","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"name","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"createMachine","kind":"externalParam"},{"kind":"text","text":": ("},{"kind":"typeIdentifier","text":"Machine","preciseIdentifier":"s:12VHDLMachines7MachineV"},{"text":", ","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName","kind":"typeIdentifier"},{"kind":"text","text":") -> (any "},{"preciseIdentifier":"s:12VHDLMachines24MachineVHDLRepresentableP","kind":"typeIdentifier","text":"MachineVHDLRepresentable"},{"text":")?)","kind":"text"}],"role":"symbol","abstract":[{"type":"text","text":"Create an arrangement representation in "},{"type":"codeVoice","code":"VHDL"},{"text":".","type":"text"}],"title":"init(arrangement:name:createMachine:)","type":"topic","required":true,"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementVHDLRepresentable\/init(arrangement:name:createMachine:)","url":"\/documentation\/vhdlmachines\/arrangementvhdlrepresentable\/init(arrangement:name:createmachine:)"},"doc://VHDLMachines/documentation/VHDLMachines/Arrangement":{"abstract":[{"type":"text","text":"An arrangement represents a collection of machines that are executing together."}],"type":"topic","role":"symbol","url":"\/documentation\/vhdlmachines\/arrangement","navigatorTitle":[{"text":"Arrangement","kind":"identifier"}],"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Arrangement","title":"Arrangement","kind":"symbol","fragments":[{"text":"struct","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"identifier","text":"Arrangement"}]},"doc://VHDLMachines/documentation/VHDLMachines/ArrangementVHDLRepresentable":{"navigatorTitle":[{"text":"ArrangementVHDLRepresentable","kind":"identifier"}],"fragments":[{"text":"protocol","kind":"keyword"},{"text":" ","kind":"text"},{"text":"ArrangementVHDLRepresentable","kind":"identifier"}],"title":"ArrangementVHDLRepresentable","role":"symbol","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementVHDLRepresentable","url":"\/documentation\/vhdlmachines\/arrangementvhdlrepresentable","kind":"symbol","abstract":[{"text":"An arrangement representation in ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":".","type":"text"}]},"doc://VHDLMachines/documentation/VHDLMachines/Machine":{"navigatorTitle":[{"kind":"identifier","text":"Machine"}],"fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"Machine"}],"title":"Machine","role":"symbol","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Machine","url":"\/documentation\/vhdlmachines\/machine","kind":"symbol","abstract":[{"type":"text","text":"The VHDL implementation of an LLFSM."}]}}}