Commit Hash: c08b4848f596fd95543197463b5162bd7bab2442
Subject: riscv: lib: uaccess: fix CSR_STATUS SR_SUM bit


Security Keywords:
- vulnerability

Full commit message:
riscv: lib: uaccess: fix CSR_STATUS SR_SUM bit

Since commit 5d8544e2d007 ("RISC-V: Generic library routines and assembly")
and commit ebcbd75e3962 ("riscv: Fix the bug in memory access fixup code"),
if __clear_user and __copy_user return from an fixup branch,
CSR_STATUS SR_SUM bit will be set, it is a vulnerability, so that
S-mode memory accesses to pages that are accessible by U-mode will success.
Disable S-mode access to U-mode memory should clear SR_SUM bit.

Fixes: 5d8544e2d007 ("RISC-V: Generic library routines and assembly")
Fixes: ebcbd75e3962 ("riscv: Fix the bug in memory access fixup code")
Signed-off-by: Chen Lifu <chenlifu@huawei.com>
Reviewed-by: Ben Dooks <ben.dooks@codethink.co.uk>
Link: https://lore.kernel.org/r/20220615014714.1650349-1-chenlifu@huawei.com
Cc: stable@vger.kernel.org
Signed-off-by: Palmer Dabbelt <palmer@rivosinc.com>

Metadata:
Author: Chen Lifu <chenlifu@huawei.com>
Author Date: Wed Jun 15 09:47:14 2022 +0800
Committer: Palmer Dabbelt <palmer@rivosinc.com>
Commit Date: Wed Aug 10 14:06:31 2022 -0700

Files Changed: 1
Lines Added: 2
Lines Removed: 2
Total Changes: 4
