#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000233aecf9900 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v00000233aed393e0_0 .net "PC", 31 0, v00000233aed32870_0;  1 drivers
v00000233aed37540_0 .var "clk", 0 0;
v00000233aed375e0_0 .net "clkout", 0 0, L_00000233aed3a4d0;  1 drivers
v00000233aed377c0_0 .net "cycles_consumed", 31 0, v00000233aed38d00_0;  1 drivers
v00000233aed38300_0 .var "rst", 0 0;
S_00000233aecf9c20 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_00000233aecf9900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_00000233aed10260 .param/l "RType" 0 4 2, C4<000000>;
P_00000233aed10298 .param/l "add" 0 4 5, C4<100000>;
P_00000233aed102d0 .param/l "addi" 0 4 8, C4<001000>;
P_00000233aed10308 .param/l "addu" 0 4 5, C4<100001>;
P_00000233aed10340 .param/l "and_" 0 4 5, C4<100100>;
P_00000233aed10378 .param/l "andi" 0 4 8, C4<001100>;
P_00000233aed103b0 .param/l "beq" 0 4 10, C4<000100>;
P_00000233aed103e8 .param/l "bne" 0 4 10, C4<000101>;
P_00000233aed10420 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000233aed10458 .param/l "j" 0 4 12, C4<000010>;
P_00000233aed10490 .param/l "jal" 0 4 12, C4<000011>;
P_00000233aed104c8 .param/l "jr" 0 4 6, C4<001000>;
P_00000233aed10500 .param/l "lw" 0 4 8, C4<100011>;
P_00000233aed10538 .param/l "nor_" 0 4 5, C4<100111>;
P_00000233aed10570 .param/l "or_" 0 4 5, C4<100101>;
P_00000233aed105a8 .param/l "ori" 0 4 8, C4<001101>;
P_00000233aed105e0 .param/l "sgt" 0 4 6, C4<101011>;
P_00000233aed10618 .param/l "sll" 0 4 6, C4<000000>;
P_00000233aed10650 .param/l "slt" 0 4 5, C4<101010>;
P_00000233aed10688 .param/l "slti" 0 4 8, C4<101010>;
P_00000233aed106c0 .param/l "srl" 0 4 6, C4<000010>;
P_00000233aed106f8 .param/l "sub" 0 4 5, C4<100010>;
P_00000233aed10730 .param/l "subu" 0 4 5, C4<100011>;
P_00000233aed10768 .param/l "sw" 0 4 8, C4<101011>;
P_00000233aed107a0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000233aed107d8 .param/l "xori" 0 4 8, C4<001110>;
L_00000233aed3a8c0 .functor NOT 1, v00000233aed38300_0, C4<0>, C4<0>, C4<0>;
L_00000233aed39e40 .functor NOT 1, v00000233aed38300_0, C4<0>, C4<0>, C4<0>;
L_00000233aed3a1c0 .functor NOT 1, v00000233aed38300_0, C4<0>, C4<0>, C4<0>;
L_00000233aed3a5b0 .functor NOT 1, v00000233aed38300_0, C4<0>, C4<0>, C4<0>;
L_00000233aed39dd0 .functor NOT 1, v00000233aed38300_0, C4<0>, C4<0>, C4<0>;
L_00000233aed39d60 .functor NOT 1, v00000233aed38300_0, C4<0>, C4<0>, C4<0>;
L_00000233aed3a150 .functor NOT 1, v00000233aed38300_0, C4<0>, C4<0>, C4<0>;
L_00000233aed3a3f0 .functor NOT 1, v00000233aed38300_0, C4<0>, C4<0>, C4<0>;
L_00000233aed3a4d0 .functor OR 1, v00000233aed37540_0, v00000233aed06390_0, C4<0>, C4<0>;
L_00000233aed3aa80 .functor OR 1, L_00000233aedfb850, L_00000233aedf9ff0, C4<0>, C4<0>;
L_00000233aed39f20 .functor AND 1, L_00000233aedfb670, L_00000233aedfb710, C4<1>, C4<1>;
L_00000233aed39f90 .functor NOT 1, v00000233aed38300_0, C4<0>, C4<0>, C4<0>;
L_00000233aed3a690 .functor OR 1, L_00000233aedfa6d0, L_00000233aedfb210, C4<0>, C4<0>;
L_00000233aed3a230 .functor OR 1, L_00000233aed3a690, L_00000233aedfa310, C4<0>, C4<0>;
L_00000233aed3a620 .functor OR 1, L_00000233aee0d870, L_00000233aee0daf0, C4<0>, C4<0>;
L_00000233aed3a7e0 .functor AND 1, L_00000233aedfa770, L_00000233aed3a620, C4<1>, C4<1>;
L_00000233aed3a2a0 .functor OR 1, L_00000233aee0d4b0, L_00000233aee0c8d0, C4<0>, C4<0>;
L_00000233aed3a070 .functor AND 1, L_00000233aee0d410, L_00000233aed3a2a0, C4<1>, C4<1>;
L_00000233aed3ac40 .functor NOT 1, L_00000233aed3a4d0, C4<0>, C4<0>, C4<0>;
v00000233aed32190_0 .net "ALUOp", 3 0, v00000233aed061b0_0;  1 drivers
v00000233aed32230_0 .net "ALUResult", 31 0, v00000233aed31830_0;  1 drivers
v00000233aed34420_0 .net "ALUSrc", 0 0, v00000233aed05530_0;  1 drivers
v00000233aed347e0_0 .net "ALUin2", 31 0, L_00000233aee0d550;  1 drivers
v00000233aed33a20_0 .net "MemReadEn", 0 0, v00000233aed055d0_0;  1 drivers
v00000233aed34f60_0 .net "MemWriteEn", 0 0, v00000233aed05170_0;  1 drivers
v00000233aed344c0_0 .net "MemtoReg", 0 0, v00000233aed04f90_0;  1 drivers
v00000233aed33e80_0 .net "PC", 31 0, v00000233aed32870_0;  alias, 1 drivers
v00000233aed35280_0 .net "PCPlus1", 31 0, L_00000233aedfba30;  1 drivers
v00000233aed34560_0 .net "PCsrc", 0 0, v00000233aed318d0_0;  1 drivers
v00000233aed34600_0 .net "RegDst", 0 0, v00000233aed05e90_0;  1 drivers
v00000233aed34ba0_0 .net "RegWriteEn", 0 0, v00000233aed064d0_0;  1 drivers
v00000233aed350a0_0 .net "WriteRegister", 4 0, L_00000233aedfa4f0;  1 drivers
v00000233aed34c40_0 .net *"_ivl_0", 0 0, L_00000233aed3a8c0;  1 drivers
L_00000233aedb1e00 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000233aed346a0_0 .net/2u *"_ivl_10", 4 0, L_00000233aedb1e00;  1 drivers
L_00000233aedb21f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000233aed33700_0 .net *"_ivl_101", 15 0, L_00000233aedb21f0;  1 drivers
v00000233aed33fc0_0 .net *"_ivl_102", 31 0, L_00000233aedfaef0;  1 drivers
L_00000233aedb2238 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000233aed342e0_0 .net *"_ivl_105", 25 0, L_00000233aedb2238;  1 drivers
L_00000233aedb2280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000233aed34e20_0 .net/2u *"_ivl_106", 31 0, L_00000233aedb2280;  1 drivers
v00000233aed34b00_0 .net *"_ivl_108", 0 0, L_00000233aedfb670;  1 drivers
L_00000233aedb22c8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v00000233aed335c0_0 .net/2u *"_ivl_110", 5 0, L_00000233aedb22c8;  1 drivers
v00000233aed337a0_0 .net *"_ivl_112", 0 0, L_00000233aedfb710;  1 drivers
v00000233aed34740_0 .net *"_ivl_115", 0 0, L_00000233aed39f20;  1 drivers
v00000233aed33660_0 .net *"_ivl_116", 47 0, L_00000233aedfabd0;  1 drivers
L_00000233aedb2310 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000233aed34ce0_0 .net *"_ivl_119", 15 0, L_00000233aedb2310;  1 drivers
L_00000233aedb1e48 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000233aed349c0_0 .net/2u *"_ivl_12", 5 0, L_00000233aedb1e48;  1 drivers
v00000233aed34380_0 .net *"_ivl_120", 47 0, L_00000233aedfad10;  1 drivers
L_00000233aedb2358 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000233aed33f20_0 .net *"_ivl_123", 15 0, L_00000233aedb2358;  1 drivers
v00000233aed35140_0 .net *"_ivl_125", 0 0, L_00000233aedfa9f0;  1 drivers
v00000233aed34880_0 .net *"_ivl_126", 31 0, L_00000233aedfae50;  1 drivers
v00000233aed34d80_0 .net *"_ivl_128", 47 0, L_00000233aedfb990;  1 drivers
v00000233aed351e0_0 .net *"_ivl_130", 47 0, L_00000233aedfaf90;  1 drivers
v00000233aed35320_0 .net *"_ivl_132", 47 0, L_00000233aedfa270;  1 drivers
v00000233aed34ec0_0 .net *"_ivl_134", 47 0, L_00000233aedfb3f0;  1 drivers
v00000233aed353c0_0 .net *"_ivl_14", 0 0, L_00000233aed38440;  1 drivers
v00000233aed34920_0 .net *"_ivl_140", 0 0, L_00000233aed39f90;  1 drivers
L_00000233aedb23e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000233aed34060_0 .net/2u *"_ivl_142", 31 0, L_00000233aedb23e8;  1 drivers
L_00000233aedb24c0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v00000233aed33520_0 .net/2u *"_ivl_146", 5 0, L_00000233aedb24c0;  1 drivers
v00000233aed35000_0 .net *"_ivl_148", 0 0, L_00000233aedfa6d0;  1 drivers
L_00000233aedb2508 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v00000233aed341a0_0 .net/2u *"_ivl_150", 5 0, L_00000233aedb2508;  1 drivers
v00000233aed33840_0 .net *"_ivl_152", 0 0, L_00000233aedfb210;  1 drivers
v00000233aed34100_0 .net *"_ivl_155", 0 0, L_00000233aed3a690;  1 drivers
L_00000233aedb2550 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v00000233aed338e0_0 .net/2u *"_ivl_156", 5 0, L_00000233aedb2550;  1 drivers
v00000233aed34240_0 .net *"_ivl_158", 0 0, L_00000233aedfa310;  1 drivers
L_00000233aedb1e90 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000233aed33980_0 .net/2u *"_ivl_16", 4 0, L_00000233aedb1e90;  1 drivers
v00000233aed33ac0_0 .net *"_ivl_161", 0 0, L_00000233aed3a230;  1 drivers
L_00000233aedb2598 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000233aed34a60_0 .net/2u *"_ivl_162", 15 0, L_00000233aedb2598;  1 drivers
v00000233aed33b60_0 .net *"_ivl_164", 31 0, L_00000233aedfa130;  1 drivers
v00000233aed33c00_0 .net *"_ivl_167", 0 0, L_00000233aedfa1d0;  1 drivers
v00000233aed33ca0_0 .net *"_ivl_168", 15 0, L_00000233aedfb2b0;  1 drivers
v00000233aed33d40_0 .net *"_ivl_170", 31 0, L_00000233aedfb350;  1 drivers
v00000233aed33de0_0 .net *"_ivl_174", 31 0, L_00000233aedfa590;  1 drivers
L_00000233aedb25e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000233aed35670_0 .net *"_ivl_177", 25 0, L_00000233aedb25e0;  1 drivers
L_00000233aedb2628 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000233aed358f0_0 .net/2u *"_ivl_178", 31 0, L_00000233aedb2628;  1 drivers
v00000233aed35e90_0 .net *"_ivl_180", 0 0, L_00000233aedfa770;  1 drivers
L_00000233aedb2670 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000233aed373d0_0 .net/2u *"_ivl_182", 5 0, L_00000233aedb2670;  1 drivers
v00000233aed35f30_0 .net *"_ivl_184", 0 0, L_00000233aee0d870;  1 drivers
L_00000233aedb26b8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000233aed366b0_0 .net/2u *"_ivl_186", 5 0, L_00000233aedb26b8;  1 drivers
v00000233aed37150_0 .net *"_ivl_188", 0 0, L_00000233aee0daf0;  1 drivers
v00000233aed36070_0 .net *"_ivl_19", 4 0, L_00000233aed38760;  1 drivers
v00000233aed36a70_0 .net *"_ivl_191", 0 0, L_00000233aed3a620;  1 drivers
v00000233aed36250_0 .net *"_ivl_193", 0 0, L_00000233aed3a7e0;  1 drivers
L_00000233aedb2700 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000233aed36e30_0 .net/2u *"_ivl_194", 5 0, L_00000233aedb2700;  1 drivers
v00000233aed35990_0 .net *"_ivl_196", 0 0, L_00000233aee0c6f0;  1 drivers
L_00000233aedb2748 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000233aed371f0_0 .net/2u *"_ivl_198", 31 0, L_00000233aedb2748;  1 drivers
L_00000233aedb1db8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000233aed37010_0 .net/2u *"_ivl_2", 5 0, L_00000233aedb1db8;  1 drivers
v00000233aed37290_0 .net *"_ivl_20", 4 0, L_00000233aed38800;  1 drivers
v00000233aed36ed0_0 .net *"_ivl_200", 31 0, L_00000233aee0be30;  1 drivers
v00000233aed35a30_0 .net *"_ivl_204", 31 0, L_00000233aee0c790;  1 drivers
L_00000233aedb2790 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000233aed36f70_0 .net *"_ivl_207", 25 0, L_00000233aedb2790;  1 drivers
L_00000233aedb27d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000233aed37330_0 .net/2u *"_ivl_208", 31 0, L_00000233aedb27d8;  1 drivers
v00000233aed36390_0 .net *"_ivl_210", 0 0, L_00000233aee0d410;  1 drivers
L_00000233aedb2820 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000233aed36110_0 .net/2u *"_ivl_212", 5 0, L_00000233aedb2820;  1 drivers
v00000233aed35ad0_0 .net *"_ivl_214", 0 0, L_00000233aee0d4b0;  1 drivers
L_00000233aedb2868 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000233aed364d0_0 .net/2u *"_ivl_216", 5 0, L_00000233aedb2868;  1 drivers
v00000233aed369d0_0 .net *"_ivl_218", 0 0, L_00000233aee0c8d0;  1 drivers
v00000233aed36430_0 .net *"_ivl_221", 0 0, L_00000233aed3a2a0;  1 drivers
v00000233aed35df0_0 .net *"_ivl_223", 0 0, L_00000233aed3a070;  1 drivers
L_00000233aedb28b0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000233aed36bb0_0 .net/2u *"_ivl_224", 5 0, L_00000233aedb28b0;  1 drivers
v00000233aed370b0_0 .net *"_ivl_226", 0 0, L_00000233aee0d5f0;  1 drivers
v00000233aed367f0_0 .net *"_ivl_228", 31 0, L_00000233aee0da50;  1 drivers
v00000233aed35cb0_0 .net *"_ivl_24", 0 0, L_00000233aed3a1c0;  1 drivers
L_00000233aedb1ed8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000233aed36930_0 .net/2u *"_ivl_26", 4 0, L_00000233aedb1ed8;  1 drivers
v00000233aed36c50_0 .net *"_ivl_29", 4 0, L_00000233aed38940;  1 drivers
v00000233aed35530_0 .net *"_ivl_32", 0 0, L_00000233aed3a5b0;  1 drivers
L_00000233aedb1f20 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000233aed355d0_0 .net/2u *"_ivl_34", 4 0, L_00000233aedb1f20;  1 drivers
v00000233aed35fd0_0 .net *"_ivl_37", 4 0, L_00000233aedfb5d0;  1 drivers
v00000233aed36570_0 .net *"_ivl_40", 0 0, L_00000233aed39dd0;  1 drivers
L_00000233aedb1f68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000233aed36cf0_0 .net/2u *"_ivl_42", 15 0, L_00000233aedb1f68;  1 drivers
v00000233aed35710_0 .net *"_ivl_45", 15 0, L_00000233aedfb530;  1 drivers
v00000233aed357b0_0 .net *"_ivl_48", 0 0, L_00000233aed39d60;  1 drivers
v00000233aed36750_0 .net *"_ivl_5", 5 0, L_00000233aed37d60;  1 drivers
L_00000233aedb1fb0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000233aed361b0_0 .net/2u *"_ivl_50", 36 0, L_00000233aedb1fb0;  1 drivers
L_00000233aedb1ff8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000233aed36610_0 .net/2u *"_ivl_52", 31 0, L_00000233aedb1ff8;  1 drivers
v00000233aed36b10_0 .net *"_ivl_55", 4 0, L_00000233aedfb0d0;  1 drivers
v00000233aed36d90_0 .net *"_ivl_56", 36 0, L_00000233aedf9e10;  1 drivers
v00000233aed362f0_0 .net *"_ivl_58", 36 0, L_00000233aedfa450;  1 drivers
v00000233aed36890_0 .net *"_ivl_62", 0 0, L_00000233aed3a150;  1 drivers
L_00000233aedb2040 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000233aed35850_0 .net/2u *"_ivl_64", 5 0, L_00000233aedb2040;  1 drivers
v00000233aed35b70_0 .net *"_ivl_67", 5 0, L_00000233aedfab30;  1 drivers
v00000233aed35c10_0 .net *"_ivl_70", 0 0, L_00000233aed3a3f0;  1 drivers
L_00000233aedb2088 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000233aed35d50_0 .net/2u *"_ivl_72", 57 0, L_00000233aedb2088;  1 drivers
L_00000233aedb20d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000233aed38da0_0 .net/2u *"_ivl_74", 31 0, L_00000233aedb20d0;  1 drivers
v00000233aed37b80_0 .net *"_ivl_77", 25 0, L_00000233aedfa8b0;  1 drivers
v00000233aed38bc0_0 .net *"_ivl_78", 57 0, L_00000233aedf9eb0;  1 drivers
v00000233aed38b20_0 .net *"_ivl_8", 0 0, L_00000233aed39e40;  1 drivers
v00000233aed38620_0 .net *"_ivl_80", 57 0, L_00000233aedfbc10;  1 drivers
L_00000233aedb2118 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000233aed37f40_0 .net/2u *"_ivl_84", 31 0, L_00000233aedb2118;  1 drivers
L_00000233aedb2160 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000233aed37a40_0 .net/2u *"_ivl_88", 5 0, L_00000233aedb2160;  1 drivers
v00000233aed38f80_0 .net *"_ivl_90", 0 0, L_00000233aedfb850;  1 drivers
L_00000233aedb21a8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000233aed384e0_0 .net/2u *"_ivl_92", 5 0, L_00000233aedb21a8;  1 drivers
v00000233aed38260_0 .net *"_ivl_94", 0 0, L_00000233aedf9ff0;  1 drivers
v00000233aed392a0_0 .net *"_ivl_97", 0 0, L_00000233aed3aa80;  1 drivers
v00000233aed37860_0 .net *"_ivl_98", 47 0, L_00000233aedfaa90;  1 drivers
v00000233aed389e0_0 .net "adderResult", 31 0, L_00000233aedfb030;  1 drivers
v00000233aed38c60_0 .net "address", 31 0, L_00000233aedfac70;  1 drivers
v00000233aed37fe0_0 .net "clk", 0 0, L_00000233aed3a4d0;  alias, 1 drivers
v00000233aed38d00_0 .var "cycles_consumed", 31 0;
v00000233aed38580_0 .net "extImm", 31 0, L_00000233aedfa3b0;  1 drivers
v00000233aed37720_0 .net "funct", 5 0, L_00000233aedfa950;  1 drivers
v00000233aed38080_0 .net "hlt", 0 0, v00000233aed06390_0;  1 drivers
v00000233aed37ea0_0 .net "imm", 15 0, L_00000233aedfadb0;  1 drivers
v00000233aed37ae0_0 .net "immediate", 31 0, L_00000233aee0c650;  1 drivers
v00000233aed37680_0 .net "input_clk", 0 0, v00000233aed37540_0;  1 drivers
v00000233aed38e40_0 .net "instruction", 31 0, L_00000233aedfa090;  1 drivers
v00000233aed38ee0_0 .net "memoryReadData", 31 0, v00000233aed327d0_0;  1 drivers
v00000233aed37c20_0 .net "nextPC", 31 0, L_00000233aedfbcb0;  1 drivers
v00000233aed39020_0 .net "opcode", 5 0, L_00000233aed383a0;  1 drivers
v00000233aed37e00_0 .net "rd", 4 0, L_00000233aed388a0;  1 drivers
v00000233aed390c0_0 .net "readData1", 31 0, L_00000233aed3a380;  1 drivers
v00000233aed386c0_0 .net "readData1_w", 31 0, L_00000233aee0c970;  1 drivers
v00000233aed38120_0 .net "readData2", 31 0, L_00000233aed39eb0;  1 drivers
v00000233aed379a0_0 .net "rs", 4 0, L_00000233aed38a80;  1 drivers
v00000233aed37900_0 .net "rst", 0 0, v00000233aed38300_0;  1 drivers
v00000233aed39160_0 .net "rt", 4 0, L_00000233aedfbb70;  1 drivers
v00000233aed39200_0 .net "shamt", 31 0, L_00000233aedfa810;  1 drivers
v00000233aed39340_0 .net "wire_instruction", 31 0, L_00000233aed3aa10;  1 drivers
v00000233aed37cc0_0 .net "writeData", 31 0, L_00000233aee0cb50;  1 drivers
v00000233aed381c0_0 .net "zero", 0 0, L_00000233aee0db90;  1 drivers
L_00000233aed37d60 .part L_00000233aedfa090, 26, 6;
L_00000233aed383a0 .functor MUXZ 6, L_00000233aed37d60, L_00000233aedb1db8, L_00000233aed3a8c0, C4<>;
L_00000233aed38440 .cmp/eq 6, L_00000233aed383a0, L_00000233aedb1e48;
L_00000233aed38760 .part L_00000233aedfa090, 11, 5;
L_00000233aed38800 .functor MUXZ 5, L_00000233aed38760, L_00000233aedb1e90, L_00000233aed38440, C4<>;
L_00000233aed388a0 .functor MUXZ 5, L_00000233aed38800, L_00000233aedb1e00, L_00000233aed39e40, C4<>;
L_00000233aed38940 .part L_00000233aedfa090, 21, 5;
L_00000233aed38a80 .functor MUXZ 5, L_00000233aed38940, L_00000233aedb1ed8, L_00000233aed3a1c0, C4<>;
L_00000233aedfb5d0 .part L_00000233aedfa090, 16, 5;
L_00000233aedfbb70 .functor MUXZ 5, L_00000233aedfb5d0, L_00000233aedb1f20, L_00000233aed3a5b0, C4<>;
L_00000233aedfb530 .part L_00000233aedfa090, 0, 16;
L_00000233aedfadb0 .functor MUXZ 16, L_00000233aedfb530, L_00000233aedb1f68, L_00000233aed39dd0, C4<>;
L_00000233aedfb0d0 .part L_00000233aedfa090, 6, 5;
L_00000233aedf9e10 .concat [ 5 32 0 0], L_00000233aedfb0d0, L_00000233aedb1ff8;
L_00000233aedfa450 .functor MUXZ 37, L_00000233aedf9e10, L_00000233aedb1fb0, L_00000233aed39d60, C4<>;
L_00000233aedfa810 .part L_00000233aedfa450, 0, 32;
L_00000233aedfab30 .part L_00000233aedfa090, 0, 6;
L_00000233aedfa950 .functor MUXZ 6, L_00000233aedfab30, L_00000233aedb2040, L_00000233aed3a150, C4<>;
L_00000233aedfa8b0 .part L_00000233aedfa090, 0, 26;
L_00000233aedf9eb0 .concat [ 26 32 0 0], L_00000233aedfa8b0, L_00000233aedb20d0;
L_00000233aedfbc10 .functor MUXZ 58, L_00000233aedf9eb0, L_00000233aedb2088, L_00000233aed3a3f0, C4<>;
L_00000233aedfac70 .part L_00000233aedfbc10, 0, 32;
L_00000233aedfba30 .arith/sum 32, v00000233aed32870_0, L_00000233aedb2118;
L_00000233aedfb850 .cmp/eq 6, L_00000233aed383a0, L_00000233aedb2160;
L_00000233aedf9ff0 .cmp/eq 6, L_00000233aed383a0, L_00000233aedb21a8;
L_00000233aedfaa90 .concat [ 32 16 0 0], L_00000233aedfac70, L_00000233aedb21f0;
L_00000233aedfaef0 .concat [ 6 26 0 0], L_00000233aed383a0, L_00000233aedb2238;
L_00000233aedfb670 .cmp/eq 32, L_00000233aedfaef0, L_00000233aedb2280;
L_00000233aedfb710 .cmp/eq 6, L_00000233aedfa950, L_00000233aedb22c8;
L_00000233aedfabd0 .concat [ 32 16 0 0], L_00000233aed3a380, L_00000233aedb2310;
L_00000233aedfad10 .concat [ 32 16 0 0], v00000233aed32870_0, L_00000233aedb2358;
L_00000233aedfa9f0 .part L_00000233aedfadb0, 15, 1;
LS_00000233aedfae50_0_0 .concat [ 1 1 1 1], L_00000233aedfa9f0, L_00000233aedfa9f0, L_00000233aedfa9f0, L_00000233aedfa9f0;
LS_00000233aedfae50_0_4 .concat [ 1 1 1 1], L_00000233aedfa9f0, L_00000233aedfa9f0, L_00000233aedfa9f0, L_00000233aedfa9f0;
LS_00000233aedfae50_0_8 .concat [ 1 1 1 1], L_00000233aedfa9f0, L_00000233aedfa9f0, L_00000233aedfa9f0, L_00000233aedfa9f0;
LS_00000233aedfae50_0_12 .concat [ 1 1 1 1], L_00000233aedfa9f0, L_00000233aedfa9f0, L_00000233aedfa9f0, L_00000233aedfa9f0;
LS_00000233aedfae50_0_16 .concat [ 1 1 1 1], L_00000233aedfa9f0, L_00000233aedfa9f0, L_00000233aedfa9f0, L_00000233aedfa9f0;
LS_00000233aedfae50_0_20 .concat [ 1 1 1 1], L_00000233aedfa9f0, L_00000233aedfa9f0, L_00000233aedfa9f0, L_00000233aedfa9f0;
LS_00000233aedfae50_0_24 .concat [ 1 1 1 1], L_00000233aedfa9f0, L_00000233aedfa9f0, L_00000233aedfa9f0, L_00000233aedfa9f0;
LS_00000233aedfae50_0_28 .concat [ 1 1 1 1], L_00000233aedfa9f0, L_00000233aedfa9f0, L_00000233aedfa9f0, L_00000233aedfa9f0;
LS_00000233aedfae50_1_0 .concat [ 4 4 4 4], LS_00000233aedfae50_0_0, LS_00000233aedfae50_0_4, LS_00000233aedfae50_0_8, LS_00000233aedfae50_0_12;
LS_00000233aedfae50_1_4 .concat [ 4 4 4 4], LS_00000233aedfae50_0_16, LS_00000233aedfae50_0_20, LS_00000233aedfae50_0_24, LS_00000233aedfae50_0_28;
L_00000233aedfae50 .concat [ 16 16 0 0], LS_00000233aedfae50_1_0, LS_00000233aedfae50_1_4;
L_00000233aedfb990 .concat [ 16 32 0 0], L_00000233aedfadb0, L_00000233aedfae50;
L_00000233aedfaf90 .arith/sum 48, L_00000233aedfad10, L_00000233aedfb990;
L_00000233aedfa270 .functor MUXZ 48, L_00000233aedfaf90, L_00000233aedfabd0, L_00000233aed39f20, C4<>;
L_00000233aedfb3f0 .functor MUXZ 48, L_00000233aedfa270, L_00000233aedfaa90, L_00000233aed3aa80, C4<>;
L_00000233aedfb030 .part L_00000233aedfb3f0, 0, 32;
L_00000233aedfbcb0 .functor MUXZ 32, L_00000233aedfba30, L_00000233aedfb030, v00000233aed318d0_0, C4<>;
L_00000233aedfa090 .functor MUXZ 32, L_00000233aed3aa10, L_00000233aedb23e8, L_00000233aed39f90, C4<>;
L_00000233aedfa6d0 .cmp/eq 6, L_00000233aed383a0, L_00000233aedb24c0;
L_00000233aedfb210 .cmp/eq 6, L_00000233aed383a0, L_00000233aedb2508;
L_00000233aedfa310 .cmp/eq 6, L_00000233aed383a0, L_00000233aedb2550;
L_00000233aedfa130 .concat [ 16 16 0 0], L_00000233aedfadb0, L_00000233aedb2598;
L_00000233aedfa1d0 .part L_00000233aedfadb0, 15, 1;
LS_00000233aedfb2b0_0_0 .concat [ 1 1 1 1], L_00000233aedfa1d0, L_00000233aedfa1d0, L_00000233aedfa1d0, L_00000233aedfa1d0;
LS_00000233aedfb2b0_0_4 .concat [ 1 1 1 1], L_00000233aedfa1d0, L_00000233aedfa1d0, L_00000233aedfa1d0, L_00000233aedfa1d0;
LS_00000233aedfb2b0_0_8 .concat [ 1 1 1 1], L_00000233aedfa1d0, L_00000233aedfa1d0, L_00000233aedfa1d0, L_00000233aedfa1d0;
LS_00000233aedfb2b0_0_12 .concat [ 1 1 1 1], L_00000233aedfa1d0, L_00000233aedfa1d0, L_00000233aedfa1d0, L_00000233aedfa1d0;
L_00000233aedfb2b0 .concat [ 4 4 4 4], LS_00000233aedfb2b0_0_0, LS_00000233aedfb2b0_0_4, LS_00000233aedfb2b0_0_8, LS_00000233aedfb2b0_0_12;
L_00000233aedfb350 .concat [ 16 16 0 0], L_00000233aedfadb0, L_00000233aedfb2b0;
L_00000233aedfa3b0 .functor MUXZ 32, L_00000233aedfb350, L_00000233aedfa130, L_00000233aed3a230, C4<>;
L_00000233aedfa590 .concat [ 6 26 0 0], L_00000233aed383a0, L_00000233aedb25e0;
L_00000233aedfa770 .cmp/eq 32, L_00000233aedfa590, L_00000233aedb2628;
L_00000233aee0d870 .cmp/eq 6, L_00000233aedfa950, L_00000233aedb2670;
L_00000233aee0daf0 .cmp/eq 6, L_00000233aedfa950, L_00000233aedb26b8;
L_00000233aee0c6f0 .cmp/eq 6, L_00000233aed383a0, L_00000233aedb2700;
L_00000233aee0be30 .functor MUXZ 32, L_00000233aedfa3b0, L_00000233aedb2748, L_00000233aee0c6f0, C4<>;
L_00000233aee0c650 .functor MUXZ 32, L_00000233aee0be30, L_00000233aedfa810, L_00000233aed3a7e0, C4<>;
L_00000233aee0c790 .concat [ 6 26 0 0], L_00000233aed383a0, L_00000233aedb2790;
L_00000233aee0d410 .cmp/eq 32, L_00000233aee0c790, L_00000233aedb27d8;
L_00000233aee0d4b0 .cmp/eq 6, L_00000233aedfa950, L_00000233aedb2820;
L_00000233aee0c8d0 .cmp/eq 6, L_00000233aedfa950, L_00000233aedb2868;
L_00000233aee0d5f0 .cmp/eq 6, L_00000233aed383a0, L_00000233aedb28b0;
L_00000233aee0da50 .functor MUXZ 32, L_00000233aed3a380, v00000233aed32870_0, L_00000233aee0d5f0, C4<>;
L_00000233aee0c970 .functor MUXZ 32, L_00000233aee0da50, L_00000233aed39eb0, L_00000233aed3a070, C4<>;
S_00000233aecf9db0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_00000233aecf9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000233aecf6a40 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000233aed3abd0 .functor NOT 1, v00000233aed05530_0, C4<0>, C4<0>, C4<0>;
v00000233aed05ad0_0 .net *"_ivl_0", 0 0, L_00000233aed3abd0;  1 drivers
v00000233aed06110_0 .net "in1", 31 0, L_00000233aed39eb0;  alias, 1 drivers
v00000233aed05670_0 .net "in2", 31 0, L_00000233aee0c650;  alias, 1 drivers
v00000233aed05b70_0 .net "out", 31 0, L_00000233aee0d550;  alias, 1 drivers
v00000233aed05c10_0 .net "s", 0 0, v00000233aed05530_0;  alias, 1 drivers
L_00000233aee0d550 .functor MUXZ 32, L_00000233aee0c650, L_00000233aed39eb0, L_00000233aed3abd0, C4<>;
S_00000233aeca34a0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_00000233aecf9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_00000233aedb0090 .param/l "RType" 0 4 2, C4<000000>;
P_00000233aedb00c8 .param/l "add" 0 4 5, C4<100000>;
P_00000233aedb0100 .param/l "addi" 0 4 8, C4<001000>;
P_00000233aedb0138 .param/l "addu" 0 4 5, C4<100001>;
P_00000233aedb0170 .param/l "and_" 0 4 5, C4<100100>;
P_00000233aedb01a8 .param/l "andi" 0 4 8, C4<001100>;
P_00000233aedb01e0 .param/l "beq" 0 4 10, C4<000100>;
P_00000233aedb0218 .param/l "bne" 0 4 10, C4<000101>;
P_00000233aedb0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000233aedb0288 .param/l "j" 0 4 12, C4<000010>;
P_00000233aedb02c0 .param/l "jal" 0 4 12, C4<000011>;
P_00000233aedb02f8 .param/l "jr" 0 4 6, C4<001000>;
P_00000233aedb0330 .param/l "lw" 0 4 8, C4<100011>;
P_00000233aedb0368 .param/l "nor_" 0 4 5, C4<100111>;
P_00000233aedb03a0 .param/l "or_" 0 4 5, C4<100101>;
P_00000233aedb03d8 .param/l "ori" 0 4 8, C4<001101>;
P_00000233aedb0410 .param/l "sgt" 0 4 6, C4<101011>;
P_00000233aedb0448 .param/l "sll" 0 4 6, C4<000000>;
P_00000233aedb0480 .param/l "slt" 0 4 5, C4<101010>;
P_00000233aedb04b8 .param/l "slti" 0 4 8, C4<101010>;
P_00000233aedb04f0 .param/l "srl" 0 4 6, C4<000010>;
P_00000233aedb0528 .param/l "sub" 0 4 5, C4<100010>;
P_00000233aedb0560 .param/l "subu" 0 4 5, C4<100011>;
P_00000233aedb0598 .param/l "sw" 0 4 8, C4<101011>;
P_00000233aedb05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000233aedb0608 .param/l "xori" 0 4 8, C4<001110>;
v00000233aed061b0_0 .var "ALUOp", 3 0;
v00000233aed05530_0 .var "ALUSrc", 0 0;
v00000233aed055d0_0 .var "MemReadEn", 0 0;
v00000233aed05170_0 .var "MemWriteEn", 0 0;
v00000233aed04f90_0 .var "MemtoReg", 0 0;
v00000233aed05e90_0 .var "RegDst", 0 0;
v00000233aed064d0_0 .var "RegWriteEn", 0 0;
v00000233aed05710_0 .net "funct", 5 0, L_00000233aedfa950;  alias, 1 drivers
v00000233aed06390_0 .var "hlt", 0 0;
v00000233aed05cb0_0 .net "opcode", 5 0, L_00000233aed383a0;  alias, 1 drivers
v00000233aed05990_0 .net "rst", 0 0, v00000233aed38300_0;  alias, 1 drivers
E_00000233aecf7140 .event anyedge, v00000233aed05990_0, v00000233aed05cb0_0, v00000233aed05710_0;
S_00000233aeca3630 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_00000233aecf9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_00000233aecf6ac0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_00000233aed3aa10 .functor BUFZ 32, L_00000233aedfb170, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000233aed057b0_0 .net "Data_Out", 31 0, L_00000233aed3aa10;  alias, 1 drivers
v00000233aed05d50 .array "InstMem", 0 1023, 31 0;
v00000233aed05fd0_0 .net *"_ivl_0", 31 0, L_00000233aedfb170;  1 drivers
v00000233aed066b0_0 .net *"_ivl_3", 9 0, L_00000233aedfbad0;  1 drivers
v00000233aed06570_0 .net *"_ivl_4", 11 0, L_00000233aedfb7b0;  1 drivers
L_00000233aedb23a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000233aed06610_0 .net *"_ivl_7", 1 0, L_00000233aedb23a0;  1 drivers
v00000233aed06750_0 .net "addr", 31 0, v00000233aed32870_0;  alias, 1 drivers
v00000233aed04e50_0 .var/i "i", 31 0;
L_00000233aedfb170 .array/port v00000233aed05d50, L_00000233aedfb7b0;
L_00000233aedfbad0 .part v00000233aed32870_0, 0, 10;
L_00000233aedfb7b0 .concat [ 10 2 0 0], L_00000233aedfbad0, L_00000233aedb23a0;
S_00000233aed769c0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_00000233aecf9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_00000233aed3a380 .functor BUFZ 32, L_00000233aedfb490, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000233aed39eb0 .functor BUFZ 32, L_00000233aedfa630, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000233aed04ef0_0 .net *"_ivl_0", 31 0, L_00000233aedfb490;  1 drivers
v00000233aece3450_0 .net *"_ivl_10", 6 0, L_00000233aedf9f50;  1 drivers
L_00000233aedb2478 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000233aece34f0_0 .net *"_ivl_13", 1 0, L_00000233aedb2478;  1 drivers
v00000233aed32e10_0 .net *"_ivl_2", 6 0, L_00000233aedfb8f0;  1 drivers
L_00000233aedb2430 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000233aed31970_0 .net *"_ivl_5", 1 0, L_00000233aedb2430;  1 drivers
v00000233aed32d70_0 .net *"_ivl_8", 31 0, L_00000233aedfa630;  1 drivers
v00000233aed322d0_0 .net "clk", 0 0, L_00000233aed3a4d0;  alias, 1 drivers
v00000233aed32370_0 .var/i "i", 31 0;
v00000233aed31790_0 .net "readData1", 31 0, L_00000233aed3a380;  alias, 1 drivers
v00000233aed324b0_0 .net "readData2", 31 0, L_00000233aed39eb0;  alias, 1 drivers
v00000233aed329b0_0 .net "readRegister1", 4 0, L_00000233aed38a80;  alias, 1 drivers
v00000233aed32af0_0 .net "readRegister2", 4 0, L_00000233aedfbb70;  alias, 1 drivers
v00000233aed32b90 .array "registers", 31 0, 31 0;
v00000233aed31510_0 .net "rst", 0 0, v00000233aed38300_0;  alias, 1 drivers
v00000233aed32690_0 .net "we", 0 0, v00000233aed064d0_0;  alias, 1 drivers
v00000233aed32550_0 .net "writeData", 31 0, L_00000233aee0cb50;  alias, 1 drivers
v00000233aed31a10_0 .net "writeRegister", 4 0, L_00000233aedfa4f0;  alias, 1 drivers
E_00000233aecf6bc0/0 .event negedge, v00000233aed05990_0;
E_00000233aecf6bc0/1 .event posedge, v00000233aed322d0_0;
E_00000233aecf6bc0 .event/or E_00000233aecf6bc0/0, E_00000233aecf6bc0/1;
L_00000233aedfb490 .array/port v00000233aed32b90, L_00000233aedfb8f0;
L_00000233aedfb8f0 .concat [ 5 2 0 0], L_00000233aed38a80, L_00000233aedb2430;
L_00000233aedfa630 .array/port v00000233aed32b90, L_00000233aedf9f50;
L_00000233aedf9f50 .concat [ 5 2 0 0], L_00000233aedfbb70, L_00000233aedb2478;
S_00000233aed76b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_00000233aed769c0;
 .timescale 0 0;
v00000233aed069d0_0 .var/i "i", 31 0;
S_00000233aeca1b50 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_00000233aecf9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_00000233aecf6d80 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_00000233aed3a000 .functor NOT 1, v00000233aed05e90_0, C4<0>, C4<0>, C4<0>;
v00000233aed31e70_0 .net *"_ivl_0", 0 0, L_00000233aed3a000;  1 drivers
v00000233aed32eb0_0 .net "in1", 4 0, L_00000233aedfbb70;  alias, 1 drivers
v00000233aed31c90_0 .net "in2", 4 0, L_00000233aed388a0;  alias, 1 drivers
v00000233aed33270_0 .net "out", 4 0, L_00000233aedfa4f0;  alias, 1 drivers
v00000233aed33090_0 .net "s", 0 0, v00000233aed05e90_0;  alias, 1 drivers
L_00000233aedfa4f0 .functor MUXZ 5, L_00000233aed388a0, L_00000233aedfbb70, L_00000233aed3a000, C4<>;
S_00000233aeca1ce0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_00000233aecf9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000233aecf7340 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000233aed3a850 .functor NOT 1, v00000233aed04f90_0, C4<0>, C4<0>, C4<0>;
v00000233aed32a50_0 .net *"_ivl_0", 0 0, L_00000233aed3a850;  1 drivers
v00000233aed33130_0 .net "in1", 31 0, v00000233aed31830_0;  alias, 1 drivers
v00000233aed32c30_0 .net "in2", 31 0, v00000233aed327d0_0;  alias, 1 drivers
v00000233aed31ab0_0 .net "out", 31 0, L_00000233aee0cb50;  alias, 1 drivers
v00000233aed31b50_0 .net "s", 0 0, v00000233aed04f90_0;  alias, 1 drivers
L_00000233aee0cb50 .functor MUXZ 32, v00000233aed327d0_0, v00000233aed31830_0, L_00000233aed3a850, C4<>;
S_00000233aec8a8d0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_00000233aecf9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_00000233aec8aa60 .param/l "ADD" 0 9 12, C4<0000>;
P_00000233aec8aa98 .param/l "AND" 0 9 12, C4<0010>;
P_00000233aec8aad0 .param/l "NOR" 0 9 12, C4<0101>;
P_00000233aec8ab08 .param/l "OR" 0 9 12, C4<0011>;
P_00000233aec8ab40 .param/l "SGT" 0 9 12, C4<0111>;
P_00000233aec8ab78 .param/l "SLL" 0 9 12, C4<1000>;
P_00000233aec8abb0 .param/l "SLT" 0 9 12, C4<0110>;
P_00000233aec8abe8 .param/l "SRL" 0 9 12, C4<1001>;
P_00000233aec8ac20 .param/l "SUB" 0 9 12, C4<0001>;
P_00000233aec8ac58 .param/l "XOR" 0 9 12, C4<0100>;
P_00000233aec8ac90 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_00000233aec8acc8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_00000233aedb28f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000233aed32410_0 .net/2u *"_ivl_0", 31 0, L_00000233aedb28f8;  1 drivers
v00000233aed316f0_0 .net "opSel", 3 0, v00000233aed061b0_0;  alias, 1 drivers
v00000233aed31650_0 .net "operand1", 31 0, L_00000233aee0c970;  alias, 1 drivers
v00000233aed31bf0_0 .net "operand2", 31 0, L_00000233aee0d550;  alias, 1 drivers
v00000233aed31830_0 .var "result", 31 0;
v00000233aed32050_0 .net "zero", 0 0, L_00000233aee0db90;  alias, 1 drivers
E_00000233aecf7b80 .event anyedge, v00000233aed061b0_0, v00000233aed31650_0, v00000233aed05b70_0;
L_00000233aee0db90 .cmp/eq 32, v00000233aed31830_0, L_00000233aedb28f8;
S_00000233aeccf1a0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_00000233aecf9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_00000233aedb1660 .param/l "RType" 0 4 2, C4<000000>;
P_00000233aedb1698 .param/l "add" 0 4 5, C4<100000>;
P_00000233aedb16d0 .param/l "addi" 0 4 8, C4<001000>;
P_00000233aedb1708 .param/l "addu" 0 4 5, C4<100001>;
P_00000233aedb1740 .param/l "and_" 0 4 5, C4<100100>;
P_00000233aedb1778 .param/l "andi" 0 4 8, C4<001100>;
P_00000233aedb17b0 .param/l "beq" 0 4 10, C4<000100>;
P_00000233aedb17e8 .param/l "bne" 0 4 10, C4<000101>;
P_00000233aedb1820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000233aedb1858 .param/l "j" 0 4 12, C4<000010>;
P_00000233aedb1890 .param/l "jal" 0 4 12, C4<000011>;
P_00000233aedb18c8 .param/l "jr" 0 4 6, C4<001000>;
P_00000233aedb1900 .param/l "lw" 0 4 8, C4<100011>;
P_00000233aedb1938 .param/l "nor_" 0 4 5, C4<100111>;
P_00000233aedb1970 .param/l "or_" 0 4 5, C4<100101>;
P_00000233aedb19a8 .param/l "ori" 0 4 8, C4<001101>;
P_00000233aedb19e0 .param/l "sgt" 0 4 6, C4<101011>;
P_00000233aedb1a18 .param/l "sll" 0 4 6, C4<000000>;
P_00000233aedb1a50 .param/l "slt" 0 4 5, C4<101010>;
P_00000233aedb1a88 .param/l "slti" 0 4 8, C4<101010>;
P_00000233aedb1ac0 .param/l "srl" 0 4 6, C4<000010>;
P_00000233aedb1af8 .param/l "sub" 0 4 5, C4<100010>;
P_00000233aedb1b30 .param/l "subu" 0 4 5, C4<100011>;
P_00000233aedb1b68 .param/l "sw" 0 4 8, C4<101011>;
P_00000233aedb1ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000233aedb1bd8 .param/l "xori" 0 4 8, C4<001110>;
v00000233aed318d0_0 .var "PCsrc", 0 0;
v00000233aed325f0_0 .net "funct", 5 0, L_00000233aedfa950;  alias, 1 drivers
v00000233aed32f50_0 .net "opcode", 5 0, L_00000233aed383a0;  alias, 1 drivers
v00000233aed32730_0 .net "operand1", 31 0, L_00000233aed3a380;  alias, 1 drivers
v00000233aed315b0_0 .net "operand2", 31 0, L_00000233aee0d550;  alias, 1 drivers
v00000233aed32cd0_0 .net "rst", 0 0, v00000233aed38300_0;  alias, 1 drivers
E_00000233aecf7940/0 .event anyedge, v00000233aed05990_0, v00000233aed05cb0_0, v00000233aed31790_0, v00000233aed05b70_0;
E_00000233aecf7940/1 .event anyedge, v00000233aed05710_0;
E_00000233aecf7940 .event/or E_00000233aecf7940/0, E_00000233aecf7940/1;
S_00000233aeccf330 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_00000233aecf9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v00000233aed32ff0 .array "DataMem", 0 1023, 31 0;
v00000233aed333b0_0 .net "address", 31 0, v00000233aed31830_0;  alias, 1 drivers
v00000233aed33310_0 .net "clock", 0 0, L_00000233aed3ac40;  1 drivers
v00000233aed31d30_0 .net "data", 31 0, L_00000233aed39eb0;  alias, 1 drivers
v00000233aed31dd0_0 .var/i "i", 31 0;
v00000233aed327d0_0 .var "q", 31 0;
v00000233aed31f10_0 .net "rden", 0 0, v00000233aed055d0_0;  alias, 1 drivers
v00000233aed331d0_0 .net "wren", 0 0, v00000233aed05170_0;  alias, 1 drivers
E_00000233aecf7580 .event posedge, v00000233aed33310_0;
S_00000233aedb1c20 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_00000233aecf9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_00000233aecf81c0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v00000233aed31fb0_0 .net "PCin", 31 0, L_00000233aedfbcb0;  alias, 1 drivers
v00000233aed32870_0 .var "PCout", 31 0;
v00000233aed320f0_0 .net "clk", 0 0, L_00000233aed3a4d0;  alias, 1 drivers
v00000233aed32910_0 .net "rst", 0 0, v00000233aed38300_0;  alias, 1 drivers
    .scope S_00000233aeccf1a0;
T_0 ;
    %wait E_00000233aecf7940;
    %load/vec4 v00000233aed32cd0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000233aed318d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000233aed32f50_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v00000233aed32730_0;
    %load/vec4 v00000233aed315b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v00000233aed32f50_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v00000233aed32730_0;
    %load/vec4 v00000233aed315b0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v00000233aed32f50_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v00000233aed32f50_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v00000233aed32f50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v00000233aed325f0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v00000233aed318d0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000233aedb1c20;
T_1 ;
    %wait E_00000233aecf6bc0;
    %load/vec4 v00000233aed32910_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000233aed32870_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000233aed31fb0_0;
    %assign/vec4 v00000233aed32870_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000233aeca3630;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000233aed04e50_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000233aed04e50_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000233aed04e50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000233aed05d50, 0, 4;
    %load/vec4 v00000233aed04e50_0;
    %addi 1, 0, 32;
    %store/vec4 v00000233aed04e50_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000233aed05d50, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000233aed05d50, 0, 4;
    %pushi/vec4 537067521, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000233aed05d50, 0, 4;
    %pushi/vec4 537264173, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000233aed05d50, 0, 4;
    %pushi/vec4 201326598, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000233aed05d50, 0, 4;
    %pushi/vec4 134217741, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000233aed05d50, 0, 4;
    %pushi/vec4 6301728, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000233aed05d50, 0, 4;
    %pushi/vec4 4397088, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000233aed05d50, 0, 4;
    %pushi/vec4 10489888, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000233aed05d50, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000233aed05d50, 0, 4;
    %pushi/vec4 277217282, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000233aed05d50, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000233aed05d50, 0, 4;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000233aed05d50, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000233aed05d50, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000233aed05d50, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000233aed05d50, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000233aed05d50, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000233aeca34a0;
T_3 ;
    %wait E_00000233aecf7140;
    %load/vec4 v00000233aed05990_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v00000233aed06390_0, 0;
    %split/vec4 4;
    %assign/vec4 v00000233aed061b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000233aed05530_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000233aed064d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000233aed05170_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000233aed04f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000233aed055d0_0, 0;
    %assign/vec4 v00000233aed05e90_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000233aed06390_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v00000233aed061b0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v00000233aed05530_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000233aed064d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000233aed05170_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000233aed04f90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000233aed055d0_0, 0, 1;
    %store/vec4 v00000233aed05e90_0, 0, 1;
    %load/vec4 v00000233aed05cb0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000233aed06390_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000233aed05e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000233aed064d0_0, 0;
    %load/vec4 v00000233aed05710_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000233aed061b0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000233aed061b0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000233aed061b0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000233aed061b0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000233aed061b0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000233aed061b0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000233aed061b0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000233aed061b0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000233aed061b0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000233aed061b0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000233aed05530_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000233aed061b0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000233aed05530_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000233aed061b0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000233aed061b0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000233aed064d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000233aed05e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000233aed05530_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000233aed064d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000233aed05e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000233aed05530_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000233aed061b0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000233aed064d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000233aed05530_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000233aed061b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000233aed064d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000233aed05530_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000233aed061b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000233aed064d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000233aed05530_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000233aed061b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000233aed064d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000233aed05530_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000233aed055d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000233aed064d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000233aed05530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000233aed04f90_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000233aed05170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000233aed05530_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000233aed061b0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000233aed061b0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000233aed769c0;
T_4 ;
    %wait E_00000233aecf6bc0;
    %fork t_1, S_00000233aed76b50;
    %jmp t_0;
    .scope S_00000233aed76b50;
t_1 ;
    %load/vec4 v00000233aed31510_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000233aed069d0_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000233aed069d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000233aed069d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000233aed32b90, 0, 4;
    %load/vec4 v00000233aed069d0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000233aed069d0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000233aed32690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000233aed32550_0;
    %load/vec4 v00000233aed31a10_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000233aed32b90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000233aed32b90, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_00000233aed769c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_00000233aed769c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000233aed32370_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000233aed32370_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v00000233aed32370_0;
    %ix/getv/s 4, v00000233aed32370_0;
    %load/vec4a v00000233aed32b90, 4;
    %ix/getv/s 4, v00000233aed32370_0;
    %load/vec4a v00000233aed32b90, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000233aed32370_0;
    %addi 1, 0, 32;
    %store/vec4 v00000233aed32370_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_00000233aec8a8d0;
T_6 ;
    %wait E_00000233aecf7b80;
    %load/vec4 v00000233aed316f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000233aed31830_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v00000233aed31650_0;
    %load/vec4 v00000233aed31bf0_0;
    %add;
    %assign/vec4 v00000233aed31830_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v00000233aed31650_0;
    %load/vec4 v00000233aed31bf0_0;
    %sub;
    %assign/vec4 v00000233aed31830_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v00000233aed31650_0;
    %load/vec4 v00000233aed31bf0_0;
    %and;
    %assign/vec4 v00000233aed31830_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v00000233aed31650_0;
    %load/vec4 v00000233aed31bf0_0;
    %or;
    %assign/vec4 v00000233aed31830_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v00000233aed31650_0;
    %load/vec4 v00000233aed31bf0_0;
    %xor;
    %assign/vec4 v00000233aed31830_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v00000233aed31650_0;
    %load/vec4 v00000233aed31bf0_0;
    %or;
    %inv;
    %assign/vec4 v00000233aed31830_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v00000233aed31650_0;
    %load/vec4 v00000233aed31bf0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v00000233aed31830_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v00000233aed31bf0_0;
    %load/vec4 v00000233aed31650_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v00000233aed31830_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v00000233aed31650_0;
    %ix/getv 4, v00000233aed31bf0_0;
    %shiftl 4;
    %assign/vec4 v00000233aed31830_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v00000233aed31650_0;
    %ix/getv 4, v00000233aed31bf0_0;
    %shiftr 4;
    %assign/vec4 v00000233aed31830_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000233aeccf330;
T_7 ;
    %wait E_00000233aecf7580;
    %load/vec4 v00000233aed31f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000233aed333b0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000233aed32ff0, 4;
    %assign/vec4 v00000233aed327d0_0, 0;
T_7.0 ;
    %load/vec4 v00000233aed331d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000233aed31d30_0;
    %ix/getv 3, v00000233aed333b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000233aed32ff0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000233aeccf330;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000233aed31dd0_0, 0, 32;
T_8.0 ;
    %load/vec4 v00000233aed31dd0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000233aed31dd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000233aed32ff0, 0, 4;
    %load/vec4 v00000233aed31dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000233aed31dd0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_00000233aeccf330;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000233aed31dd0_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000233aed31dd0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v00000233aed31dd0_0;
    %load/vec4a v00000233aed32ff0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v00000233aed31dd0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000233aed31dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000233aed31dd0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_00000233aecf9c20;
T_10 ;
    %wait E_00000233aecf6bc0;
    %load/vec4 v00000233aed37900_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000233aed38d00_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000233aed38d00_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000233aed38d00_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000233aecf9900;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000233aed37540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000233aed38300_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00000233aecf9900;
T_12 ;
    %delay 1, 0;
    %load/vec4 v00000233aed37540_0;
    %inv;
    %assign/vec4 v00000233aed37540_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_00000233aecf9900;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./Fibonacci(Silicore_BenchMark)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000233aed38300_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000233aed38300_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v00000233aed377c0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
