#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sun Jun 11 16:21:36 2023
# Process ID: 188065
# Current directory: /home/xjh/fpga/TemperatureCipher/TemperatureCipher.runs/synth_1
# Command line: vivado -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /home/xjh/fpga/TemperatureCipher/TemperatureCipher.runs/synth_1/top.vds
# Journal file: /home/xjh/fpga/TemperatureCipher/TemperatureCipher.runs/synth_1/vivado.jou
# Running On: xjh-linux-pc, OS: Linux, CPU Frequency: 5100.586 MHz, CPU Physical cores: 14, Host memory: 67162 MB
#-----------------------------------------------------------
source top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/xjh/fpga/TemperatureCipher/TemperatureCipher.srcs/utils_1/imports/synth_1/top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/xjh/fpga/TemperatureCipher/TemperatureCipher.srcs/utils_1/imports/synth_1/top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 188090
INFO: [Synth 8-11241] undeclared symbol 'start_flag', assumed default net type 'wire' [/home/xjh/fpga/TemperatureCipher/TemperatureCipher.srcs/sources_1/new/p_uart_recv.v:24]
INFO: [Synth 8-11241] undeclared symbol 'send_end', assumed default net type 'wire' [/home/xjh/fpga/TemperatureCipher/TemperatureCipher.srcs/sources_1/new/p_uart_send.v:31]
INFO: [Synth 8-11241] undeclared symbol 'sys_rst_n', assumed default net type 'wire' [/home/xjh/fpga/TemperatureCipher/TemperatureCipher.srcs/sources_1/new/top.v:80]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2845.695 ; gain = 377.770 ; free physical = 38811 ; free virtual = 55553
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/xjh/fpga/TemperatureCipher/TemperatureCipher.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'led' [/home/xjh/fpga/TemperatureCipher/TemperatureCipher.srcs/sources_1/new/led.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [/home/xjh/fpga/TemperatureCipher/TemperatureCipher.srcs/sources_1/new/led.v:68]
INFO: [Synth 8-155] case statement is not full and has no default [/home/xjh/fpga/TemperatureCipher/TemperatureCipher.srcs/sources_1/new/led.v:150]
INFO: [Synth 8-6155] done synthesizing module 'led' (0#1) [/home/xjh/fpga/TemperatureCipher/TemperatureCipher.srcs/sources_1/new/led.v:22]
INFO: [Synth 8-6157] synthesizing module 'p_uart_recv' [/home/xjh/fpga/TemperatureCipher/TemperatureCipher.srcs/sources_1/new/p_uart_recv.v:2]
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter UART_BPS bound to: 115200 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_recv' [/home/xjh/fpga/TemperatureCipher/TemperatureCipher.srcs/sources_1/new/uart_recv.v:1]
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter UART_BPS bound to: 115200 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_recv' (0#1) [/home/xjh/fpga/TemperatureCipher/TemperatureCipher.srcs/sources_1/new/uart_recv.v:1]
WARNING: [Synth 8-7071] port 'rx_flag' of module 'uart_recv' is unconnected for instance 'u_uart_recv' [/home/xjh/fpga/TemperatureCipher/TemperatureCipher.srcs/sources_1/new/p_uart_recv.v:104]
WARNING: [Synth 8-7071] port 'rx_cnt' of module 'uart_recv' is unconnected for instance 'u_uart_recv' [/home/xjh/fpga/TemperatureCipher/TemperatureCipher.srcs/sources_1/new/p_uart_recv.v:104]
WARNING: [Synth 8-7071] port 'rxdata' of module 'uart_recv' is unconnected for instance 'u_uart_recv' [/home/xjh/fpga/TemperatureCipher/TemperatureCipher.srcs/sources_1/new/p_uart_recv.v:104]
WARNING: [Synth 8-7023] instance 'u_uart_recv' of module 'uart_recv' has 8 connections declared, but only 5 given [/home/xjh/fpga/TemperatureCipher/TemperatureCipher.srcs/sources_1/new/p_uart_recv.v:104]
INFO: [Synth 8-6155] done synthesizing module 'p_uart_recv' (0#1) [/home/xjh/fpga/TemperatureCipher/TemperatureCipher.srcs/sources_1/new/p_uart_recv.v:2]
WARNING: [Synth 8-7071] port 'rx_flag' of module 'p_uart_recv' is unconnected for instance 'u_p_uart_recv' [/home/xjh/fpga/TemperatureCipher/TemperatureCipher.srcs/sources_1/new/top.v:78]
WARNING: [Synth 8-7071] port 'rx_cnt' of module 'p_uart_recv' is unconnected for instance 'u_p_uart_recv' [/home/xjh/fpga/TemperatureCipher/TemperatureCipher.srcs/sources_1/new/top.v:78]
WARNING: [Synth 8-7071] port 'rxdata' of module 'p_uart_recv' is unconnected for instance 'u_p_uart_recv' [/home/xjh/fpga/TemperatureCipher/TemperatureCipher.srcs/sources_1/new/top.v:78]
WARNING: [Synth 8-7023] instance 'u_p_uart_recv' of module 'p_uart_recv' has 8 connections declared, but only 5 given [/home/xjh/fpga/TemperatureCipher/TemperatureCipher.srcs/sources_1/new/top.v:78]
INFO: [Synth 8-6157] synthesizing module 'p_uart_send' [/home/xjh/fpga/TemperatureCipher/TemperatureCipher.srcs/sources_1/new/p_uart_send.v:1]
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter UART_BPS bound to: 115200 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_send' [/home/xjh/fpga/TemperatureCipher/TemperatureCipher.srcs/sources_1/new/uart_send.v:1]
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter UART_BPS bound to: 115200 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_send' (0#1) [/home/xjh/fpga/TemperatureCipher/TemperatureCipher.srcs/sources_1/new/uart_send.v:1]
WARNING: [Synth 8-7071] port 'en_flag' of module 'uart_send' is unconnected for instance 'u_uart_send' [/home/xjh/fpga/TemperatureCipher/TemperatureCipher.srcs/sources_1/new/p_uart_send.v:126]
WARNING: [Synth 8-7071] port 'tx_flag' of module 'uart_send' is unconnected for instance 'u_uart_send' [/home/xjh/fpga/TemperatureCipher/TemperatureCipher.srcs/sources_1/new/p_uart_send.v:126]
WARNING: [Synth 8-7071] port 'tx_data' of module 'uart_send' is unconnected for instance 'u_uart_send' [/home/xjh/fpga/TemperatureCipher/TemperatureCipher.srcs/sources_1/new/p_uart_send.v:126]
WARNING: [Synth 8-7071] port 'tx_cnt' of module 'uart_send' is unconnected for instance 'u_uart_send' [/home/xjh/fpga/TemperatureCipher/TemperatureCipher.srcs/sources_1/new/p_uart_send.v:126]
WARNING: [Synth 8-7023] instance 'u_uart_send' of module 'uart_send' has 10 connections declared, but only 6 given [/home/xjh/fpga/TemperatureCipher/TemperatureCipher.srcs/sources_1/new/p_uart_send.v:126]
INFO: [Synth 8-6155] done synthesizing module 'p_uart_send' (0#1) [/home/xjh/fpga/TemperatureCipher/TemperatureCipher.srcs/sources_1/new/p_uart_send.v:1]
WARNING: [Synth 8-7071] port 'en_flag' of module 'p_uart_send' is unconnected for instance 'u_p_uart_send' [/home/xjh/fpga/TemperatureCipher/TemperatureCipher.srcs/sources_1/new/top.v:91]
WARNING: [Synth 8-7071] port 'tx_flag' of module 'p_uart_send' is unconnected for instance 'u_p_uart_send' [/home/xjh/fpga/TemperatureCipher/TemperatureCipher.srcs/sources_1/new/top.v:91]
WARNING: [Synth 8-7071] port 'tx_data' of module 'p_uart_send' is unconnected for instance 'u_p_uart_send' [/home/xjh/fpga/TemperatureCipher/TemperatureCipher.srcs/sources_1/new/top.v:91]
WARNING: [Synth 8-7071] port 'tx_cnt' of module 'p_uart_send' is unconnected for instance 'u_p_uart_send' [/home/xjh/fpga/TemperatureCipher/TemperatureCipher.srcs/sources_1/new/top.v:91]
WARNING: [Synth 8-7023] instance 'u_p_uart_send' of module 'p_uart_send' has 10 connections declared, but only 6 given [/home/xjh/fpga/TemperatureCipher/TemperatureCipher.srcs/sources_1/new/top.v:91]
INFO: [Synth 8-6157] synthesizing module 'i_loop' [/home/xjh/fpga/TemperatureCipher/TemperatureCipher.srcs/sources_1/new/i_loop.v:1]
INFO: [Synth 8-6157] synthesizing module 'IVLBC' [/home/xjh/fpga/TemperatureCipher/TemperatureCipher.srcs/sources_1/new/IVLBC.v:1]
INFO: [Synth 8-6157] synthesizing module 'keyex' [/home/xjh/fpga/TemperatureCipher/TemperatureCipher.srcs/sources_1/new/keyex.v:1]
INFO: [Synth 8-6157] synthesizing module 'sbox' [/home/xjh/fpga/TemperatureCipher/TemperatureCipher.srcs/sources_1/new/sbox.v:2]
INFO: [Synth 8-6155] done synthesizing module 'sbox' (0#1) [/home/xjh/fpga/TemperatureCipher/TemperatureCipher.srcs/sources_1/new/sbox.v:2]
INFO: [Synth 8-6155] done synthesizing module 'keyex' (0#1) [/home/xjh/fpga/TemperatureCipher/TemperatureCipher.srcs/sources_1/new/keyex.v:1]
INFO: [Synth 8-6157] synthesizing module 'SubNibble' [/home/xjh/fpga/TemperatureCipher/TemperatureCipher.srcs/sources_1/new/SubNibble.v:1]
INFO: [Synth 8-6155] done synthesizing module 'SubNibble' (0#1) [/home/xjh/fpga/TemperatureCipher/TemperatureCipher.srcs/sources_1/new/SubNibble.v:1]
INFO: [Synth 8-6157] synthesizing module 'matrix' [/home/xjh/fpga/TemperatureCipher/TemperatureCipher.srcs/sources_1/new/matrix.v:1]
INFO: [Synth 8-6155] done synthesizing module 'matrix' (0#1) [/home/xjh/fpga/TemperatureCipher/TemperatureCipher.srcs/sources_1/new/matrix.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IVLBC' (0#1) [/home/xjh/fpga/TemperatureCipher/TemperatureCipher.srcs/sources_1/new/IVLBC.v:1]
INFO: [Synth 8-6155] done synthesizing module 'i_loop' (0#1) [/home/xjh/fpga/TemperatureCipher/TemperatureCipher.srcs/sources_1/new/i_loop.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/xjh/fpga/TemperatureCipher/TemperatureCipher.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-7137] Register state_reg in module i_loop has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/xjh/fpga/TemperatureCipher/TemperatureCipher.srcs/sources_1/new/i_loop.v:69]
WARNING: [Synth 8-7137] Register encrypt_start_reg in module i_loop has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/xjh/fpga/TemperatureCipher/TemperatureCipher.srcs/sources_1/new/i_loop.v:70]
WARNING: [Synth 8-3848] Net sys_rst_n in module/entity top does not have driver. [/home/xjh/fpga/TemperatureCipher/TemperatureCipher.srcs/sources_1/new/top.v:80]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2915.633 ; gain = 447.707 ; free physical = 38716 ; free virtual = 55460
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2930.477 ; gain = 462.551 ; free physical = 38715 ; free virtual = 55459
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2930.477 ; gain = 462.551 ; free physical = 38715 ; free virtual = 55459
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2930.477 ; gain = 0.000 ; free physical = 38715 ; free virtual = 55459
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/xjh/fpga/TemperatureCipher/TemperatureCipher.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [/home/xjh/fpga/TemperatureCipher/TemperatureCipher.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/xjh/fpga/TemperatureCipher/TemperatureCipher.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3082.227 ; gain = 0.000 ; free physical = 38716 ; free virtual = 55453
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3082.227 ; gain = 0.000 ; free physical = 38716 ; free virtual = 55453
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3082.227 ; gain = 614.301 ; free physical = 38735 ; free virtual = 55464
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3082.227 ; gain = 614.301 ; free physical = 38735 ; free virtual = 55464
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3082.227 ; gain = 614.301 ; free physical = 38735 ; free virtual = 55464
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3082.227 ; gain = 614.301 ; free physical = 38734 ; free virtual = 55464
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 5     
+---XORs : 
	   2 Input     64 Bit         XORs := 2     
	   2 Input      5 Bit         XORs := 1     
	   2 Input      4 Bit         XORs := 24    
+---Registers : 
	               80 Bit    Registers := 2     
	               64 Bit    Registers := 5     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 33    
+---Muxes : 
	   2 Input   80 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 2     
	   8 Input   64 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 25    
	  18 Input    1 Bit        Muxes := 8     
	   3 Input    1 Bit        Muxes := 3     
	  12 Input    1 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design top has port DP driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3082.227 ; gain = 614.301 ; free physical = 38721 ; free virtual = 55454
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3082.227 ; gain = 614.301 ; free physical = 38723 ; free virtual = 55449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3082.227 ; gain = 614.301 ; free physical = 38723 ; free virtual = 55449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3082.227 ; gain = 614.301 ; free physical = 38723 ; free virtual = 55449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3082.227 ; gain = 614.301 ; free physical = 38719 ; free virtual = 55448
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3082.227 ; gain = 614.301 ; free physical = 38719 ; free virtual = 55448
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3082.227 ; gain = 614.301 ; free physical = 38719 ; free virtual = 55448
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3082.227 ; gain = 614.301 ; free physical = 38719 ; free virtual = 55448
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3082.227 ; gain = 614.301 ; free physical = 38719 ; free virtual = 55448
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3082.227 ; gain = 614.301 ; free physical = 38719 ; free virtual = 55448
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     3|
|4     |LUT2   |     1|
|5     |LUT3   |     6|
|6     |LUT4   |     3|
|7     |LUT5   |     1|
|8     |LUT6   |     1|
|9     |FDRE   |    24|
|10    |FDSE   |     8|
|11    |IBUF   |     1|
|12    |OBUF   |    17|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3082.227 ; gain = 614.301 ; free physical = 38719 ; free virtual = 55448
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3082.227 ; gain = 462.551 ; free physical = 38719 ; free virtual = 55448
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3082.227 ; gain = 614.301 ; free physical = 38719 ; free virtual = 55448
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3082.227 ; gain = 0.000 ; free physical = 38793 ; free virtual = 55523
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3082.227 ; gain = 0.000 ; free physical = 38998 ; free virtual = 55728
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 381e9817
INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3082.227 ; gain = 954.309 ; free physical = 38998 ; free virtual = 55728
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2266.326; main = 2266.326; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3082.230; main = 3082.230; forked = 0.000
INFO: [Common 17-1381] The checkpoint '/home/xjh/fpga/TemperatureCipher/TemperatureCipher.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jun 11 16:21:53 2023...
