1 -399 -200  21201 1800  0 0
2 -399 1800  21361 3800  0 0
3 -399 3800  21361 5800  0 0
4 -399 5800  21041 7800  0 0
5 -399 7800  21521 9800  0 0
6 -399 9800  21201 11800  0 0
7 -399 11800  21041 13800  0 0
8 -399 13800  21361 15800  0 0
9 -399 15800  21521 17800  0 0
10 -399 17800  21041 19800  0 0
twpin_clock 8721 -600  8881 -400  0 -3
twpin_reset 9521 -600  9681 -400  0 -3
twpin_start 6001 -600  6161 -400  0 -3
twpin_N[0] 20081 20000  20241 20200  3 -4
twpin_N[1] 5761 20000  5921 20200  3 -4
twpin_N[2] 5361 20000  5521 20200  3 -4
twpin_N[3] 4881 20000  5041 20200  3 -4
twpin_N[4] 3841 20000  4001 20200  3 -4
twpin_N[5] -799 18390  -599 18550  7 -1
twpin_N[6] -799 18790  -599 18950  7 -1
twpin_N[7] -799 9050  -599 9210  7 -1
twpin_N[8] -799 9450  -599 9610  7 -1
twpin_dp[0] 21721 18720  21921 18880  6 -2
twpin_dp[1] 21721 6720  21921 6880  6 -2
twpin_dp[2] 14491 -600  14651 -400  0 -3
twpin_dp[3] 21721 2720  21921 2880  6 -2
twpin_dp[4] 12731 -600  12891 -400  0 -3
twpin_dp[5] 21721 7120  21921 7280  6 -2
twpin_dp[6] 9121 -600  9281 -400  0 -3
twpin_dp[7] 21721 14720  21921 14880  6 -2
twpin_dp[8] 18971 20000  19131 20200  3 -4
twpin_done -799 4720  -599 4880  7 -1
twpin_counter[0] 11601 20000  11761 20200  3 -4
twpin_counter[1] 10151 20000  10311 20200  3 -4
twpin_counter[2] 6951 20000  7111 20200  3 -4
twpin_counter[3] -799 12720  -599 12880  7 -1
twpin_counter[4] -799 14720  -599 14880  7 -1
twpin_counter[5] -799 10720  -599 10880  7 -1
twpin_counter[6] -799 6720  -599 6880  7 -1
twpin_counter[7] -799 7120  -599 7280  7 -1
twpin_sr[0] 21721 10720  21921 10880  6 -2
twpin_sr[1] 16411 -600  16571 -400  0 -3
twpin_sr[2] 21721 720  21921 880  6 -2
twpin_sr[3] 15291 -600  15451 -400  0 -3
twpin_sr[4] 21721 12720  21921 12880  6 -2
twpin_sr[5] 14491 20000  14651 20200  3 -4
twpin_sr[6] 17521 20000  17681 20200  3 -4
twpin_sr[7] 14961 20000  15121 20200  3 -4
