# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab2_3_1.srcs/sources_1/new/fulladder_dataflow.v" \
"D:/xy424/Documents/VivadoTutorials/lab2/lab2/lab2_3_1/fulladder_dataflow_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
