#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x180ce90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17fda70 .scope module, "tb" "tb" 3 75;
 .timescale -12 -12;
L_0x17b7b00 .functor NOT 1, L_0x1845e00, C4<0>, C4<0>, C4<0>;
L_0x1844fc0 .functor XOR 8, L_0x1845590, L_0x1845a70, C4<00000000>, C4<00000000>;
L_0x1845cf0 .functor XOR 8, L_0x1844fc0, L_0x1845c00, C4<00000000>, C4<00000000>;
v0x1841d00_0 .net "B3_next_dut", 0 0, v0x1840f80_0;  1 drivers
v0x1841dc0_0 .net "B3_next_ref", 0 0, L_0x1843420;  1 drivers
v0x1841e60_0 .net "Count_next_dut", 0 0, v0x1841060_0;  1 drivers
v0x1841f00_0 .net "Count_next_ref", 0 0, L_0x1844650;  1 drivers
v0x1841fa0_0 .net "S1_next_dut", 0 0, v0x1841120_0;  1 drivers
v0x1842090_0 .net "S1_next_ref", 0 0, L_0x18441d0;  1 drivers
v0x1842160_0 .net "S_next_dut", 0 0, v0x18411c0_0;  1 drivers
v0x1842230_0 .net "S_next_ref", 0 0, L_0x1843f80;  1 drivers
v0x1842300_0 .net "Wait_next_dut", 0 0, v0x1841280_0;  1 drivers
v0x1842460_0 .net "Wait_next_ref", 0 0, L_0x1844be0;  1 drivers
v0x1842530_0 .net *"_ivl_10", 7 0, L_0x1845c00;  1 drivers
v0x18425d0_0 .net *"_ivl_12", 7 0, L_0x1845cf0;  1 drivers
v0x1842670_0 .net *"_ivl_2", 7 0, L_0x18454a0;  1 drivers
v0x1842710_0 .net *"_ivl_4", 7 0, L_0x1845590;  1 drivers
v0x18427b0_0 .net *"_ivl_6", 7 0, L_0x1845a70;  1 drivers
v0x1842850_0 .net *"_ivl_8", 7 0, L_0x1844fc0;  1 drivers
v0x1842910_0 .net "ack", 0 0, v0x183fe30_0;  1 drivers
v0x18429b0_0 .var "clk", 0 0;
v0x1842a80_0 .net "counting_dut", 0 0, v0x1841480_0;  1 drivers
v0x1842b50_0 .net "counting_ref", 0 0, L_0x1844ed0;  1 drivers
v0x1842c20_0 .net "d", 0 0, v0x183ff90_0;  1 drivers
v0x1842cc0_0 .net "done_counting", 0 0, v0x1840030_0;  1 drivers
v0x1842d60_0 .net "done_dut", 0 0, v0x1841630_0;  1 drivers
v0x1842e30_0 .net "done_ref", 0 0, L_0x1844de0;  1 drivers
v0x1842f00_0 .net "shift_ena_dut", 0 0, v0x1841790_0;  1 drivers
v0x1842fd0_0 .net "shift_ena_ref", 0 0, L_0x18452e0;  1 drivers
v0x18430a0_0 .net "state", 9 0, v0x1840290_0;  1 drivers
v0x1843140_0 .var/2u "stats1", 607 0;
v0x18431e0_0 .var/2u "strobe", 0 0;
v0x1843280_0 .net "tb_match", 0 0, L_0x1845e00;  1 drivers
v0x1843350_0 .net "tb_mismatch", 0 0, L_0x17b7b00;  1 drivers
LS_0x18454a0_0_0 .concat [ 1 1 1 1], L_0x18452e0, L_0x1844ed0, L_0x1844de0, L_0x1844be0;
LS_0x18454a0_0_4 .concat [ 1 1 1 1], L_0x1844650, L_0x18441d0, L_0x1843f80, L_0x1843420;
L_0x18454a0 .concat [ 4 4 0 0], LS_0x18454a0_0_0, LS_0x18454a0_0_4;
LS_0x1845590_0_0 .concat [ 1 1 1 1], L_0x18452e0, L_0x1844ed0, L_0x1844de0, L_0x1844be0;
LS_0x1845590_0_4 .concat [ 1 1 1 1], L_0x1844650, L_0x18441d0, L_0x1843f80, L_0x1843420;
L_0x1845590 .concat [ 4 4 0 0], LS_0x1845590_0_0, LS_0x1845590_0_4;
LS_0x1845a70_0_0 .concat [ 1 1 1 1], v0x1841790_0, v0x1841480_0, v0x1841630_0, v0x1841280_0;
LS_0x1845a70_0_4 .concat [ 1 1 1 1], v0x1841060_0, v0x1841120_0, v0x18411c0_0, v0x1840f80_0;
L_0x1845a70 .concat [ 4 4 0 0], LS_0x1845a70_0_0, LS_0x1845a70_0_4;
LS_0x1845c00_0_0 .concat [ 1 1 1 1], L_0x18452e0, L_0x1844ed0, L_0x1844de0, L_0x1844be0;
LS_0x1845c00_0_4 .concat [ 1 1 1 1], L_0x1844650, L_0x18441d0, L_0x1843f80, L_0x1843420;
L_0x1845c00 .concat [ 4 4 0 0], LS_0x1845c00_0_0, LS_0x1845c00_0_4;
L_0x1845e00 .cmp/eeq 8, L_0x18454a0, L_0x1845cf0;
S_0x17da550 .scope module, "good1" "reference_module" 3 148, 3 4 0, S_0x17fda70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x17da730 .param/l "B0" 0 3 19, +C4<00000000000000000000000000000100>;
P_0x17da770 .param/l "B1" 0 3 19, +C4<00000000000000000000000000000101>;
P_0x17da7b0 .param/l "B2" 0 3 19, +C4<00000000000000000000000000000110>;
P_0x17da7f0 .param/l "B3" 0 3 19, +C4<00000000000000000000000000000111>;
P_0x17da830 .param/l "Count" 0 3 19, +C4<00000000000000000000000000001000>;
P_0x17da870 .param/l "S" 0 3 19, +C4<00000000000000000000000000000000>;
P_0x17da8b0 .param/l "S1" 0 3 19, +C4<00000000000000000000000000000001>;
P_0x17da8f0 .param/l "S11" 0 3 19, +C4<00000000000000000000000000000010>;
P_0x17da930 .param/l "S110" 0 3 19, +C4<00000000000000000000000000000011>;
P_0x17da970 .param/l "Wait" 0 3 19, +C4<00000000000000000000000000001001>;
L_0x17e1500 .functor NOT 1, v0x183ff90_0, C4<0>, C4<0>, C4<0>;
L_0x17d6fa0 .functor AND 1, L_0x1843510, L_0x17e1500, C4<1>, C4<1>;
L_0x180e470 .functor NOT 1, v0x183ff90_0, C4<0>, C4<0>, C4<0>;
L_0x180e4e0 .functor AND 1, L_0x1843670, L_0x180e470, C4<1>, C4<1>;
L_0x1843810 .functor OR 1, L_0x17d6fa0, L_0x180e4e0, C4<0>, C4<0>;
L_0x18439f0 .functor NOT 1, v0x183ff90_0, C4<0>, C4<0>, C4<0>;
L_0x1843aa0 .functor AND 1, L_0x1843920, L_0x18439f0, C4<1>, C4<1>;
L_0x1843bb0 .functor OR 1, L_0x1843810, L_0x1843aa0, C4<0>, C4<0>;
L_0x1843ec0 .functor AND 1, L_0x1843d10, v0x183fe30_0, C4<1>, C4<1>;
L_0x1843f80 .functor OR 1, L_0x1843bb0, L_0x1843ec0, C4<0>, C4<0>;
L_0x18441d0 .functor AND 1, L_0x18440f0, v0x183ff90_0, C4<1>, C4<1>;
L_0x1844420 .functor NOT 1, v0x1840030_0, C4<0>, C4<0>, C4<0>;
L_0x1844590 .functor AND 1, L_0x1844330, L_0x1844420, C4<1>, C4<1>;
L_0x1844650 .functor OR 1, L_0x1844290, L_0x1844590, C4<0>, C4<0>;
L_0x1844520 .functor AND 1, L_0x1844830, v0x1840030_0, C4<1>, C4<1>;
L_0x1844a20 .functor NOT 1, v0x183fe30_0, C4<0>, C4<0>, C4<0>;
L_0x1844b20 .functor AND 1, L_0x1844920, L_0x1844a20, C4<1>, C4<1>;
L_0x1844be0 .functor OR 1, L_0x1844520, L_0x1844b20, C4<0>, C4<0>;
v0x180e5e0_0 .net "B3_next", 0 0, L_0x1843420;  alias, 1 drivers
v0x17b63c0_0 .net "Count_next", 0 0, L_0x1844650;  alias, 1 drivers
v0x17b64c0_0 .net "S1_next", 0 0, L_0x18441d0;  alias, 1 drivers
v0x17b7c50_0 .net "S_next", 0 0, L_0x1843f80;  alias, 1 drivers
v0x17b7cf0_0 .net "Wait_next", 0 0, L_0x1844be0;  alias, 1 drivers
v0x17b7fe0_0 .net *"_ivl_10", 0 0, L_0x180e470;  1 drivers
v0x180e680_0 .net *"_ivl_12", 0 0, L_0x180e4e0;  1 drivers
v0x183e010_0 .net *"_ivl_14", 0 0, L_0x1843810;  1 drivers
v0x183e0f0_0 .net *"_ivl_17", 0 0, L_0x1843920;  1 drivers
v0x183e1d0_0 .net *"_ivl_18", 0 0, L_0x18439f0;  1 drivers
v0x183e2b0_0 .net *"_ivl_20", 0 0, L_0x1843aa0;  1 drivers
v0x183e390_0 .net *"_ivl_22", 0 0, L_0x1843bb0;  1 drivers
v0x183e470_0 .net *"_ivl_25", 0 0, L_0x1843d10;  1 drivers
v0x183e550_0 .net *"_ivl_26", 0 0, L_0x1843ec0;  1 drivers
v0x183e630_0 .net *"_ivl_3", 0 0, L_0x1843510;  1 drivers
v0x183e710_0 .net *"_ivl_31", 0 0, L_0x18440f0;  1 drivers
v0x183e7f0_0 .net *"_ivl_35", 0 0, L_0x1844290;  1 drivers
v0x183e8d0_0 .net *"_ivl_37", 0 0, L_0x1844330;  1 drivers
v0x183e9b0_0 .net *"_ivl_38", 0 0, L_0x1844420;  1 drivers
v0x183ea90_0 .net *"_ivl_4", 0 0, L_0x17e1500;  1 drivers
v0x183eb70_0 .net *"_ivl_40", 0 0, L_0x1844590;  1 drivers
v0x183ec50_0 .net *"_ivl_45", 0 0, L_0x1844830;  1 drivers
v0x183ed30_0 .net *"_ivl_46", 0 0, L_0x1844520;  1 drivers
v0x183ee10_0 .net *"_ivl_49", 0 0, L_0x1844920;  1 drivers
v0x183eef0_0 .net *"_ivl_50", 0 0, L_0x1844a20;  1 drivers
v0x183efd0_0 .net *"_ivl_52", 0 0, L_0x1844b20;  1 drivers
v0x183f0b0_0 .net *"_ivl_6", 0 0, L_0x17d6fa0;  1 drivers
v0x183f190_0 .net *"_ivl_61", 3 0, L_0x1845030;  1 drivers
v0x183f270_0 .net *"_ivl_9", 0 0, L_0x1843670;  1 drivers
v0x183f350_0 .net "ack", 0 0, v0x183fe30_0;  alias, 1 drivers
v0x183f410_0 .net "counting", 0 0, L_0x1844ed0;  alias, 1 drivers
v0x183f4d0_0 .net "d", 0 0, v0x183ff90_0;  alias, 1 drivers
v0x183f590_0 .net "done", 0 0, L_0x1844de0;  alias, 1 drivers
v0x183f860_0 .net "done_counting", 0 0, v0x1840030_0;  alias, 1 drivers
v0x183f920_0 .net "shift_ena", 0 0, L_0x18452e0;  alias, 1 drivers
v0x183f9e0_0 .net "state", 9 0, v0x1840290_0;  alias, 1 drivers
L_0x1843420 .part v0x1840290_0, 6, 1;
L_0x1843510 .part v0x1840290_0, 0, 1;
L_0x1843670 .part v0x1840290_0, 1, 1;
L_0x1843920 .part v0x1840290_0, 3, 1;
L_0x1843d10 .part v0x1840290_0, 9, 1;
L_0x18440f0 .part v0x1840290_0, 0, 1;
L_0x1844290 .part v0x1840290_0, 7, 1;
L_0x1844330 .part v0x1840290_0, 8, 1;
L_0x1844830 .part v0x1840290_0, 8, 1;
L_0x1844920 .part v0x1840290_0, 9, 1;
L_0x1844de0 .part v0x1840290_0, 9, 1;
L_0x1844ed0 .part v0x1840290_0, 8, 1;
L_0x1845030 .part v0x1840290_0, 4, 4;
L_0x18452e0 .reduce/or L_0x1845030;
S_0x183fc40 .scope module, "stim1" "stimulus_gen" 3 141, 3 34 0, S_0x17fda70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "d";
    .port_info 2 /OUTPUT 1 "done_counting";
    .port_info 3 /OUTPUT 1 "ack";
    .port_info 4 /OUTPUT 10 "state";
    .port_info 5 /INPUT 1 "tb_match";
v0x183fe30_0 .var "ack", 0 0;
v0x183fef0_0 .net "clk", 0 0, v0x18429b0_0;  1 drivers
v0x183ff90_0 .var "d", 0 0;
v0x1840030_0 .var "done_counting", 0 0;
v0x1840100_0 .var/2u "fail_onehot", 0 0;
v0x18401f0_0 .var/2u "failed", 0 0;
v0x1840290_0 .var "state", 9 0;
v0x1840330_0 .net "tb_match", 0 0, L_0x1845e00;  alias, 1 drivers
E_0x17d6f60 .event posedge, v0x183fef0_0;
E_0x17d5c20/0 .event negedge, v0x183fef0_0;
E_0x17d5c20/1 .event posedge, v0x183fef0_0;
E_0x17d5c20 .event/or E_0x17d5c20/0, E_0x17d5c20/1;
S_0x1840490 .scope module, "top_module1" "top_module" 3 162, 4 1 0, S_0x17fda70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x18406a0 .param/l "B0" 0 4 21, C4<0000001000>;
P_0x18406e0 .param/l "B1" 0 4 22, C4<0000010000>;
P_0x1840720 .param/l "B2" 0 4 23, C4<0000100000>;
P_0x1840760 .param/l "B3" 0 4 24, C4<0001000000>;
P_0x18407a0 .param/l "Count" 0 4 25, C4<0010000000>;
P_0x18407e0 .param/l "S" 0 4 17, C4<0000000001>;
P_0x1840820 .param/l "S1" 0 4 18, C4<0000000010>;
P_0x1840860 .param/l "S11" 0 4 19, C4<0000000011>;
P_0x18408a0 .param/l "S110" 0 4 20, C4<0000000100>;
P_0x18408e0 .param/l "Wait" 0 4 26, C4<0100000000>;
v0x1840f80_0 .var "B3_next", 0 0;
v0x1841060_0 .var "Count_next", 0 0;
v0x1841120_0 .var "S1_next", 0 0;
v0x18411c0_0 .var "S_next", 0 0;
v0x1841280_0 .var "Wait_next", 0 0;
v0x1841390_0 .net "ack", 0 0, v0x183fe30_0;  alias, 1 drivers
v0x1841480_0 .var "counting", 0 0;
v0x1841540_0 .net "d", 0 0, v0x183ff90_0;  alias, 1 drivers
v0x1841630_0 .var "done", 0 0;
v0x18416f0_0 .net "done_counting", 0 0, v0x1840030_0;  alias, 1 drivers
v0x1841790_0 .var "shift_ena", 0 0;
v0x1841850_0 .net "state", 9 0, v0x1840290_0;  alias, 1 drivers
E_0x17d55b0 .event anyedge, v0x183f860_0, v0x183f350_0, v0x183f4d0_0, v0x183f9e0_0;
S_0x1841ae0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 178, 3 178 0, S_0x17fda70;
 .timescale -12 -12;
E_0x1821a00 .event anyedge, v0x18431e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x18431e0_0;
    %nor/r;
    %assign/vec4 v0x18431e0_0, 0;
    %wait E_0x1821a00;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x183fc40;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18401f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1840100_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_0x183fc40;
T_2 ;
    %wait E_0x17d5c20;
    %load/vec4 v0x1840330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x18401f0_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x183fc40;
T_3 ;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x183fe30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1840030_0, 0;
    %assign/vec4 v0x183ff90_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x1840290_0, 0;
    %pushi/vec4 300, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17d5c20;
    %vpi_func 3 52 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x183fe30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1840030_0, 0, 1;
    %store/vec4 v0x183ff90_0, 0, 1;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1840290_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x17d6f60;
    %load/vec4 v0x18401f0_0;
    %assign/vec4 v0x1840100_0, 0;
    %pushi/vec4 3000, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17d5c20;
    %vpi_func 3 59 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x183fe30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1840030_0, 0, 1;
    %store/vec4 v0x183ff90_0, 0, 1;
    %vpi_func 3 60 "$random" 32 {0 0 0};
    %pad/s 10;
    %assign/vec4 v0x1840290_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %wait E_0x17d6f60;
    %load/vec4 v0x1840100_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x18401f0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
    %vpi_call/w 3 67 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_3.4 ;
    %delay 1, 0;
    %vpi_call/w 3 70 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1840490;
T_4 ;
    %wait E_0x17d55b0;
    %load/vec4 v0x1841850_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 10;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 10;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 10;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 10;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 10;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 10;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %jmp T_4.10;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1841630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1841480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1841790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1840f80_0, 0, 1;
    %load/vec4 v0x1841540_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.13, 4;
    %load/vec4 v0x1841850_0;
    %cmpi/e 1, 0, 10;
    %jmp/1 T_4.16, 4;
    %flag_mov 9, 4;
    %load/vec4 v0x1841850_0;
    %cmpi/e 2, 0, 10;
    %flag_or 4, 9;
T_4.16;
    %jmp/1 T_4.15, 4;
    %flag_mov 9, 4;
    %load/vec4 v0x1841850_0;
    %cmpi/e 4, 0, 10;
    %flag_or 4, 9;
T_4.15;
    %flag_get/vec4 4;
    %jmp/1 T_4.14, 4;
    %load/vec4 v0x1841850_0;
    %pushi/vec4 256, 0, 10;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_4.14;
    %and;
T_4.13;
    %flag_set/vec4 8;
    %jmp/0 T_4.11, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.12, 8;
T_4.11 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.12, 8;
 ; End of false expr.
    %blend;
T_4.12;
    %store/vec4 v0x18411c0_0, 0, 1;
    %load/vec4 v0x1841540_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.19, 4;
    %load/vec4 v0x1841850_0;
    %pushi/vec4 1, 0, 10;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.19;
    %flag_set/vec4 8;
    %jmp/0 T_4.17, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.18, 8;
T_4.17 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.18, 8;
 ; End of false expr.
    %blend;
T_4.18;
    %store/vec4 v0x1841120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1841060_0, 0, 1;
    %load/vec4 v0x1841850_0;
    %cmpi/e 256, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_4.23, 4;
    %load/vec4 v0x1841390_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.23;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.22, 9;
    %load/vec4 v0x18416f0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.22;
    %flag_set/vec4 8;
    %jmp/0 T_4.20, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.21, 8;
T_4.20 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.21, 8;
 ; End of false expr.
    %blend;
T_4.21;
    %store/vec4 v0x1841280_0, 0, 1;
    %jmp T_4.10;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1841630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1841480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1841790_0, 0, 1;
    %load/vec4 v0x1841850_0;
    %cmpi/e 32, 0, 10;
    %flag_mov 8, 4;
    %jmp/0 T_4.24, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.25, 8;
T_4.24 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.25, 8;
 ; End of false expr.
    %blend;
T_4.25;
    %store/vec4 v0x1840f80_0, 0, 1;
    %load/vec4 v0x1841540_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.28, 4;
    %load/vec4 v0x1841850_0;
    %cmpi/e 1, 0, 10;
    %jmp/1 T_4.31, 4;
    %flag_mov 9, 4;
    %load/vec4 v0x1841850_0;
    %cmpi/e 2, 0, 10;
    %flag_or 4, 9;
T_4.31;
    %jmp/1 T_4.30, 4;
    %flag_mov 9, 4;
    %load/vec4 v0x1841850_0;
    %cmpi/e 4, 0, 10;
    %flag_or 4, 9;
T_4.30;
    %flag_get/vec4 4;
    %jmp/1 T_4.29, 4;
    %load/vec4 v0x1841850_0;
    %pushi/vec4 256, 0, 10;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_4.29;
    %and;
T_4.28;
    %flag_set/vec4 8;
    %jmp/0 T_4.26, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.27, 8;
T_4.26 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.27, 8;
 ; End of false expr.
    %blend;
T_4.27;
    %store/vec4 v0x18411c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1841120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1841060_0, 0, 1;
    %load/vec4 v0x1841850_0;
    %cmpi/e 256, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_4.35, 4;
    %load/vec4 v0x1841390_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.35;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.34, 9;
    %load/vec4 v0x18416f0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.34;
    %flag_set/vec4 8;
    %jmp/0 T_4.32, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.33, 8;
T_4.32 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.33, 8;
 ; End of false expr.
    %blend;
T_4.33;
    %store/vec4 v0x1841280_0, 0, 1;
    %jmp T_4.10;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1841630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1841480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1841790_0, 0, 1;
    %load/vec4 v0x1841850_0;
    %cmpi/e 32, 0, 10;
    %flag_mov 8, 4;
    %jmp/0 T_4.36, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.37, 8;
T_4.36 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.37, 8;
 ; End of false expr.
    %blend;
T_4.37;
    %store/vec4 v0x1840f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18411c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1841120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1841060_0, 0, 1;
    %load/vec4 v0x1841850_0;
    %cmpi/e 256, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_4.41, 4;
    %load/vec4 v0x1841390_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.41;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.40, 9;
    %load/vec4 v0x18416f0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.40;
    %flag_set/vec4 8;
    %jmp/0 T_4.38, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.39, 8;
T_4.38 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.39, 8;
 ; End of false expr.
    %blend;
T_4.39;
    %store/vec4 v0x1841280_0, 0, 1;
    %jmp T_4.10;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1841630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1841480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1841790_0, 0, 1;
    %load/vec4 v0x1841850_0;
    %cmpi/e 32, 0, 10;
    %flag_mov 8, 4;
    %jmp/0 T_4.42, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.43, 8;
T_4.42 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.43, 8;
 ; End of false expr.
    %blend;
T_4.43;
    %store/vec4 v0x1840f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18411c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1841120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1841060_0, 0, 1;
    %load/vec4 v0x1841850_0;
    %cmpi/e 256, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_4.47, 4;
    %load/vec4 v0x1841390_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.47;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.46, 9;
    %load/vec4 v0x18416f0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.46;
    %flag_set/vec4 8;
    %jmp/0 T_4.44, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.45, 8;
T_4.44 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.45, 8;
 ; End of false expr.
    %blend;
T_4.45;
    %store/vec4 v0x1841280_0, 0, 1;
    %jmp T_4.10;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1841630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1841480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1841790_0, 0, 1;
    %load/vec4 v0x1841850_0;
    %cmpi/e 32, 0, 10;
    %flag_mov 8, 4;
    %jmp/0 T_4.48, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.49, 8;
T_4.48 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.49, 8;
 ; End of false expr.
    %blend;
T_4.49;
    %store/vec4 v0x1840f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18411c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1841120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1841060_0, 0, 1;
    %load/vec4 v0x1841850_0;
    %cmpi/e 256, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_4.53, 4;
    %load/vec4 v0x1841390_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.53;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.52, 9;
    %load/vec4 v0x18416f0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.52;
    %flag_set/vec4 8;
    %jmp/0 T_4.50, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.51, 8;
T_4.50 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.51, 8;
 ; End of false expr.
    %blend;
T_4.51;
    %store/vec4 v0x1841280_0, 0, 1;
    %jmp T_4.10;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1841630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1841480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1841790_0, 0, 1;
    %load/vec4 v0x1841850_0;
    %cmpi/e 32, 0, 10;
    %flag_mov 8, 4;
    %jmp/0 T_4.54, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.55, 8;
T_4.54 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.55, 8;
 ; End of false expr.
    %blend;
T_4.55;
    %store/vec4 v0x1840f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18411c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1841120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1841060_0, 0, 1;
    %load/vec4 v0x1841850_0;
    %cmpi/e 256, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_4.59, 4;
    %load/vec4 v0x1841390_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.59;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.58, 9;
    %load/vec4 v0x18416f0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.58;
    %flag_set/vec4 8;
    %jmp/0 T_4.56, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.57, 8;
T_4.56 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.57, 8;
 ; End of false expr.
    %blend;
T_4.57;
    %store/vec4 v0x1841280_0, 0, 1;
    %jmp T_4.10;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1841630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1841480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1841790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1840f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18411c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1841120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1841060_0, 0, 1;
    %load/vec4 v0x1841850_0;
    %cmpi/e 256, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_4.63, 4;
    %load/vec4 v0x1841390_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.63;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.62, 9;
    %load/vec4 v0x18416f0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.62;
    %flag_set/vec4 8;
    %jmp/0 T_4.60, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.61, 8;
T_4.60 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.61, 8;
 ; End of false expr.
    %blend;
T_4.61;
    %store/vec4 v0x1841280_0, 0, 1;
    %jmp T_4.10;
T_4.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1841630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1841480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1841790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1840f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18411c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1841120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1841060_0, 0, 1;
    %load/vec4 v0x1841850_0;
    %cmpi/e 256, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_4.67, 4;
    %load/vec4 v0x1841390_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.67;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.66, 9;
    %load/vec4 v0x18416f0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.66;
    %flag_set/vec4 8;
    %jmp/0 T_4.64, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.65, 8;
T_4.64 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.65, 8;
 ; End of false expr.
    %blend;
T_4.65;
    %store/vec4 v0x1841280_0, 0, 1;
    %jmp T_4.10;
T_4.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1841630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1841480_0, 0, 1;
    %load/vec4 v0x1841850_0;
    %cmpi/e 64, 0, 10;
    %jmp/1 T_4.72, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x1841850_0;
    %cmpi/e 32, 0, 10;
    %flag_or 4, 8;
T_4.72;
    %jmp/1 T_4.71, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x1841850_0;
    %cmpi/e 16, 0, 10;
    %flag_or 4, 8;
T_4.71;
    %jmp/1 T_4.70, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x1841850_0;
    %cmpi/e 8, 0, 10;
    %flag_or 4, 8;
T_4.70;
    %flag_mov 8, 4;
    %jmp/0 T_4.68, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.69, 8;
T_4.68 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.69, 8;
 ; End of false expr.
    %blend;
T_4.69;
    %store/vec4 v0x1841790_0, 0, 1;
    %load/vec4 v0x1841850_0;
    %cmpi/e 32, 0, 10;
    %flag_mov 8, 4;
    %jmp/0 T_4.73, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.74, 8;
T_4.73 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.74, 8;
 ; End of false expr.
    %blend;
T_4.74;
    %store/vec4 v0x1840f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18411c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1841120_0, 0, 1;
    %load/vec4 v0x18416f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.75, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.76, 8;
T_4.75 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.76, 8;
 ; End of false expr.
    %blend;
T_4.76;
    %store/vec4 v0x1841060_0, 0, 1;
    %load/vec4 v0x1841850_0;
    %cmpi/e 256, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_4.79, 4;
    %load/vec4 v0x1841390_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.79;
    %flag_set/vec4 8;
    %jmp/0 T_4.77, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.78, 8;
T_4.77 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.78, 8;
 ; End of false expr.
    %blend;
T_4.78;
    %store/vec4 v0x1841280_0, 0, 1;
    %jmp T_4.10;
T_4.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1841630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1841480_0, 0, 1;
    %load/vec4 v0x1841850_0;
    %cmpi/e 64, 0, 10;
    %jmp/1 T_4.84, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x1841850_0;
    %cmpi/e 32, 0, 10;
    %flag_or 4, 8;
T_4.84;
    %jmp/1 T_4.83, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x1841850_0;
    %cmpi/e 16, 0, 10;
    %flag_or 4, 8;
T_4.83;
    %jmp/1 T_4.82, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x1841850_0;
    %cmpi/e 8, 0, 10;
    %flag_or 4, 8;
T_4.82;
    %flag_mov 8, 4;
    %jmp/0 T_4.80, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.81, 8;
T_4.80 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.81, 8;
 ; End of false expr.
    %blend;
T_4.81;
    %store/vec4 v0x1841790_0, 0, 1;
    %load/vec4 v0x1841850_0;
    %cmpi/e 32, 0, 10;
    %flag_mov 8, 4;
    %jmp/0 T_4.85, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.86, 8;
T_4.85 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.86, 8;
 ; End of false expr.
    %blend;
T_4.86;
    %store/vec4 v0x1840f80_0, 0, 1;
    %load/vec4 v0x1841540_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.89, 4;
    %load/vec4 v0x1841850_0;
    %cmpi/e 1, 0, 10;
    %jmp/1 T_4.92, 4;
    %flag_mov 9, 4;
    %load/vec4 v0x1841850_0;
    %cmpi/e 2, 0, 10;
    %flag_or 4, 9;
T_4.92;
    %jmp/1 T_4.91, 4;
    %flag_mov 9, 4;
    %load/vec4 v0x1841850_0;
    %cmpi/e 4, 0, 10;
    %flag_or 4, 9;
T_4.91;
    %flag_get/vec4 4;
    %jmp/1 T_4.90, 4;
    %load/vec4 v0x1841850_0;
    %pushi/vec4 256, 0, 10;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_4.90;
    %and;
T_4.89;
    %flag_set/vec4 8;
    %jmp/0 T_4.87, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.88, 8;
T_4.87 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.88, 8;
 ; End of false expr.
    %blend;
T_4.88;
    %store/vec4 v0x18411c0_0, 0, 1;
    %load/vec4 v0x1841540_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.95, 4;
    %load/vec4 v0x1841850_0;
    %pushi/vec4 1, 0, 10;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.95;
    %flag_set/vec4 8;
    %jmp/0 T_4.93, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.94, 8;
T_4.93 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.94, 8;
 ; End of false expr.
    %blend;
T_4.94;
    %store/vec4 v0x1841120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1841060_0, 0, 1;
    %load/vec4 v0x1841390_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.96, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.97, 8;
T_4.96 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.97, 8;
 ; End of false expr.
    %blend;
T_4.97;
    %store/vec4 v0x1841280_0, 0, 1;
    %jmp T_4.10;
T_4.10 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x17fda70;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18429b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18431e0_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0x17fda70;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0x18429b0_0;
    %inv;
    %store/vec4 v0x18429b0_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x17fda70;
T_7 ;
    %vpi_call/w 3 133 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 134 "$dumpvars", 32'sb00000000000000000000000000000001, v0x183fef0_0, v0x1843350_0, v0x1842c20_0, v0x1842cc0_0, v0x1842910_0, v0x18430a0_0, v0x1841dc0_0, v0x1841d00_0, v0x1842230_0, v0x1842160_0, v0x1842090_0, v0x1841fa0_0, v0x1841f00_0, v0x1841e60_0, v0x1842460_0, v0x1842300_0, v0x1842e30_0, v0x1842d60_0, v0x1842b50_0, v0x1842a80_0, v0x1842fd0_0, v0x1842f00_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x17fda70;
T_8 ;
    %load/vec4 v0x1843140_0;
    %parti/u 32, 512, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x1843140_0;
    %parti/u 32, 512, 32;
    %load/vec4 v0x1843140_0;
    %parti/u 32, 480, 32;
    %vpi_call/w 3 187 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "B3_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 188 "$display", "Hint: Output '%s' has no mismatches.", "B3_next" {0 0 0};
T_8.1 ;
    %load/vec4 v0x1843140_0;
    %parti/u 32, 448, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x1843140_0;
    %parti/u 32, 448, 32;
    %load/vec4 v0x1843140_0;
    %parti/u 32, 416, 32;
    %vpi_call/w 3 189 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.3;
T_8.2 ;
    %vpi_call/w 3 190 "$display", "Hint: Output '%s' has no mismatches.", "S_next" {0 0 0};
T_8.3 ;
    %load/vec4 v0x1843140_0;
    %parti/u 32, 384, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.4, 4;
    %load/vec4 v0x1843140_0;
    %parti/u 32, 384, 32;
    %load/vec4 v0x1843140_0;
    %parti/u 32, 352, 32;
    %vpi_call/w 3 191 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S1_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.5;
T_8.4 ;
    %vpi_call/w 3 192 "$display", "Hint: Output '%s' has no mismatches.", "S1_next" {0 0 0};
T_8.5 ;
    %load/vec4 v0x1843140_0;
    %parti/u 32, 320, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %load/vec4 v0x1843140_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x1843140_0;
    %parti/u 32, 288, 32;
    %vpi_call/w 3 193 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Count_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.7;
T_8.6 ;
    %vpi_call/w 3 194 "$display", "Hint: Output '%s' has no mismatches.", "Count_next" {0 0 0};
T_8.7 ;
    %load/vec4 v0x1843140_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.8, 4;
    %load/vec4 v0x1843140_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1843140_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 195 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Wait_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.9;
T_8.8 ;
    %vpi_call/w 3 196 "$display", "Hint: Output '%s' has no mismatches.", "Wait_next" {0 0 0};
T_8.9 ;
    %load/vec4 v0x1843140_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %load/vec4 v0x1843140_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1843140_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 197 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "done", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.11;
T_8.10 ;
    %vpi_call/w 3 198 "$display", "Hint: Output '%s' has no mismatches.", "done" {0 0 0};
T_8.11 ;
    %load/vec4 v0x1843140_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.12, 4;
    %load/vec4 v0x1843140_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1843140_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 199 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "counting", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.13;
T_8.12 ;
    %vpi_call/w 3 200 "$display", "Hint: Output '%s' has no mismatches.", "counting" {0 0 0};
T_8.13 ;
    %load/vec4 v0x1843140_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %load/vec4 v0x1843140_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1843140_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 201 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.15;
T_8.14 ;
    %vpi_call/w 3 202 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_8.15 ;
    %load/vec4 v0x1843140_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x1843140_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 204 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 205 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1843140_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x1843140_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 206 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0x17fda70;
T_9 ;
    %wait E_0x17d5c20;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1843140_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1843140_0, 4, 32;
    %load/vec4 v0x1843280_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x1843140_0;
    %parti/u 32, 576, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 217 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 544, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1843140_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1843140_0;
    %pushi/vec4 576, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 576, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1843140_0, 4, 32;
T_9.0 ;
    %load/vec4 v0x1841dc0_0;
    %load/vec4 v0x1841dc0_0;
    %load/vec4 v0x1841d00_0;
    %xor;
    %load/vec4 v0x1841dc0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0x1843140_0;
    %parti/u 32, 512, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 221 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 480, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1843140_0, 4, 32;
T_9.6 ;
    %load/vec4 v0x1843140_0;
    %parti/u 32, 512, 32;
    %addi 1, 0, 32;
    %ix/load 4, 512, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1843140_0, 4, 32;
T_9.4 ;
    %load/vec4 v0x1842230_0;
    %load/vec4 v0x1842230_0;
    %load/vec4 v0x1842160_0;
    %xor;
    %load/vec4 v0x1842230_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.8, 6;
    %load/vec4 v0x1843140_0;
    %parti/u 32, 448, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %vpi_func 3 224 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 416, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1843140_0, 4, 32;
T_9.10 ;
    %load/vec4 v0x1843140_0;
    %parti/u 32, 448, 32;
    %addi 1, 0, 32;
    %ix/load 4, 448, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1843140_0, 4, 32;
T_9.8 ;
    %load/vec4 v0x1842090_0;
    %load/vec4 v0x1842090_0;
    %load/vec4 v0x1841fa0_0;
    %xor;
    %load/vec4 v0x1842090_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.12, 6;
    %load/vec4 v0x1843140_0;
    %parti/u 32, 384, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.14, 4;
    %vpi_func 3 227 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 352, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1843140_0, 4, 32;
T_9.14 ;
    %load/vec4 v0x1843140_0;
    %parti/u 32, 384, 32;
    %addi 1, 0, 32;
    %ix/load 4, 384, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1843140_0, 4, 32;
T_9.12 ;
    %load/vec4 v0x1841f00_0;
    %load/vec4 v0x1841f00_0;
    %load/vec4 v0x1841e60_0;
    %xor;
    %load/vec4 v0x1841f00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.16, 6;
    %load/vec4 v0x1843140_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.18, 4;
    %vpi_func 3 230 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1843140_0, 4, 32;
T_9.18 ;
    %load/vec4 v0x1843140_0;
    %parti/u 32, 320, 32;
    %addi 1, 0, 32;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1843140_0, 4, 32;
T_9.16 ;
    %load/vec4 v0x1842460_0;
    %load/vec4 v0x1842460_0;
    %load/vec4 v0x1842300_0;
    %xor;
    %load/vec4 v0x1842460_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.20, 6;
    %load/vec4 v0x1843140_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.22, 4;
    %vpi_func 3 233 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1843140_0, 4, 32;
T_9.22 ;
    %load/vec4 v0x1843140_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1843140_0, 4, 32;
T_9.20 ;
    %load/vec4 v0x1842e30_0;
    %load/vec4 v0x1842e30_0;
    %load/vec4 v0x1842d60_0;
    %xor;
    %load/vec4 v0x1842e30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.24, 6;
    %load/vec4 v0x1843140_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.26, 4;
    %vpi_func 3 236 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1843140_0, 4, 32;
T_9.26 ;
    %load/vec4 v0x1843140_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1843140_0, 4, 32;
T_9.24 ;
    %load/vec4 v0x1842b50_0;
    %load/vec4 v0x1842b50_0;
    %load/vec4 v0x1842a80_0;
    %xor;
    %load/vec4 v0x1842b50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.28, 6;
    %load/vec4 v0x1843140_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.30, 4;
    %vpi_func 3 239 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1843140_0, 4, 32;
T_9.30 ;
    %load/vec4 v0x1843140_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1843140_0, 4, 32;
T_9.28 ;
    %load/vec4 v0x1842fd0_0;
    %load/vec4 v0x1842fd0_0;
    %load/vec4 v0x1842f00_0;
    %xor;
    %load/vec4 v0x1842fd0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.32, 6;
    %load/vec4 v0x1843140_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.34, 4;
    %vpi_func 3 242 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1843140_0, 4, 32;
T_9.34 ;
    %load/vec4 v0x1843140_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1843140_0, 4, 32;
T_9.32 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/review2015_fsmonehot/review2015_fsmonehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/machine/review2015_fsmonehot/iter8/response0/top_module.sv";
