// Seed: 2738491365
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  tri1 id_12 = 1;
  wand id_13, id_14;
  assign id_14 = 1;
  assign id_9  = 1;
  wire id_15;
  initial id_9 = (id_14);
  assign id_14 = 1;
  wire id_16;
  wire id_17;
endmodule
module module_1 (
    input  wor   id_0,
    output logic id_1
);
  wire id_3, id_4;
  module_0(
      id_3, id_3, id_4, id_3, id_3, id_4, id_3, id_4, id_3, id_3, id_4
  );
  always id_1 <= 1'd0;
endmodule
