

================================================================
== Vivado HLS Report for 'aesl_mux_load_4_1125'
================================================================
* Date:           Wed Aug 12 22:41:44 2020

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        SgdLR
* Solution:       solution
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.075|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      53|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      33|    -|
|Register         |        -|      -|       5|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|       5|      86|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |sel_tmp2_fu_132_p2  |   icmp   |      0|  0|   8|           2|           1|
    |sel_tmp4_fu_137_p2  |   icmp   |      0|  0|   9|           2|           3|
    |sel_tmp_fu_127_p2   |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_state1     |    or    |      0|  0|   2|           1|           1|
    |or_cond_fu_150_p2   |    or    |      0|  0|   2|           1|           1|
    |newSel6_fu_156_p3   |  select  |      0|  0|   8|           1|           8|
    |newSel_fu_142_p3    |  select  |      0|  0|   8|           1|           8|
    |return_r            |  select  |      0|  0|   8|           1|           8|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  53|          11|          31|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  15|          3|    1|          3|
    |ap_done            |   9|          2|    1|          2|
    |training_id_blk_n  |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  33|          7|    3|          7|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  2|   0|    2|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |tmp_reg_173  |  2|   0|    2|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  5|   0|    5|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+----------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+--------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs | aesl_mux_load_4_1125 | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs | aesl_mux_load_4_1125 | return value |
|ap_start                  |  in |    1| ap_ctrl_hs | aesl_mux_load_4_1125 | return value |
|ap_done                   | out |    1| ap_ctrl_hs | aesl_mux_load_4_1125 | return value |
|ap_continue               |  in |    1| ap_ctrl_hs | aesl_mux_load_4_1125 | return value |
|ap_idle                   | out |    1| ap_ctrl_hs | aesl_mux_load_4_1125 | return value |
|ap_ready                  | out |    1| ap_ctrl_hs | aesl_mux_load_4_1125 | return value |
|return_r                  | out |    8|   ap_vld   |       return_r       |    pointer   |
|return_r_ap_vld           | out |    1|   ap_vld   |       return_r       |    pointer   |
|label_local_V_0_address0  | out |   11|  ap_memory |    label_local_V_0   |     array    |
|label_local_V_0_ce0       | out |    1|  ap_memory |    label_local_V_0   |     array    |
|label_local_V_0_q0        |  in |    8|  ap_memory |    label_local_V_0   |     array    |
|label_local_V_1_address0  | out |   11|  ap_memory |    label_local_V_1   |     array    |
|label_local_V_1_ce0       | out |    1|  ap_memory |    label_local_V_1   |     array    |
|label_local_V_1_q0        |  in |    8|  ap_memory |    label_local_V_1   |     array    |
|label_local_V_2_address0  | out |   11|  ap_memory |    label_local_V_2   |     array    |
|label_local_V_2_ce0       | out |    1|  ap_memory |    label_local_V_2   |     array    |
|label_local_V_2_q0        |  in |    8|  ap_memory |    label_local_V_2   |     array    |
|label_local_V_3_address0  | out |   11|  ap_memory |    label_local_V_3   |     array    |
|label_local_V_3_ce0       | out |    1|  ap_memory |    label_local_V_3   |     array    |
|label_local_V_3_q0        |  in |    8|  ap_memory |    label_local_V_3   |     array    |
|training_id_dout          |  in |   13|   ap_fifo  |      training_id     |    pointer   |
|training_id_empty_n       |  in |    1|   ap_fifo  |      training_id     |    pointer   |
|training_id_read          | out |    1|   ap_fifo  |      training_id     |    pointer   |
+--------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.07>
ST_1 : Operation 3 [1/1] (1.83ns)   --->   "%training_id_read = call i13 @_ssdm_op_Read.ap_fifo.i13P(i13* %training_id)"   --->   Operation 3 'read' 'training_id_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp = trunc i13 %training_id_read to i2"   --->   Operation 4 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%newIndex_i = call i11 @_ssdm_op_PartSelect.i11.i13.i32.i32(i13 %training_id_read, i32 2, i32 12)"   --->   Operation 5 'partselect' 'newIndex_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%newIndex1_i = zext i11 %newIndex_i to i64"   --->   Operation 6 'zext' 'newIndex1_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%label_local_V_3_addr = getelementptr [1125 x i8]* %label_local_V_3, i64 0, i64 %newIndex1_i"   --->   Operation 7 'getelementptr' 'label_local_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [2/2] (1.23ns)   --->   "%label_local_V_3_load = load i8* %label_local_V_3_addr, align 1"   --->   Operation 8 'load' 'label_local_V_3_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%label_local_V_0_addr = getelementptr [1125 x i8]* %label_local_V_0, i64 0, i64 %newIndex1_i"   --->   Operation 9 'getelementptr' 'label_local_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [2/2] (1.23ns)   --->   "%label_local_V_0_load = load i8* %label_local_V_0_addr, align 1"   --->   Operation 10 'load' 'label_local_V_0_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%label_local_V_1_addr = getelementptr [1125 x i8]* %label_local_V_1, i64 0, i64 %newIndex1_i"   --->   Operation 11 'getelementptr' 'label_local_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (1.23ns)   --->   "%label_local_V_1_load = load i8* %label_local_V_1_addr, align 1"   --->   Operation 12 'load' 'label_local_V_1_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%label_local_V_2_addr = getelementptr [1125 x i8]* %label_local_V_2, i64 0, i64 %newIndex1_i"   --->   Operation 13 'getelementptr' 'label_local_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (1.23ns)   --->   "%label_local_V_2_load = load i8* %label_local_V_2_addr, align 1"   --->   Operation 14 'load' 'label_local_V_2_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 2 <SV = 1> <Delay = 2.02>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i13* %training_id, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/2] (1.23ns)   --->   "%label_local_V_3_load = load i8* %label_local_V_3_addr, align 1"   --->   Operation 16 'load' 'label_local_V_3_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 17 [1/2] (1.23ns)   --->   "%label_local_V_0_load = load i8* %label_local_V_0_addr, align 1"   --->   Operation 17 'load' 'label_local_V_0_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 18 [1/2] (1.23ns)   --->   "%label_local_V_1_load = load i8* %label_local_V_1_addr, align 1"   --->   Operation 18 'load' 'label_local_V_1_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 19 [1/2] (1.23ns)   --->   "%label_local_V_2_load = load i8* %label_local_V_2_addr, align 1"   --->   Operation 19 'load' 'label_local_V_2_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 20 [1/1] (0.44ns)   --->   "%sel_tmp = icmp eq i2 %tmp, 0"   --->   Operation 20 'icmp' 'sel_tmp' <Predicate = true> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.44ns)   --->   "%sel_tmp2 = icmp eq i2 %tmp, 1"   --->   Operation 21 'icmp' 'sel_tmp2' <Predicate = true> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.44ns)   --->   "%sel_tmp4 = icmp eq i2 %tmp, -2"   --->   Operation 22 'icmp' 'sel_tmp4' <Predicate = true> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node newSel8)   --->   "%newSel = select i1 %sel_tmp4, i8 %label_local_V_2_load, i8 %label_local_V_1_load"   --->   Operation 23 'select' 'newSel' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node newSel8)   --->   "%or_cond = or i1 %sel_tmp4, %sel_tmp2"   --->   Operation 24 'or' 'or_cond' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.39ns) (out node of the LUT)   --->   "%newSel6 = select i1 %sel_tmp, i8 %label_local_V_0_load, i8 %label_local_V_3_load"   --->   Operation 25 'select' 'newSel6' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.39ns) (out node of the LUT)   --->   "%newSel8 = select i1 %or_cond, i8 %newSel, i8 %newSel6"   --->   Operation 26 'select' 'newSel8' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i8P(i8* %return_r, i8 %newSel8)"   --->   Operation 27 'write' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 28 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ return_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ label_local_V_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ label_local_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ label_local_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ label_local_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ training_id]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
training_id_read     (read         ) [ 000]
tmp                  (trunc        ) [ 001]
newIndex_i           (partselect   ) [ 000]
newIndex1_i          (zext         ) [ 000]
label_local_V_3_addr (getelementptr) [ 001]
label_local_V_0_addr (getelementptr) [ 001]
label_local_V_1_addr (getelementptr) [ 001]
label_local_V_2_addr (getelementptr) [ 001]
StgValue_15          (specinterface) [ 000]
label_local_V_3_load (load         ) [ 000]
label_local_V_0_load (load         ) [ 000]
label_local_V_1_load (load         ) [ 000]
label_local_V_2_load (load         ) [ 000]
sel_tmp              (icmp         ) [ 000]
sel_tmp2             (icmp         ) [ 000]
sel_tmp4             (icmp         ) [ 000]
newSel               (select       ) [ 000]
or_cond              (or           ) [ 000]
newSel6              (select       ) [ 000]
newSel8              (select       ) [ 000]
StgValue_27          (write        ) [ 000]
StgValue_28          (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="return_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="return_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="label_local_V_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="label_local_V_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="label_local_V_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="label_local_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="label_local_V_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="label_local_V_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="label_local_V_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="label_local_V_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="training_id">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training_id"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i13P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="training_id_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="13" slack="0"/>
<pin id="42" dir="0" index="1" bw="13" slack="0"/>
<pin id="43" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="training_id_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="StgValue_27_write_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="0" slack="0"/>
<pin id="48" dir="0" index="1" bw="8" slack="0"/>
<pin id="49" dir="0" index="2" bw="8" slack="0"/>
<pin id="50" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_27/2 "/>
</bind>
</comp>

<comp id="53" class="1004" name="label_local_V_3_addr_gep_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="8" slack="0"/>
<pin id="55" dir="0" index="1" bw="1" slack="0"/>
<pin id="56" dir="0" index="2" bw="11" slack="0"/>
<pin id="57" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="label_local_V_3_addr/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_access_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="11" slack="0"/>
<pin id="62" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="63" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="64" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="label_local_V_3_load/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="label_local_V_0_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="8" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="11" slack="0"/>
<pin id="70" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="label_local_V_0_addr/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="11" slack="0"/>
<pin id="75" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="76" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="label_local_V_0_load/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="label_local_V_1_addr_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="8" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="11" slack="0"/>
<pin id="83" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="label_local_V_1_addr/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="11" slack="0"/>
<pin id="88" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="89" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="label_local_V_1_load/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="label_local_V_2_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="11" slack="0"/>
<pin id="96" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="label_local_V_2_addr/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="11" slack="0"/>
<pin id="101" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="label_local_V_2_load/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="tmp_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="13" slack="0"/>
<pin id="107" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="newIndex_i_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="11" slack="0"/>
<pin id="111" dir="0" index="1" bw="13" slack="0"/>
<pin id="112" dir="0" index="2" bw="3" slack="0"/>
<pin id="113" dir="0" index="3" bw="5" slack="0"/>
<pin id="114" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="newIndex_i/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="newIndex1_i_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="11" slack="0"/>
<pin id="121" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newIndex1_i/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="sel_tmp_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="2" slack="1"/>
<pin id="129" dir="0" index="1" bw="2" slack="0"/>
<pin id="130" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="sel_tmp2_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="2" slack="1"/>
<pin id="134" dir="0" index="1" bw="2" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp2/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="sel_tmp4_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="2" slack="1"/>
<pin id="139" dir="0" index="1" bw="2" slack="0"/>
<pin id="140" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp4/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="newSel_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="8" slack="0"/>
<pin id="145" dir="0" index="2" bw="8" slack="0"/>
<pin id="146" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="or_cond_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="newSel6_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="8" slack="0"/>
<pin id="159" dir="0" index="2" bw="8" slack="0"/>
<pin id="160" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel6/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="newSel8_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="8" slack="0"/>
<pin id="167" dir="0" index="2" bw="8" slack="0"/>
<pin id="168" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel8/2 "/>
</bind>
</comp>

<comp id="173" class="1005" name="tmp_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="2" slack="1"/>
<pin id="175" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="180" class="1005" name="label_local_V_3_addr_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="11" slack="1"/>
<pin id="182" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="label_local_V_3_addr "/>
</bind>
</comp>

<comp id="185" class="1005" name="label_local_V_0_addr_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="11" slack="1"/>
<pin id="187" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="label_local_V_0_addr "/>
</bind>
</comp>

<comp id="190" class="1005" name="label_local_V_1_addr_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="11" slack="1"/>
<pin id="192" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="label_local_V_1_addr "/>
</bind>
</comp>

<comp id="195" class="1005" name="label_local_V_2_addr_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="11" slack="1"/>
<pin id="197" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="label_local_V_2_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="44"><net_src comp="12" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="10" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="51"><net_src comp="38" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="0" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="58"><net_src comp="8" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="59"><net_src comp="20" pin="0"/><net_sink comp="53" pin=1"/></net>

<net id="65"><net_src comp="53" pin="3"/><net_sink comp="60" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="20" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="66" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="84"><net_src comp="4" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="20" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="91"><net_src comp="79" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="20" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="92" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="108"><net_src comp="40" pin="2"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="14" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="116"><net_src comp="40" pin="2"/><net_sink comp="109" pin=1"/></net>

<net id="117"><net_src comp="16" pin="0"/><net_sink comp="109" pin=2"/></net>

<net id="118"><net_src comp="18" pin="0"/><net_sink comp="109" pin=3"/></net>

<net id="122"><net_src comp="109" pin="4"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="53" pin=2"/></net>

<net id="124"><net_src comp="119" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="125"><net_src comp="119" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="126"><net_src comp="119" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="131"><net_src comp="32" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="136"><net_src comp="34" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="141"><net_src comp="36" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="137" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="99" pin="3"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="86" pin="3"/><net_sink comp="142" pin=2"/></net>

<net id="154"><net_src comp="137" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="132" pin="2"/><net_sink comp="150" pin=1"/></net>

<net id="161"><net_src comp="127" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="73" pin="3"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="60" pin="3"/><net_sink comp="156" pin=2"/></net>

<net id="169"><net_src comp="150" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="142" pin="3"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="156" pin="3"/><net_sink comp="164" pin=2"/></net>

<net id="172"><net_src comp="164" pin="3"/><net_sink comp="46" pin=2"/></net>

<net id="176"><net_src comp="105" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="178"><net_src comp="173" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="179"><net_src comp="173" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="183"><net_src comp="53" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="188"><net_src comp="66" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="193"><net_src comp="79" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="198"><net_src comp="92" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="99" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: return_r | {2 }
	Port: label_local_V_0 | {}
	Port: label_local_V_1 | {}
	Port: label_local_V_2 | {}
	Port: label_local_V_3 | {}
 - Input state : 
	Port: aesl_mux_load_4_1125 : label_local_V_0 | {1 2 }
	Port: aesl_mux_load_4_1125 : label_local_V_1 | {1 2 }
	Port: aesl_mux_load_4_1125 : label_local_V_2 | {1 2 }
	Port: aesl_mux_load_4_1125 : label_local_V_3 | {1 2 }
	Port: aesl_mux_load_4_1125 : training_id | {1 }
  - Chain level:
	State 1
		newIndex1_i : 1
		label_local_V_3_addr : 2
		label_local_V_3_load : 3
		label_local_V_0_addr : 2
		label_local_V_0_load : 3
		label_local_V_1_addr : 2
		label_local_V_1_load : 3
		label_local_V_2_addr : 2
		label_local_V_2_load : 3
	State 2
		newSel : 1
		or_cond : 1
		newSel6 : 1
		newSel8 : 1
		StgValue_27 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |        sel_tmp_fu_127       |    0    |    8    |
|   icmp   |       sel_tmp2_fu_132       |    0    |    8    |
|          |       sel_tmp4_fu_137       |    0    |    8    |
|----------|-----------------------------|---------|---------|
|          |        newSel_fu_142        |    0    |    8    |
|  select  |        newSel6_fu_156       |    0    |    8    |
|          |        newSel8_fu_164       |    0    |    8    |
|----------|-----------------------------|---------|---------|
|    or    |        or_cond_fu_150       |    0    |    2    |
|----------|-----------------------------|---------|---------|
|   read   | training_id_read_read_fu_40 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |   StgValue_27_write_fu_46   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |          tmp_fu_105         |    0    |    0    |
|----------|-----------------------------|---------|---------|
|partselect|      newIndex_i_fu_109      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |      newIndex1_i_fu_119     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    50   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|label_local_V_0_addr_reg_185|   11   |
|label_local_V_1_addr_reg_190|   11   |
|label_local_V_2_addr_reg_195|   11   |
|label_local_V_3_addr_reg_180|   11   |
|         tmp_reg_173        |    2   |
+----------------------------+--------+
|            Total           |   46   |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_60 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_73 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_86 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_99 |  p0  |   2  |  11  |   22   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   88   ||  2.624  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   50   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   36   |
|  Register |    -   |   46   |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   46   |   86   |
+-----------+--------+--------+--------+
