verilog xil_defaultlib --include "../../../../zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/ec67/hdl" --include "../../../../zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/8c62/hdl" --include "../../../../zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ip/bwt_design_processing_system7_0_0" \
"../../../bd/bwt_design/ip/bwt_design_processing_system7_0_0/sim/bwt_design_processing_system7_0_0.v" \
"../../../bd/bwt_design/ipshared/a64a/hdl/bwt_ip_v2_0_S00_AXI.v" \

sv xil_defaultlib --include "../../../../zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/ec67/hdl" --include "../../../../zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/8c62/hdl" --include "../../../../zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ip/bwt_design_processing_system7_0_0" \
"../../../bd/bwt_design/ipshared/a64a/src/bwt_top.sv" \

verilog xil_defaultlib --include "../../../../zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/ec67/hdl" --include "../../../../zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/8c62/hdl" --include "../../../../zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ip/bwt_design_processing_system7_0_0" \
"../../../bd/bwt_design/ipshared/a64a/hdl/bwt_ip_v2_0.v" \
"../../../bd/bwt_design/ip/bwt_design_bwt_ip_0_0/sim/bwt_design_bwt_ip_0_0.v" \
"../../../bd/bwt_design/ip/bwt_design_xbar_0/sim/bwt_design_xbar_0.v" \
"../../../bd/bwt_design/ip/bwt_design_auto_pc_0/sim/bwt_design_auto_pc_0.v" \
"../../../bd/bwt_design/sim/bwt_design.v" \

verilog xil_defaultlib "glbl.v"

nosort
