{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 28 01:00:47 2019 " "Info: Processing started: Sun Apr 28 01:00:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Bubble_Sort_Alternative -c Bubble_Sort_Alternative " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Bubble_Sort_Alternative -c Bubble_Sort_Alternative" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Bubble_Sort_Alternative EP4CE6F17C8 " "Info: Selected device EP4CE6F17C8 for design \"Bubble_Sort_Alternative\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Info: Device EP4CE10F17C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Info: Device EP4CE15F17C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Info: Device EP4CE22F17C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LCG/Desktop/FPGA/" { { 0 { 0 ""} 0 327 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LCG/Desktop/FPGA/" { { 0 { 0 ""} 0 329 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Info: Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LCG/Desktop/FPGA/" { { 0 { 0 ""} 0 331 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Info: Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LCG/Desktop/FPGA/" { { 0 { 0 ""} 0 333 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Info: Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LCG/Desktop/FPGA/" { { 0 { 0 ""} 0 335 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "16 16 " "Critical Warning: No exact pin location assignment(s) for 16 pins of 16 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Ready " "Info: Pin Ready not assigned to an exact location on the device" {  } { { "d:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0/quartus/bin64/pin_planner.ppl" { Ready } } } { "bubble_sort_alternative.v" "" { Text "C:/Users/LCG/Desktop/FPGA/bubble_sort_alternative.v" 4 0 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Ready } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LCG/Desktop/FPGA/" { { 0 { 0 ""} 0 20 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Busy " "Info: Pin Busy not assigned to an exact location on the device" {  } { { "d:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0/quartus/bin64/pin_planner.ppl" { Busy } } } { "bubble_sort_alternative.v" "" { Text "C:/Users/LCG/Desktop/FPGA/bubble_sort_alternative.v" 4 0 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Busy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LCG/Desktop/FPGA/" { { 0 { 0 ""} 0 21 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Waiting " "Info: Pin Waiting not assigned to an exact location on the device" {  } { { "d:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0/quartus/bin64/pin_planner.ppl" { Waiting } } } { "bubble_sort_alternative.v" "" { Text "C:/Users/LCG/Desktop/FPGA/bubble_sort_alternative.v" 4 0 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Waiting } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LCG/Desktop/FPGA/" { { 0 { 0 ""} 0 22 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_out\[0\] " "Info: Pin Data_out\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0/quartus/bin64/pin_planner.ppl" { Data_out[0] } } } { "bubble_sort_alternative.v" "" { Text "C:/Users/LCG/Desktop/FPGA/bubble_sort_alternative.v" 7 0 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LCG/Desktop/FPGA/" { { 0 { 0 ""} 0 11 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_out\[1\] " "Info: Pin Data_out\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0/quartus/bin64/pin_planner.ppl" { Data_out[1] } } } { "bubble_sort_alternative.v" "" { Text "C:/Users/LCG/Desktop/FPGA/bubble_sort_alternative.v" 7 0 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LCG/Desktop/FPGA/" { { 0 { 0 ""} 0 12 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_out\[2\] " "Info: Pin Data_out\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0/quartus/bin64/pin_planner.ppl" { Data_out[2] } } } { "bubble_sort_alternative.v" "" { Text "C:/Users/LCG/Desktop/FPGA/bubble_sort_alternative.v" 7 0 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LCG/Desktop/FPGA/" { { 0 { 0 ""} 0 13 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_out\[3\] " "Info: Pin Data_out\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0/quartus/bin64/pin_planner.ppl" { Data_out[3] } } } { "bubble_sort_alternative.v" "" { Text "C:/Users/LCG/Desktop/FPGA/bubble_sort_alternative.v" 7 0 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LCG/Desktop/FPGA/" { { 0 { 0 ""} 0 14 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "d:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0/quartus/bin64/pin_planner.ppl" { clk } } } { "bubble_sort_alternative.v" "" { Text "C:/Users/LCG/Desktop/FPGA/bubble_sort_alternative.v" 2 0 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LCG/Desktop/FPGA/" { { 0 { 0 ""} 0 15 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sort " "Info: Pin Sort not assigned to an exact location on the device" {  } { { "d:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0/quartus/bin64/pin_planner.ppl" { Sort } } } { "bubble_sort_alternative.v" "" { Text "C:/Users/LCG/Desktop/FPGA/bubble_sort_alternative.v" 2 0 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sort } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LCG/Desktop/FPGA/" { { 0 { 0 ""} 0 18 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Load " "Info: Pin Load not assigned to an exact location on the device" {  } { { "d:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0/quartus/bin64/pin_planner.ppl" { Load } } } { "bubble_sort_alternative.v" "" { Text "C:/Users/LCG/Desktop/FPGA/bubble_sort_alternative.v" 2 0 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Load } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LCG/Desktop/FPGA/" { { 0 { 0 ""} 0 17 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Info: Pin rst not assigned to an exact location on the device" {  } { { "d:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0/quartus/bin64/pin_planner.ppl" { rst } } } { "bubble_sort_alternative.v" "" { Text "C:/Users/LCG/Desktop/FPGA/bubble_sort_alternative.v" 2 0 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LCG/Desktop/FPGA/" { { 0 { 0 ""} 0 16 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Send " "Info: Pin Send not assigned to an exact location on the device" {  } { { "d:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0/quartus/bin64/pin_planner.ppl" { Send } } } { "bubble_sort_alternative.v" "" { Text "C:/Users/LCG/Desktop/FPGA/bubble_sort_alternative.v" 2 0 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Send } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LCG/Desktop/FPGA/" { { 0 { 0 ""} 0 19 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_in\[0\] " "Info: Pin Data_in\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0/quartus/bin64/pin_planner.ppl" { Data_in[0] } } } { "bubble_sort_alternative.v" "" { Text "C:/Users/LCG/Desktop/FPGA/bubble_sort_alternative.v" 3 0 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LCG/Desktop/FPGA/" { { 0 { 0 ""} 0 7 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_in\[1\] " "Info: Pin Data_in\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0/quartus/bin64/pin_planner.ppl" { Data_in[1] } } } { "bubble_sort_alternative.v" "" { Text "C:/Users/LCG/Desktop/FPGA/bubble_sort_alternative.v" 3 0 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LCG/Desktop/FPGA/" { { 0 { 0 ""} 0 8 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_in\[2\] " "Info: Pin Data_in\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0/quartus/bin64/pin_planner.ppl" { Data_in[2] } } } { "bubble_sort_alternative.v" "" { Text "C:/Users/LCG/Desktop/FPGA/bubble_sort_alternative.v" 3 0 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LCG/Desktop/FPGA/" { { 0 { 0 ""} 0 9 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_in\[3\] " "Info: Pin Data_in\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0/quartus/bin64/pin_planner.ppl" { Data_in[3] } } } { "bubble_sort_alternative.v" "" { Text "C:/Users/LCG/Desktop/FPGA/bubble_sort_alternative.v" 3 0 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LCG/Desktop/FPGA/" { { 0 { 0 ""} 0 10 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Bubble_Sort_Alternative.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'Bubble_Sort_Alternative.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "Info: The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 0 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Info: Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "bubble_sort_alternative.v" "" { Text "C:/Users/LCG/Desktop/FPGA/bubble_sort_alternative.v" 2 0 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LCG/Desktop/FPGA/" { { 0 { 0 ""} 0 313 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "15 unused 2.5V 8 7 0 " "Info: Number of I/O pins in group: 15 (unused VREF, 2.5V VCCIO, 8 input, 7 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info: I/O standards used: 2.5 V." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 12 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  12 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 13 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Info: Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X23_Y12 X34_Y24 " "Info: Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/LCG/Desktop/FPGA/Bubble_Sort_Alternative.fit.smsg " "Info: Generated suppressed messages file C:/Users/LCG/Desktop/FPGA/Bubble_Sort_Alternative.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "576 " "Info: Peak virtual memory: 576 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 28 01:00:56 2019 " "Info: Processing ended: Sun Apr 28 01:00:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
