# RISC-V

The Project target is to realize the RISC-V specification on FPGA platform. The project upto now, was succesfull in realizing the base RV321I specification on FPGA without CSR and the caches. Test are being carried out to verify the correctness.