### SoC
+ [Chipyard](https://github.com/ucb-bar/chipyard) (Berkeley), under [BSD 3-Clause License](https://github.com/ucb-bar/chipyard/blob/master/LICENSE)
  - An open source framework for agile development of Chisel-based systems-on-chip.
+ [Centrifuge](https://github.com/hqjenny/centrifuge) (Berkeley), under [BSD 3-Clause License](https://github.com/hqjenny/centrifuge/blob/master/LICENSE)
  - A Unified Approach to Generate RISC-V Accelerator SoC.
+ [CHIPKIT](https://github.com/whatmough/CHIPKIT) (Harvard), under MIT License
  - An agile, reusable open-source framework for rapid test chip development.
+ [ESP](https://github.com/sld-columbia/esp) (Columbia), under [ESP and Third Party Licenses](https://github.com/sld-columbia/esp/blob/master/LICENSE)
  - ESP is an open-source research platform for heterogeneous system-on-chip design that combines a scalable tile-based architecture and a flexible system-level design methodology.
+ [LiteX](https://github.com/enjoy-digital/litex), under [BSD 2-Clause License](https://github.com/enjoy-digital/litex/blob/master/LICENSE)
  - A Migen/MiSoC based Core/SoC builder that provides the infrastructure to easily create Cores/SoCs (with or without CPU).
+ [SaxonSoc](https://github.com/SpinalHDL/SaxonSoc), under [MIT License](https://github.com/SpinalHDL/SaxonSoc/blob/dev-0.3/LICENSE)
  - SoC based on VexRiscv and ICE40 UP5K.
+ [Libre-SOC](https://libre-soc.org/)
  - To provide a libre, secure and transparently developed hybrid CPU VPU GPU architecture to the world.
+ OSFPGA [FuseSoC](https://github.com/olofk/fusesoc) (FOSSi), under [BSD 2-Clause License](https://github.com/olofk/fusesoc/blob/master/LICENSE)
  - An award-winning package manager and a set of build tools for HDL (Hardware Description Language) code.
+ [SocLib](http://www.soclib.fr/trac/dev)
  - An open platform for virtual prototyping of multi-processors system on chip (MP-SoC).

### DSA
+ [DSAGEN](https://github.com/PolyArch/dsa-framework) (UCLA), under [BSD 2-clause License](https://github.com/PolyArch/dsa-framework/blob/master/LICENSE)
  - Democratizing Decoupled Spatial Architecture Research.
+ [Gemmini](https://github.com/ucb-bar/gemmini) (Berkeley), under [BSD 3-clause License](https://github.com/ucb-bar/gemmini/blob/master/LICENSE)
  - A systolic-array based matrix multiplication accelerator generator for the investigation of SoC integration of such accelerators.
+ [TCE ASIP](https://github.com/cpc/tce/) (Tampere University)
  - TTA-based Co-Design Environment (TCE) is an open application-specific instruction-set processor (ASIP) toolset for design and programming of customized co-processors (typically programmable accelerators). 

### Tensor Processors
 - [NVDLA](http://nvdla.org/) (NVIDIA)
   - A free and open architecture that promotes a standard way to design deep learning inference accelerators
 - [VTA](https://tvm.ai/vta) (UW)
   - A programmable accelerator that exposes a RISC-like programming abstraction to describe compute and memory operations at the tensor level
 - [DANA](https://github.com/bu-icsg/dana) (BU)
   - Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel
 - [FlexCNN](https://github.com/UCLA-VAST/FlexCNN) (UCLA)
   - An accelerator for running CNNs on FPGA.
 - [C-LSTM](https://github.com/shvo/C-LSTM) (PKU, Syracuse)
   - Enabling Efficient LSTM using Structured Compression Techniques on FPGAs.
 - [E-LSTM](https://github.com/rbshi/elstm) (HKU, PKU)
   - An efficient implementation of LSTM inference on the RISC-V based embedded system
 - [AccDNN](https://github.com/IBM/AccDNN) (IBM, UIUC)
   - A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration
 - [bnn-fpga](https://github.com/cornell-zhang/bnn-fpga) (Cornell)
   - An open-source implementation of a binarized neural network (BNN) accelerator for CIFAR-10 on FPGA
 - [MAERI](https://github.com/georgia-tech-synergy-lab/MAERI) (GaTech)
   - A DNN accelerator with reconfigurable interconnects to support flexible dataflow
 - [PipeCNN](https://github.com/doonny/PipeCNN) (BJTU)
   - An OpenCL-based FPGA Accelerator for Convolutional Neural Networks
 - [NEURAghe](https://github.com/neuraghe/NEURAghe)
   - A flexible and efficient hardware/software solution for the acceleration of CNNs on Zynq SoCs.
 - [zynqnet](https://github.com/dgschwend/zynqnet) (ETH)
   - An FPGA-Accelerated Embedded Convolutional Neural Network
 - [HLS4ML](https://github.com/hls-fpga-machine-learning/HLS4ML)
   - A package for machine learning inference in FPGAs.

### Graphics Processors
- [OpenGPU2020](https://gitee.com/graphichina/OpenGPU2020)
  - 支持OpenGL ES 1.1的GPU内核

### Video Processing
- OpenASIC [H.265 Encoder](https://github.com/openasic-org/h265-encoder-rtl) (Fudan)
  - H.265 Video Encoder IP Core 是开源的H.265硬件视频编码器，实现了H.265（或叫HEVC）的大部分功能
