<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: config_ss_tb</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_config_ss_tb'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_config_ss_tb')">config_ss_tb</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 85.97</td>
<td class="s10 cl rt"><a href="mod949.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod949.html#Cond" >100.00</a></td>
<td class="s5 cl rt"><a href="mod949.html#Toggle" > 56.38</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod949.html#Branch" > 87.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/mahmood/ddr_main_new/gemini/DV/subsystem_level/config_ss_verif_env/tb_src/config_ss_tb.sv')">/nfs_project/gemini/DV/mahmood/ddr_main_new/gemini/DV/subsystem_level/config_ss_verif_env/tb_src/config_ss_tb.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod949.html#inst_tag_254301"  onclick="showContent('inst_tag_254301')">config_ss_tb</a></td>
<td class="s8 cl rt"> 85.97</td>
<td class="s10 cl rt"><a href="mod949.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod949.html#Cond" >100.00</a></td>
<td class="s5 cl rt"><a href="mod949.html#Toggle" > 56.38</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod949.html#Branch" > 87.50</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_config_ss_tb'>
<hr>
<a name="inst_tag_254301"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy406.html#tag_urg_inst_254301" >config_ss_tb</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 85.97</td>
<td class="s10 cl rt"><a href="mod949.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod949.html#Cond" >100.00</a></td>
<td class="s5 cl rt"><a href="mod949.html#Toggle" > 56.38</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod949.html#Branch" > 87.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 37.08</td>
<td class="s6 cl rt"> 61.21</td>
<td class="s5 cl rt"> 56.00</td>
<td class="s2 cl rt"> 28.54</td>
<td class="s1 cl rt"> 13.03</td>
<td class="s5 cl rt"> 58.89</td>
<td class="s0 cl rt">  4.81</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<span class=inst>none</span>
<br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1173.html#inst_tag_301718" id="tag_urg_inst_301718">DUT</a></td>
<td class="s4 cl rt"> 43.45</td>
<td class="s6 cl rt"> 62.06</td>
<td class="s5 cl rt"> 56.17</td>
<td class="s2 cl rt"> 28.52</td>
<td class="s1 cl rt"> 11.31</td>
<td class="s5 cl rt"> 59.20</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1068.html#inst_tag_273268" id="tag_urg_inst_273268">axi_if</a></td>
<td class="s7 cl rt"> 78.59</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 78.59</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod487.html#inst_tag_137427" id="tag_urg_inst_137427">config_ss_env_intf</a></td>
<td class="s5 cl rt"> 53.07</td>
<td class="s9 cl rt"> 98.44</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 11.35</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s5 cl rt"> 55.56</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1242.html#inst_tag_307093" id="tag_urg_inst_307093">ddr_axi0</a></td>
<td class="s7 cl rt"> 77.76</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 77.76</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1256.html#inst_tag_307821" id="tag_urg_inst_307821">ddr_axi1</a></td>
<td class="s7 cl rt"> 73.08</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 73.08</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1270.html#inst_tag_324798" id="tag_urg_inst_324798">ddr_axi2<img src="ex.gif" class="icon"></a></td>
<td class="s7 cl rt"> 78.12</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 78.12</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1158.html#inst_tag_300563" id="tag_urg_inst_300563">ddr_axi3</a></td>
<td class="s7 cl rt"> 78.61</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 78.61</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod738.html#inst_tag_189020" id="tag_urg_inst_189020">ddr_axil_if<img src="ex.gif" class="icon"></a></td>
<td class="s9 cl rt"> 91.41</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 91.41</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod637.html#inst_tag_160985" id="tag_urg_inst_160985">ddr_model</a></td>
<td class="s4 cl rt"> 40.63</td>
<td class="s5 cl rt"> 58.58</td>
<td class="s5 cl rt"> 50.84</td>
<td class="s3 cl rt"> 37.37</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s4 cl rt"> 47.01</td>
<td class="s0 cl rt">  0.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1068.html#inst_tag_273269" id="tag_urg_inst_273269">fpga_axi0_if</a></td>
<td class="s7 cl rt"> 78.32</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 78.32</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1068.html#inst_tag_273270" id="tag_urg_inst_273270">fpga_axi1_if</a></td>
<td class="s7 cl rt"> 74.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 74.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod60.html#inst_tag_853" id="tag_urg_inst_853">i2c_if</a></td>
<td class="s8 cl rt"> 81.80</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s2 cl rt"> 27.22</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1309.html#inst_tag_338300" id="tag_urg_inst_338300">pll_model</a></td>
<td class="s5 cl rt"> 58.67</td>
<td class="s8 cl rt"> 89.04</td>
<td class="s4 cl rt"> 43.33</td>
<td class="s2 cl rt"> 29.24</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 73.08</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod586.html#inst_tag_159946" id="tag_urg_inst_159946">spi_reset_if</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1055.html#inst_tag_268789" id="tag_urg_inst_268789">svt_ahb_vif_inst</a></td>
<td class="s5 cl rt"> 57.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 27.98</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod389.html#inst_tag_81095" id="tag_urg_inst_81095">svt_spi_vif_inst</a></td>
<td class="s4 cl rt"> 45.40</td>
<td class="s10 cl rt">100.00</td>
<td class="s3 cl rt"> 38.01</td>
<td class="s0 cl rt">  0.32</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 43.28</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod311.html#inst_tag_45199" id="tag_urg_inst_45199">uart0_if</a></td>
<td class="s3 cl rt"> 37.27</td>
<td class="s7 cl rt"> 73.91</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod311.html#inst_tag_45200" id="tag_urg_inst_45200">uart1_if</a></td>
<td class="s2 cl rt"> 24.20</td>
<td class="s4 cl rt"> 47.83</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.58</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_config_ss_tb'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod949.html" >config_ss_tb</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>81</td><td>81</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>55</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>69</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>107</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>108</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>124</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>125</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>136</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>154</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>172</td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>204</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>207</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>208</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>238</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>249</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>260</td><td>15</td><td>15</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>296</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>391</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>418</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>760</td><td>2</td><td>2</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
<span style="margin-left:8px;"></span>54                        initial begin
<span style="margin-left:8px;"></span>55         1/1              force config_ss_tb.DUT.config_ss.bcpu_m0_haddr  = svt_ahb_vif_inst.master_if[0].haddr;
<span style="margin-left:8px;"></span>56         1/1              force config_ss_tb.DUT.config_ss.bcpu_m0_hburst = svt_ahb_vif_inst.master_if[0].hburst;
<span style="margin-left:8px;"></span>57         1/1              force config_ss_tb.DUT.config_ss.bcpu_m0_hprot  = svt_ahb_vif_inst.master_if[0].hprot;
<span style="margin-left:8px;"></span>58         1/1              force config_ss_tb.DUT.config_ss.bcpu_m0_hsize  = svt_ahb_vif_inst.master_if[0].hsize;
<span style="margin-left:8px;"></span>59         1/1              force config_ss_tb.DUT.config_ss.bcpu_m0_htrans = svt_ahb_vif_inst.master_if[0].htrans;
<span style="margin-left:8px;"></span>60         1/1              force config_ss_tb.DUT.config_ss.bcpu_m0_hwdata = svt_ahb_vif_inst.master_if[0].hwdata;
<span style="margin-left:8px;"></span>61         1/1              force config_ss_tb.DUT.config_ss.bcpu_m0_hwrite = svt_ahb_vif_inst.master_if[0].hwrite;
<span style="margin-left:8px;"></span>62                        end
<span style="margin-left:8px;"></span>63                      
<span style="margin-left:8px;"></span>64                      `endif
<span style="margin-left:8px;"></span>65                      bit comp_clk;
<span style="margin-left:8px;"></span>66                      
<span style="margin-left:8px;"></span>67                      initial
<span style="margin-left:8px;"></span>68                      begin
<span style="margin-left:8px;"></span>69         1/1            comp_clk &lt;= 1'b0;
<span style="margin-left:8px;"></span>70         2/2            @(posedge config_ss_tb.DUT.memory_ss.ddr_sys_clk);
<span style="margin-left:8px;"></span>71         1/1            comp_clk &lt;= 1'b1;
<span style="margin-left:8px;"></span>72         1/1            forever begin
<span style="margin-left:8px;"></span>73         2/2                #2500ps  comp_clk = ~comp_clk;
<span style="margin-left:8px;"></span>74                        end
<span style="margin-left:8px;"></span>75                      end
<span style="margin-left:8px;"></span>76                      
<span style="margin-left:8px;"></span>77                      `ifdef BYPASS_PLL
<span style="margin-left:8px;"></span>78                      	reg aresetn;
<span style="margin-left:8px;"></span>79                      	bit CLOCK  ;
<span style="margin-left:8px;"></span>80                      
<span style="margin-left:8px;"></span>81                      bit clk_0;
<span style="margin-left:8px;"></span>82                      bit clk_1;
<span style="margin-left:8px;"></span>83                      //bit clk_133;
<span style="margin-left:8px;"></span>84                      
<span style="margin-left:8px;"></span>85                      	initial
<span style="margin-left:8px;"></span>86                      		begin
<span style="margin-left:8px;"></span>87                      			CLOCK   &lt;= 1'b0;
<span style="margin-left:8px;"></span>88                      			aresetn &lt;=  1'b0;
<span style="margin-left:8px;"></span>89                      			repeat(5) @(posedge CLOCK);
<span style="margin-left:8px;"></span>90                      			aresetn &lt;= 1'b1;
<span style="margin-left:8px;"></span>91                      		end
<span style="margin-left:8px;"></span>92                      
<span style="margin-left:8px;"></span>93                      	always #12.5 CLOCK = ~CLOCK;
<span style="margin-left:8px;"></span>94                      
<span style="margin-left:8px;"></span>95                      initial
<span style="margin-left:8px;"></span>96                      begin
<span style="margin-left:8px;"></span>97                        clk_0 &lt;= 1'b0;
<span style="margin-left:8px;"></span>98                        clk_1 &lt;= 1'b0;
<span style="margin-left:8px;"></span>99                        //clk_133 &lt;= 1'b0;
<span style="margin-left:8px;"></span>100                     end
<span style="margin-left:8px;"></span>101                     always #0.935  clk_0 = ~clk_0;   //533MHz
<span style="margin-left:8px;"></span>102                     always #0.312  clk_1 = ~clk_1;   //266M
<span style="margin-left:8px;"></span>103                     //always #3.75   clk_133 = ~clk_133;   //133MHz
<span style="margin-left:8px;"></span>104                     `endif
<span style="margin-left:8px;"></span>105                     bit clk_133;
<span style="margin-left:8px;"></span>106                     initial
<span style="margin-left:8px;"></span>107        1/1          clk_133 &lt;= 1'b0;
<span style="margin-left:8px;"></span>108        2/2          always #3.75   clk_133 = ~clk_133; 
<span style="margin-left:8px;"></span>109                     
<span style="margin-left:8px;"></span>110                     
<span style="margin-left:8px;"></span>111                     // UART Interface 
<span style="margin-left:8px;"></span>112                     svt_uart_if uart0_if(clk_133);
<span style="margin-left:8px;"></span>113                     svt_uart_if uart1_if(clk_133);
<span style="margin-left:8px;"></span>114                     // UART VIP WRAPPERS
<span style="margin-left:8px;"></span>115                     svt_uart_bfm_wrapper  #(.UV_DEVICE_TYPE(`UV_DCE)) Bfm0 (uart0_if);
<span style="margin-left:8px;"></span>116                     svt_uart_bfm_wrapper  #(.UV_DEVICE_TYPE(`UV_DCE)) Bfm1 (uart1_if);
<span style="margin-left:8px;"></span>117                     
<span style="margin-left:8px;"></span>118                     
<span style="margin-left:8px;"></span>119                     assign uart0_if.rst = ~config_ss_tb.DUT.config_ss.rst_n_133;
<span style="margin-left:8px;"></span>120                     assign uart1_if.rst = ~config_ss_tb.DUT.config_ss.rst_n_133;
<span style="margin-left:8px;"></span>121                     
<span style="margin-left:8px;"></span>122                     
<span style="margin-left:8px;"></span>123                     bit clk_1066;
<span style="margin-left:8px;"></span>124        1/1          initial clk_1066 &lt;= 1'b0;
<span style="margin-left:8px;"></span>125        2/2          always #469ps clk_1066 = ~clk_1066;
<span style="margin-left:8px;"></span>126                     
<span style="margin-left:8px;"></span>127                     `ifdef ACPU_BFM_INCLUDE
<span style="margin-left:8px;"></span>128                     v_ip_axi_if #(.AXI_DATA_WIDTH(64)) axi_if(
<span style="margin-left:8px;"></span>129                       .aclk     (DUT.config_ss_clk_acpu_sig),//(clk_0), //(config_ss_env_intf.rs_pll_intf.clk_fout[3]),
<span style="margin-left:8px;"></span>130                       .aresetn  (DUT.config_ss_rst_n_acpu_sig)
<span style="margin-left:8px;"></span>131                     );
<span style="margin-left:8px;"></span>132                     
<span style="margin-left:8px;"></span>133                     
<span style="margin-left:8px;"></span>134                     
<span style="margin-left:8px;"></span>135                     initial begin
<span style="margin-left:8px;"></span>136        1/1            force DUT.acpu_awid_sig    = axi_if.awid;
<span style="margin-left:8px;"></span>137        1/1            force DUT.acpu_awaddr_sig  = axi_if.awaddr;
<span style="margin-left:8px;"></span>138        1/1            force DUT.acpu_awlen_sig   = axi_if.awlen;
<span style="margin-left:8px;"></span>139        1/1            force DUT.acpu_awsize_sig  = axi_if.awsize;
<span style="margin-left:8px;"></span>140        1/1            force DUT.acpu_awburst_sig = axi_if.awburst;
<span style="margin-left:8px;"></span>141        1/1            force DUT.acpu_awlock_sig  = axi_if.awlock;
<span style="margin-left:8px;"></span>142        1/1            force DUT.acpu_awcache_sig = axi_if.awcache;
<span style="margin-left:8px;"></span>143        1/1            force DUT.acpu_awprot_sig  = axi_if.awprot;
<span style="margin-left:8px;"></span>144                     //force DUT.acpu_m0_awqos   = axi_if.awqos;
<span style="margin-left:8px;"></span>145                     //force DUT.acpu_m0_awregion= axi_if.awregion;
<span style="margin-left:8px;"></span>146                     //force DUT.acpu_m0_awuser  = axi_if.awuser;
<span style="margin-left:8px;"></span>147        1/1          		force DUT.acpu_awvalid_sig = axi_if.awvalid;
<span style="margin-left:8px;"></span>148                     	end
<span style="margin-left:8px;"></span>149                     
<span style="margin-left:8px;"></span>150                     	assign axi_if.awready = DUT.flexnoc_acpu_axi_m0_aw_ready_sig;
<span style="margin-left:8px;"></span>151                     
<span style="margin-left:8px;"></span>152                     	initial begin
<span style="margin-left:8px;"></span>153                     //force DUT.acpu_m0_wid     = axi_if.wid;
<span style="margin-left:8px;"></span>154        1/1          		force DUT.acpu_wdata_sig   = axi_if.wdata;
<span style="margin-left:8px;"></span>155                     //  force DUT.acpu_wstrb_sig   = 'hffff_ffff;
<span style="margin-left:8px;"></span>156        1/1          		force DUT.acpu_wstrb_sig   = axi_if.wstrb[7:0];
<span style="margin-left:8px;"></span>157                     
<span style="margin-left:8px;"></span>158                     //force DUT.acpu_m0_wstrb   = axi_if.wstrb;
<span style="margin-left:8px;"></span>159        1/1          		force DUT.acpu_wlast_sig   = axi_if.wlast;
<span style="margin-left:8px;"></span>160                     //force DUT.acpu_wuser_sig   = axi_if.wuser;
<span style="margin-left:8px;"></span>161        1/1          		force DUT.acpu_wvalid_sig  = axi_if.wvalid;
<span style="margin-left:8px;"></span>162                     	end
<span style="margin-left:8px;"></span>163                     
<span style="margin-left:8px;"></span>164                     	assign axi_if.wready = DUT.flexnoc_acpu_axi_m0_w_ready_sig;
<span style="margin-left:8px;"></span>165                     
<span style="margin-left:8px;"></span>166                     	assign axi_if.bid   = DUT.flexnoc_acpu_axi_m0_b_id_sig;
<span style="margin-left:8px;"></span>167                     	assign axi_if.bresp = DUT.flexnoc_acpu_axi_m0_b_resp_sig;
<span style="margin-left:8px;"></span>168                     //assign axi_if.buser   = 64'b0;
<span style="margin-left:8px;"></span>169                     	assign axi_if.bvalid = DUT.flexnoc_acpu_axi_m0_b_valid_sig;
<span style="margin-left:8px;"></span>170                     
<span style="margin-left:8px;"></span>171                     	initial begin
<span style="margin-left:8px;"></span>172        1/1          		force DUT.acpu_bready_sig  = axi_if.bready;
<span style="margin-left:8px;"></span>173        1/1          		force DUT.acpu_arid_sig    = axi_if.arid;
<span style="margin-left:8px;"></span>174        1/1          		force DUT.acpu_araddr_sig  = axi_if.araddr;
<span style="margin-left:8px;"></span>175        1/1          		force DUT.acpu_arlen_sig   = axi_if.arlen;
<span style="margin-left:8px;"></span>176        1/1          		force DUT.acpu_arsize_sig  = axi_if.arsize;
<span style="margin-left:8px;"></span>177        1/1          		force DUT.acpu_arburst_sig = axi_if.arburst;
<span style="margin-left:8px;"></span>178        1/1          		force DUT.acpu_arlock_sig  = axi_if.arlock;
<span style="margin-left:8px;"></span>179        1/1          		force DUT.acpu_arcache_sig = axi_if.arcache;
<span style="margin-left:8px;"></span>180        1/1          		force DUT.acpu_arprot_sig  = axi_if.arprot;
<span style="margin-left:8px;"></span>181                     		// assign DUT.acpu_m0_arqos   = axi_if.arqos;
<span style="margin-left:8px;"></span>182                     		// assign DUT.acpu_m0_arregion= axi_if.arregion;
<span style="margin-left:8px;"></span>183                     		//assign DUT.acpu_m0_aruser  = axi_if.aruser;
<span style="margin-left:8px;"></span>184        1/1          		force DUT.acpu_arvalid_sig = axi_if.arvalid;
<span style="margin-left:8px;"></span>185        1/1          		force DUT.acpu_rready_sig  = axi_if.rready;
<span style="margin-left:8px;"></span>186                     	end
<span style="margin-left:8px;"></span>187                     
<span style="margin-left:8px;"></span>188                     	assign axi_if.arready = DUT.flexnoc_acpu_axi_m0_ar_ready_sig;
<span style="margin-left:8px;"></span>189                     
<span style="margin-left:8px;"></span>190                     	assign axi_if.rid    = DUT.flexnoc_acpu_axi_m0_r_id_sig;
<span style="margin-left:8px;"></span>191                     	assign axi_if.rdata  = DUT.flexnoc_acpu_axi_m0_r_data_sig;
<span style="margin-left:8px;"></span>192                     	assign axi_if.rresp  = DUT.flexnoc_acpu_axi_m0_r_resp_sig;
<span style="margin-left:8px;"></span>193                     	assign axi_if.rlast  = DUT.flexnoc_acpu_axi_m0_r_last_sig;
<span style="margin-left:8px;"></span>194                     	assign axi_if.ruser  = 0;
<span style="margin-left:8px;"></span>195                     	assign axi_if.rvalid = DUT.flexnoc_acpu_axi_m0_r_valid_sig;
<span style="margin-left:8px;"></span>196                     `endif
<span style="margin-left:8px;"></span>197                     
<span style="margin-left:8px;"></span>198                     `ifdef FPGA_BFMs_INCLUDE
<span style="margin-left:8px;"></span>199                     bit fpga_clk0;
<span style="margin-left:8px;"></span>200                     bit fpga_clk1;
<span style="margin-left:8px;"></span>201                     
<span style="margin-left:8px;"></span>202                     initial
<span style="margin-left:8px;"></span>203                     begin
<span style="margin-left:8px;"></span>204        1/1            fpga_clk0 &lt;= 1'b0;
<span style="margin-left:8px;"></span>205        1/1            fpga_clk1 &lt;= 1'b0;
<span style="margin-left:8px;"></span>206                     end
<span style="margin-left:8px;"></span>207        2/2          always #1.25ns  fpga_clk0 = ~fpga_clk0;   //400MHz
<span style="margin-left:8px;"></span>208        2/2          always #1.25ns  fpga_clk1 = ~fpga_clk1;   //400MHz
<span style="margin-left:8px;"></span>209                     
<span style="margin-left:8px;"></span>210                     v_ip_axi_if #(.AXI_DATA_WIDTH(64)) fpga_axi0_if(
<span style="margin-left:8px;"></span>211                       .aclk     (fpga_clk0),
<span style="margin-left:8px;"></span>212                       .aresetn  (DUT.rst_n_fpga0)
<span style="margin-left:8px;"></span>213                     );
<span style="margin-left:8px;"></span>214                     
<span style="margin-left:8px;"></span>215                     v_ip_axi_if #(.AXI_DATA_WIDTH(64)) fpga_axi1_if(
<span style="margin-left:8px;"></span>216                       .aclk     (fpga_clk1),
<span style="margin-left:8px;"></span>217                       .aresetn  (DUT.rst_n_fpga1)
<span style="margin-left:8px;"></span>218                     );
<span style="margin-left:8px;"></span>219                     `endif
<span style="margin-left:8px;"></span>220                     
<span style="margin-left:8px;"></span>221                     	/** Instantiate SV Interface for Master and connect the system clock */
<span style="margin-left:8px;"></span>222                     	uvc_i2c_if i2c_if ();
<span style="margin-left:8px;"></span>223                     
<span style="margin-left:8px;"></span>224                     /** I2C data and control signals signals  */
<span style="margin-left:8px;"></span>225                     	logic scl_o        ;
<span style="margin-left:8px;"></span>226                     	logic sda_o        ;
<span style="margin-left:8px;"></span>227                     	logic scl_i        ;
<span style="margin-left:8px;"></span>228                     	logic sda_i        ;
<span style="margin-left:8px;"></span>229                     
<span style="margin-left:8px;"></span>230                     	assign i2c_if.clk    = SystemClock;
<span style="margin-left:8px;"></span>231                     	assign i2c_if.resetn = DUT.config_ss_rst_n_acpu_sig;
<span style="margin-left:8px;"></span>232                     	assign i2c_if.scl    = (scl_o==0)? 1'b0 : 1'bz;
<span style="margin-left:8px;"></span>233                     	assign scl_i         = i2c_if.scl;
<span style="margin-left:8px;"></span>234                     	assign i2c_if.sda    = (sda_o==0)? 1'b0: 1'bz;
<span style="margin-left:8px;"></span>235                     	assign sda_i         = i2c_if.sda;
<span style="margin-left:8px;"></span>236                     
<span style="margin-left:8px;"></span>237                       initial begin
<span style="margin-left:8px;"></span>238        1/1          	force sda_o = DUT.config_ss.sda_o;
<span style="margin-left:8px;"></span>239        1/1          	force DUT.config_ss.sda_i = sda_i;
<span style="margin-left:8px;"></span>240                       end
<span style="margin-left:8px;"></span>241                     
<span style="margin-left:8px;"></span>242                     	pullup p1 (i2c_if.sda);
<span style="margin-left:8px;"></span>243                     	pullup p2 (i2c_if.scl);
<span style="margin-left:8px;"></span>244                       /*             ***************************                           */
<span style="margin-left:8px;"></span>245                       // DMA
<span style="margin-left:8px;"></span>246                       
<span style="margin-left:8px;"></span>247                       `ifdef DMA_UART_TEST
<span style="margin-left:8px;"></span>248                       initial begin
<span style="margin-left:8px;"></span>249        1/1              force DUT.config_ss.uart1_sin = DUT.config_ss.uart0_sout;
<span style="margin-left:8px;"></span>250                       end
<span style="margin-left:8px;"></span>251                       `endif
<span style="margin-left:8px;"></span>252                     
<span style="margin-left:8px;"></span>253                       
<span style="margin-left:8px;"></span>254                     
<span style="margin-left:8px;"></span>255                     
<span style="margin-left:8px;"></span>256                     
<span style="margin-left:8px;"></span>257                     	bit [31:0] seed;
<span style="margin-left:8px;"></span>258                     
<span style="margin-left:8px;"></span>259                     	initial begin
<span style="margin-left:8px;"></span>260        1/1          		seed = $get_initial_random_seed();
<img src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAICAYAAADED76LAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsQAAA7EAZUrDhsAAAAZdEVYdFNvZnR3YXJlAEFkb2JlIEltYWdlUmVhZHlxyWU8AAAAWklEQVQoU2P8DwQMeAATPkmQHOPdu3f/d3R0MEhJSaGoffHiBUNeXh4DA8iK5ORkkDUoODAwECT1H6wABIqLi+EKEhMTYcIIBSCRtLS0/0FBQXBJEIORYl8AAFaWVAK2EPn+AAAAAElFTkSuQmCC" onclick="var macroSpan=$(this).next().next('#macro_-1393352816_261');if (macroSpan.css('display')=='none') {macroSpan.css('display', 'block');this.src='data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAICAYAAADED76LAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsQAAA7EAZUrDhsAAAAZdEVYdFNvZnR3YXJlAEFkb2JlIEltYWdlUmVhZHlxyWU8AAAAWklEQVQoU2P8DwQMeAATPkmQHOPdu3f/d3R0MEhJSaGoffHiBUNeXh4DA8iK5ORkkDUoODAwECT1H6wABIqLi+EKEhMTYcIIBSCRtLS0/0FBQXBJEIORYl8AAFaWVAK2EPn+AAAAAElFTkSuQmCC';} else {macroSpan.css('display', 'none');this.src='data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAICAYAAADED76LAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsQAAA7EAZUrDhsAAAAZdEVYdFNvZnR3YXJlAEFkb2JlIEltYWdlUmVhZHlxyWU8AAAAV0lEQVQoU4VP2w3AIAi8dg3ngwVwDSZAR3MVak2KiamJ98Pd5Xjh+dBaC7rUayi8YGa4O0opQ07cwVJKqLUi57wPhKuqIKL/hKVttyI8EYGZzcjxSJze7GaHXHvKclWLAAAAAElFTkSuQmCC';}">261        <span onclick="var macroSpan=$(this).next('#macro_-1393352816_261');if (macroSpan.css('display')=='none') {macroSpan.css('display', 'block');} else {macroSpan.css('display', 'none');}">2/2          		`uvm_info(&quot;DBG&quot;, $sformatf(&quot;SEED = %0d&quot;, seed), UVM_NONE)<br/></span><span id="macro_-1393352816_261" style="background-color:#F0F0F0; display:block;"><span style="margin-left:8px;"></span><a href="/nfs_cadtools/synopsys/vcs_all/S-2021.09-SP2/etc/uvm-1.2/macros/uvm_message_defines.svh" target="_blank">uvm_info("DBG", $sformatf("SEED = %0d", seed), UVM_NONE):</a>
<span style="margin-left:8px;"></span>261.1                   `ifdef ZEMI4UVM 
<span style="margin-left:8px;"></span>261.2                         (* zemi4_uvm_attribute=1 *) 
<span style="margin-left:8px;"></span>261.3                      `endif 
<span style="margin-left:8px;"></span>261.4                      begin 
<span style="margin-left:8px;"></span>261.5                        if (uvm_report_enabled(UVM_NONE,UVM_INFO,&quot;DBG&quot;)) 
<span style="margin-left:8px;"></span>261.6      1/1                 uvm_report_info (&quot;DBG&quot;, $sformatf(&quot;SEED = %0d&quot;, seed), UVM_NONE, &quot;/nfs_project/gemini/DV/mahmood/ddr_main_new/gemini/DV/subsystem_level/config_ss_verif_env/tb_src/config_ss_tb.sv&quot;, 261, &quot;&quot;, 1); 
<span style="margin-left:8px;"></span>261.7                      end</span>                   <font color = "red">==>  MISSING_ELSE</font>
<span style="margin-left:8px;"></span>262                     
<span style="margin-left:8px;"></span>263        1/1          		config_ss_env_intf.wait_init();
<span style="margin-left:8px;"></span>264                     
<span style="margin-left:8px;"></span>265        1/1          		uvm_config_db#(virtual config_ss_env_if)::set(uvm_root::get(), &quot;uvm_test_top&quot;, &quot;config_ss_vif&quot;, config_ss_env_intf);
<span style="margin-left:8px;"></span>266        1/1              uvm_config_db#(virtual svt_uart_if)::set(null,&quot;*.env.uart0_env&quot;,&quot;uart_vif&quot;, uart0_if);
<span style="margin-left:8px;"></span>267        1/1              uvm_config_db#(virtual svt_uart_if)::set(null,&quot;*.env.uart1_env&quot;,&quot;uart_vif&quot;, uart1_if);
<span style="margin-left:8px;"></span>268                       `ifdef ACPU_BFM_INCLUDE
<span style="margin-left:8px;"></span>269                         // axi vif set
<span style="margin-left:8px;"></span>270        1/1              uvm_config_db#(virtual v_ip_axi_if #(.AXI_DATA_WIDTH(64)))::set(uvm_root::get(), &quot;uvm_test_top.env&quot;, &quot;axi_if&quot;, axi_if);
<span style="margin-left:8px;"></span>271                       `endif
<span style="margin-left:8px;"></span>272                       
<span style="margin-left:8px;"></span>273                       `ifdef FPGA_BFMs_INCLUDE
<span style="margin-left:8px;"></span>274                         // FPGA vifs set
<span style="margin-left:8px;"></span>275        1/1              uvm_config_db#(virtual v_ip_axi_if #(.AXI_DATA_WIDTH(64)))::set(uvm_root::get(), &quot;uvm_test_top.env&quot;, &quot;fpga_axi0_if&quot;, fpga_axi0_if);
<span style="margin-left:8px;"></span>276        1/1              uvm_config_db#(virtual v_ip_axi_if #(.AXI_DATA_WIDTH(64)))::set(uvm_root::get(), &quot;uvm_test_top.env&quot;, &quot;fpga_axi1_if&quot;, fpga_axi1_if);
<span style="margin-left:8px;"></span>277                       `endif
<span style="margin-left:8px;"></span>278                         
<span style="margin-left:8px;"></span>279                       `ifdef BCPU_BFM_INCLUDE
<span style="margin-left:8px;"></span>280        1/1          		uvm_config_db#(virtual svt_ahb_if)::set(uvm_root::get(), &quot;uvm_test_top.env.ahb_system_env&quot;, &quot;vif&quot;, svt_ahb_vif_inst);
<span style="margin-left:8px;"></span>281                       `endif
<span style="margin-left:8px;"></span>282                     		/** Set the Master Interface to factory */
<span style="margin-left:8px;"></span>283        1/1          		uvm_config_db#(virtual uvc_i2c_if)::set(uvm_root::get(), &quot;uvm_test_top.env.i2c_env&quot;, &quot;vif&quot;, i2c_if);
<span style="margin-left:8px;"></span>284                     
<span style="margin-left:8px;"></span>285        1/1          		uvm_config_db#(virtual svt_spi_if)::set(uvm_root::get(), &quot;uvm_test_top.env.spi_agnt&quot;, &quot;vif&quot;, svt_spi_vif_inst);
<span style="margin-left:8px;"></span>286                     		/** Set the reset interface on the virtual sequencer */
<span style="margin-left:8px;"></span>287        1/1          		uvm_config_db#(virtual spi_reset_if.spi_reset_modport)::set(uvm_root::get(), &quot;uvm_test_top.env.spi_virt_sqncr&quot;,
<span style="margin-left:8px;"></span>288                     			&quot;reset_mp&quot;, spi_reset_if.spi_reset_modport);
<span style="margin-left:8px;"></span>289                     		/** Set the object for the sub-components to set, control and fetch bus simulation cycle value  */
<span style="margin-left:8px;"></span>290                     		//uvm_config_db#(spi_bus_clock_generator)::set(uvm_root::get(),&quot;uvm_test_top&quot;,&quot;spi_bus_clk_generator_obj&quot;,spi_bus_clk_generator_obj);
<span style="margin-left:8px;"></span>291                     		//uvm_config_db#(spi_bus_clock_generator)::set(uvm_root::get(),&quot;uvm_test_top.*&quot;,&quot;spi_bus_clk_generator_obj&quot;,spi_bus_clk_generator_obj);
<span style="margin-left:8px;"></span>292                     
<span style="margin-left:8px;"></span>293        1/1          		run_test();
<span style="margin-left:8px;"></span>294                     	end
<span style="margin-left:8px;"></span>295                     
<span style="margin-left:8px;"></span>296        1/1          	initial $timeformat(-9, 1, &quot;ns&quot;, 4);
<span style="margin-left:8px;"></span>297                     
<span style="margin-left:8px;"></span>298                     `ifndef BCPU_BFM_INCLUDE  
<span style="margin-left:8px;"></span>299                       bcpu_mem_init bcpu_mem_init ();
<span style="margin-left:8px;"></span>300                       
<span style="margin-left:8px;"></span>301                       defparam ahb_monitor_dmi.ADDR_WIDTH = 32;
<span style="margin-left:8px;"></span>302                       defparam ahb_monitor_dmi.ID = 3;
<span style="margin-left:8px;"></span>303                       defparam ahb_monitor_dmi.AHB_LITE = 1;
<span style="margin-left:8px;"></span>304                       defparam ahb_monitor_dmi.FORBID_UNKNOWN_READ_DATA = 1;
<span style="margin-left:8px;"></span>305                     
<span style="margin-left:8px;"></span>306                       ahb_monitor ahb_monitor_dmi (
<span style="margin-left:8px;"></span>307                         .hclk       (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.core_clk          ), 
<span style="margin-left:8px;"></span>308                         .hresetn    (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.core_reset_n      ), 
<span style="margin-left:8px;"></span>309                         .hmaster    (4'd0                                                           ),
<span style="margin-left:8px;"></span>310                         .hmastlock  (1'b0                                                           ),
<span style="margin-left:8px;"></span>311                         .hselx      (32'h1                                                          ),
<span style="margin-left:8px;"></span>312                         .haddr      (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.haddr             ),
<span style="margin-left:8px;"></span>313                         .htrans     (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.htrans            ),
<span style="margin-left:8px;"></span>314                         .hwrite     (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.hwrite            ),
<span style="margin-left:8px;"></span>315                         .hsize      (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.hsize             ),
<span style="margin-left:8px;"></span>316                         .hburst     (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.hburst            ),
<span style="margin-left:8px;"></span>317                         .hprot      (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.hprot             ),
<span style="margin-left:8px;"></span>318                         .hwdata     (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.hwdata            ), 
<span style="margin-left:8px;"></span>319                         .hrdata     (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.hrdata            ),
<span style="margin-left:8px;"></span>320                         .hready     (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.hready            ),
<span style="margin-left:8px;"></span>321                         .hresp      (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.hresp             ),
<span style="margin-left:8px;"></span>322                         .hllsc_req  (1'b0                                                           ),
<span style="margin-left:8px;"></span>323                         .hllsc_error(1'b0                                                           ),
<span style="margin-left:8px;"></span>324                         .hm0_hbusreq(1'b0                                                           ),
<span style="margin-left:8px;"></span>325                         .hm0_hlock  (1'b0                                                           ),
<span style="margin-left:8px;"></span>326                         .hm1_hbusreq(1'b0                                                           ),
<span style="margin-left:8px;"></span>327                         .hm1_hlock  (1'b0                                                           ),
<span style="margin-left:8px;"></span>328                         .hm2_hbusreq(1'b0                                                           ),
<span style="margin-left:8px;"></span>329                         .hm2_hlock  (1'b0                                                           ),
<span style="margin-left:8px;"></span>330                         .hm3_hbusreq(1'b0                                                           ),
<span style="margin-left:8px;"></span>331                         .hm3_hlock  (1'b0                                                           )
<span style="margin-left:8px;"></span>332                       );
<span style="margin-left:8px;"></span>333                     
<span style="margin-left:8px;"></span>334                       defparam sim_control.BASE = 32'h80000;
<span style="margin-left:8px;"></span>335                       defparam sim_control.HMASTER_START = 4'd0;
<span style="margin-left:8px;"></span>336                       ahb_sim_control sim_control (
<span style="margin-left:8px;"></span>337                         .hclk   (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.core_clk              ),
<span style="margin-left:8px;"></span>338                         .hresetn(config_ss_tb.DUT.config_ss.bcpu.n22_core_top.core_reset_n          ),
<span style="margin-left:8px;"></span>339                         .haddr  (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.haddr                 ),
<span style="margin-left:8px;"></span>340                         .htrans (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.htrans                ),
<span style="margin-left:8px;"></span>341                         .hwrite (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.hwrite                ),
<span style="margin-left:8px;"></span>342                         .hsize  (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.hsize                 ),
<span style="margin-left:8px;"></span>343                         .hburst (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.hburst                ),
<span style="margin-left:8px;"></span>344                         .hprot  (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.hprot                 ),
<span style="margin-left:8px;"></span>345                         .hwdata (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.hwdata                ),
<span style="margin-left:8px;"></span>346                         .hreadyi(config_ss_tb.DUT.config_ss.bcpu.n22_core_top.hready                ),
<span style="margin-left:8px;"></span>347                         .hsel   (1'b1                                                               ),
<span style="margin-left:8px;"></span>348                         .hmaster(4'h0                                                               ),
<span style="margin-left:8px;"></span>349                         .hrdata (                                                                   ),
<span style="margin-left:8px;"></span>350                         .hresp  (                                                                   ),
<span style="margin-left:8px;"></span>351                         .hready (                                                                   ),
<span style="margin-left:8px;"></span>352                         .hsplit (                                                                   ),
<span style="margin-left:8px;"></span>353                         .test_finished(config_ss_env_intf.test_finished                             )
<span style="margin-left:8px;"></span>354                       );
<span style="margin-left:8px;"></span>355                     
<span style="margin-left:8px;"></span>356                     `endif
<span style="margin-left:8px;"></span>357                     
<span style="margin-left:8px;"></span>358                     	`include &quot;config_ss_sys_intf_inc.sv&quot;
<span style="margin-left:8px;"></span>359                     
<span style="margin-left:8px;"></span>360                     	//`include &quot;config_ss_periph_intf_inc.sv&quot;
<span style="margin-left:8px;"></span>361                     
<span style="margin-left:8px;"></span>362                       pll pll_model (
<span style="margin-left:8px;"></span>363                         .fref       (config_ss_env_intf.rs_pll_intf.fref          ),
<span style="margin-left:8px;"></span>364                         .rst_por    (config_ss_env_intf.rs_pll_intf.rst_por       ),
<span style="margin-left:8px;"></span>365                         //input logic [5:0] refdiv ( ), // 4’b0011=divide-by-4
<span style="margin-left:8px;"></span>366                         .postdiv0   (config_ss_env_intf.rs_pll_intf.ctl_postdiv0  ), // 4’b0011=divide-by-4
<span style="margin-left:8px;"></span>367                         .postdiv1   (config_ss_env_intf.rs_pll_intf.ctl_postdiv1  ),
<span style="margin-left:8px;"></span>368                         .postdiv2   ('0 ),
<span style="margin-left:8px;"></span>369                         .postdiv3   ('0 ),
<span style="margin-left:8px;"></span>370                         .fbdiv      (config_ss_env_intf.rs_pll_intf.ctl_fbdiv     ), // 2’b11=divide-by-12 2’b10=divide-by-8 2’b01=divide-by-6 2’b00=divide-by-4
<span style="margin-left:8px;"></span>371                     
<span style="margin-left:8px;"></span>372                         .fouten     (config_ss_env_intf.rs_pll_intf.ctl_fouten    ),
<span style="margin-left:8px;"></span>373                         .fout       (config_ss_env_intf.rs_pll_intf.clk_fout      ),
<span style="margin-left:8px;"></span>374                     
<span style="margin-left:8px;"></span>375                         //.foutvco    (config_ss_env_intf.rs_pll_intf.ctl_foutvcobyp), // AI: ND: ask design team about this signal ??
<span style="margin-left:8px;"></span>376                         .foutvcoen  (config_ss_env_intf.rs_pll_intf.ctl_foutvcoen ),
<span style="margin-left:8px;"></span>377                         .lock       (config_ss_env_intf.rs_pll_intf.status_lock   ),
<span style="margin-left:8px;"></span>378                         .pllen      (config_ss_env_intf.rs_pll_intf.ctl_pllen     ) // 0 - FREF bypassed to all Outputs                                         ( except FOUTVCO) ( ) 1 -&gt;Entire PLL is enabled
<span style="margin-left:8px;"></span>379                       );
<span style="margin-left:8px;"></span>380                     
<span style="margin-left:8px;"></span>381                     
<span style="margin-left:8px;"></span>382                     initial begin
<span style="margin-left:8px;"></span>383                     
<span style="margin-left:8px;"></span>384                     `ifdef UART0_UART1
<span style="margin-left:8px;"></span>385                           force lb0_sout = DUT.config_ss.uart0.uart_sout; 
<span style="margin-left:8px;"></span>386                           force DUT.config_ss.uart0.uart_sin = lb1_sout;
<span style="margin-left:8px;"></span>387                           force DUT.config_ss.uart0.uart_ctsn= lb1_rts ;
<span style="margin-left:8px;"></span>388                           force lb0_rts = DUT.config_ss.uart0.uart_rtsn;
<span style="margin-left:8px;"></span>389                     `else
<span style="margin-left:8px;"></span>390                           
<span style="margin-left:8px;"></span>391        1/1                force DUT.config_ss.uart0.uart_sin  = uart0_if.sin;
<span style="margin-left:8px;"></span>392        1/1                force uart0_if.sout  = DUT.config_ss.uart0.uart_sout; 
<span style="margin-left:8px;"></span>393        1/1                force DUT.config_ss.uart0.uart_ctsn = uart0_if.rts;
<span style="margin-left:8px;"></span>394        1/1                force uart0_if.cts = ~DUT.config_ss.uart0.uart_rtsn;
<span style="margin-left:8px;"></span>395                           
<span style="margin-left:8px;"></span>396                     `endif                 
<span style="margin-left:8px;"></span>397                     
<span style="margin-left:8px;"></span>398                     //     UART1 interface signals
<span style="margin-left:8px;"></span>399                     `ifdef UART0_UART1
<span style="margin-left:8px;"></span>400                           force lb1_sout = DUT.config_ss.uart1.uart_sout;
<span style="margin-left:8px;"></span>401                           force DUT.config_ss.uart1.uart_sin  = lb0_sout;
<span style="margin-left:8px;"></span>402                           force DUT.config_ss.uart1.uart_ctsn = lb0_rts;
<span style="margin-left:8px;"></span>403                           force lb1_rts = DUT.config_ss.uart1.uart_rtsn;
<span style="margin-left:8px;"></span>404                     `else      
<span style="margin-left:8px;"></span>405                           
<span style="margin-left:8px;"></span>406        1/1                force DUT.config_ss.uart1.uart_sin  = uart1_if.sin;
<span style="margin-left:8px;"></span>407        1/1                force uart1_if.sout = DUT.config_ss.uart1.uart_sout;
<span style="margin-left:8px;"></span>408        1/1                force DUT.config_ss.uart1.uart_ctsn = uart1_if.rts;
<span style="margin-left:8px;"></span>409        1/1                force uart1_if.cts = ~DUT.config_ss.uart1.uart_rtsn;
<span style="margin-left:8px;"></span>410                           
<span style="margin-left:8px;"></span>411                     `endif 
<span style="margin-left:8px;"></span>412                     
<span style="margin-left:8px;"></span>413                     end
<span style="margin-left:8px;"></span>414                     
<span style="margin-left:8px;"></span>415                     `ifdef DDR_PHY_CLK
<span style="margin-left:8px;"></span>416                     always@(config_ss_env_intf.rs_pll_intf.rst_por)
<span style="margin-left:8px;"></span>417                     begin
<span style="margin-left:8px;"></span>418        1/1            if(config_ss_env_intf.rs_pll_intf.rst_por)
<span style="margin-left:8px;"></span>419        1/1           	 $assertkill;
                        MISSING_ELSE
<span style="margin-left:8px;"></span>420                     end
<span style="margin-left:8px;"></span>421                       `endif
<span style="margin-left:8px;"></span>422                       soc_ss DUT (
<span style="margin-left:8px;"></span>423                         .clk_sel0                   (bit'(config_ss_env_intf.clk_sel[0])),
<span style="margin-left:8px;"></span>424                         .clk_sel1                   (bit'(config_ss_env_intf.clk_sel[1])),
<span style="margin-left:8px;"></span>425                         .clk_osc                    (config_ss_env_intf.clk_osc_intf.clock),
<span style="margin-left:8px;"></span>426                         .clk_xtal_ref               (config_ss_env_intf.rs_pll_intf.fref),
<span style="margin-left:8px;"></span>427                         .rst_n_poweron              (config_ss_env_intf.rs_pll_intf.rst_por),
<span style="margin-left:8px;"></span>428                       `ifdef BYPASS_PLL
<span style="margin-left:8px;"></span>429                           .clk_soc_pll0           (clk_0), //(config_ss_env_intf.rs_pll_intf.clk_fout[3]),
<span style="margin-left:8px;"></span>430                           .clk_soc_pll1           (clk_1), //(config_ss_env_intf.rs_pll_intf.clk_fout[1]),
<span style="margin-left:8px;"></span>431                       `else
<span style="margin-left:8px;"></span>432                           .clk_soc_pll0           (config_ss_env_intf.rs_pll_intf.clk_fout[0]),
<span style="margin-left:8px;"></span>433                     `ifdef DDR_PHY_CLK
<span style="margin-left:8px;"></span>434                           .clk_soc_pll1           (clk_1066),//config_ss_env_intf.rs_pll_intf.clk_fout[1]),
<span style="margin-left:8px;"></span>435                     `else
<span style="margin-left:8px;"></span>436                           .clk_soc_pll1           (config_ss_env_intf.rs_pll_intf.clk_fout[1]),
<span style="margin-left:8px;"></span>437                     `endif
<span style="margin-left:8px;"></span>438                       `endif
<span style="margin-left:8px;"></span>439                     `ifdef FPGA_BFMs_INCLUDE      
<span style="margin-left:8px;"></span>440                           // input FPGA clocks
<span style="margin-left:8px;"></span>441                           .clk_fpga0              (fpga_clk0),
<span style="margin-left:8px;"></span>442                           .clk_fpga1              (fpga_clk1),
<span style="margin-left:8px;"></span>443                     `else     
<span style="margin-left:8px;"></span>444                           // input FPGA clocks
<span style="margin-left:8px;"></span>445                           .clk_fpga0              (config_ss_env_intf.clk_fpga0_intf.clock),
<span style="margin-left:8px;"></span>446                           .clk_fpga1              (config_ss_env_intf.clk_fpga1_intf.clock),
<span style="margin-left:8px;"></span>447                     `endif       
<span style="margin-left:8px;"></span>448                           .clk_fpga_s             (config_ss_env_intf.clk_fpga_s_intf.clock),
<span style="margin-left:8px;"></span>449                           //
<span style="margin-left:8px;"></span>450                           .test_mode              (config_ss_env_intf.test_mode),
<span style="margin-left:8px;"></span>451                           // pll control signals
<span style="margin-left:8px;"></span>452                           .soc_pll_ctl_dacen         (config_ss_env_intf.rs_pll_intf.ctl_dacen),
<span style="margin-left:8px;"></span>453                           .soc_pll_ctl_dskewcalbyp   (config_ss_env_intf.rs_pll_intf.ctl_dskewcalbyp ),
<span style="margin-left:8px;"></span>454                           .soc_pll_ctl_dskewcalcnt   (config_ss_env_intf.rs_pll_intf.ctl_dskewcalcnt ),
<span style="margin-left:8px;"></span>455                           .soc_pll_ctl_dskewcalen    (config_ss_env_intf.rs_pll_intf.ctl_dskewcalen  ),
<span style="margin-left:8px;"></span>456                           .soc_pll_ctl_dskewcalin    (config_ss_env_intf.rs_pll_intf.ctl_dskewcalin  ),
<span style="margin-left:8px;"></span>457                           .soc_pll_ctl_dskewfastcal  (config_ss_env_intf.rs_pll_intf.ctl_dskewfastcal),
<span style="margin-left:8px;"></span>458                           .soc_pll_ctl_dsmen         (config_ss_env_intf.rs_pll_intf.ctl_dsmen       ),
<span style="margin-left:8px;"></span>459                           .soc_pll_ctl_pllen         (config_ss_env_intf.rs_pll_intf.ctl_pllen       ),
<span style="margin-left:8px;"></span>460                           .soc_pll_ctl_fouten        (config_ss_env_intf.rs_pll_intf.ctl_fouten      ),
<span style="margin-left:8px;"></span>461                           .soc_pll_ctl_foutvcobyp    (config_ss_env_intf.rs_pll_intf.ctl_foutvcobyp  ),
<span style="margin-left:8px;"></span>462                           .soc_pll_ctl_foutvcoen     (config_ss_env_intf.rs_pll_intf.ctl_foutvcoen   ),
<span style="margin-left:8px;"></span>463                           .soc_pll_ctl_refdiv        (config_ss_env_intf.rs_pll_intf.ctl_refdiv      ),
<span style="margin-left:8px;"></span>464                           .soc_pll_ctl_frac          (config_ss_env_intf.rs_pll_intf.ctl_frac        ),
<span style="margin-left:8px;"></span>465                           .soc_pll_ctl_postdiv0      (config_ss_env_intf.rs_pll_intf.ctl_postdiv0    ),
<span style="margin-left:8px;"></span>466                           .soc_pll_ctl_postdiv1      (config_ss_env_intf.rs_pll_intf.ctl_postdiv1    ),
<span style="margin-left:8px;"></span>467                           .soc_pll_ctl_fbdiv         (config_ss_env_intf.rs_pll_intf.ctl_fbdiv       ),
<span style="margin-left:8px;"></span>468                           // pll status signals
<span style="margin-left:8px;"></span>469                           .soc_pll_status_dskewcalout (config_ss_env_intf.rs_pll_intf.status_dskewcalout ),
<span style="margin-left:8px;"></span>470                           .soc_pll_status_dskewcallock(config_ss_env_intf.rs_pll_intf.status_dskewcallock),
<span style="margin-left:8px;"></span>471                     `ifdef BYPASS_PLL
<span style="margin-left:8px;"></span>472                           .soc_pll_status_lock        (aresetn),
<span style="margin-left:8px;"></span>473                     `else
<span style="margin-left:8px;"></span>474                           .soc_pll_status_lock        (config_ss_env_intf.rs_pll_intf.status_lock        ),
<span style="margin-left:8px;"></span>475                     `endif
<span style="margin-left:8px;"></span>476                     
<span style="margin-left:8px;"></span>477                           // I2C interface signals
<span style="margin-left:8px;"></span>478                           .scl_o                      (scl_o),
<span style="margin-left:8px;"></span>479                           .scl_i                      (scl_i),
<span style="margin-left:8px;"></span>480                           // QSPI interface signals
<span style="margin-left:8px;"></span>481                           .spi_clk_in                 ( '0 ),
<span style="margin-left:8px;"></span>482                           .spi_clk_oe                 ( ),
<span style="margin-left:8px;"></span>483                           .spi_clk_out                (svt_spi_vif_inst.sclk),//spi_clk_out_soc_ss),
<span style="margin-left:8px;"></span>484                           //.spi_cs_n_out               (svt_spi_vif_inst.ss_n[0]),
<span style="margin-left:8px;"></span>485                           //.spi_mosi_out               (svt_spi_vif_inst.mosi[0]),
<span style="margin-left:8px;"></span>486                           // GPIO interface signals
<span style="margin-left:8px;"></span>487                           .gpio_pulldown              ( ),
<span style="margin-left:8px;"></span>488                           .gpio_pullup                ( ),
<span style="margin-left:8px;"></span>489                           .pit_pause                  ( '0 ),
<span style="margin-left:8px;"></span>490                           // GbE interface signals
<span style="margin-left:8px;"></span>491                           .rgmii_txd                  ( ),
<span style="margin-left:8px;"></span>492                           .rgmii_tx_ctl               ( ),
<span style="margin-left:8px;"></span>493                           .rgmii_rxd                  ( '0 ),
<span style="margin-left:8px;"></span>494                           .rgmii_rx_ctl               ( '0 ),
<span style="margin-left:8px;"></span>495                           .rgmii_rxc                  ( '0 ),
<span style="margin-left:8px;"></span>496                           .mdio_mdc                   ( ),
<span style="margin-left:8px;"></span>497                           .mdio_in                    (),
<span style="margin-left:8px;"></span>498                           .mdio_out                   (),            
<span style="margin-left:8px;"></span>499                           .mdio_en                    (),
<span style="margin-left:8px;"></span>500                           // USB interface signals
<span style="margin-left:8px;"></span>501                           .usb_dp                     (),
<span style="margin-left:8px;"></span>502                           .usb_dn                     (),
<span style="margin-left:8px;"></span>503                           .usb_xtal_in                ( '0 ),
<span style="margin-left:8px;"></span>504                           .usb_xtal_out               ( ),
<span style="margin-left:8px;"></span>505                           // FCB interface signals
<span style="margin-left:8px;"></span>506                           .pl_data_o                  ( ),
<span style="margin-left:8px;"></span>507                           .pl_addr_o                  ( ),
<span style="margin-left:8px;"></span>508                           .pl_ena_o                   ( ),
<span style="margin-left:8px;"></span>509                           .pl_clk_o                   ( ),
<span style="margin-left:8px;"></span>510                           .pl_ren_o                   ( ),
<span style="margin-left:8px;"></span>511                           .pl_init_o                  ( ),
<span style="margin-left:8px;"></span>512                           .pl_wen_o                   ( ),
<span style="margin-left:8px;"></span>513                           .pl_data_i                  ( ),
<span style="margin-left:8px;"></span>514                           .cfg_blsr_region_0_o        ( ),
<span style="margin-left:8px;"></span>515                           .cfg_wlsr_region_0_o        ( ),
<span style="margin-left:8px;"></span>516                           .cfg_done_o                 ( ),
<span style="margin-left:8px;"></span>517                           .cfg_rst_no                 ( ),
<span style="margin-left:8px;"></span>518                           .cfg_blsr_region_0_clk_o    ( ),
<span style="margin-left:8px;"></span>519                           .cfg_wlsr_region_0_clk_o    ( ),
<span style="margin-left:8px;"></span>520                           .cfg_blsr_region_0_wen_o    ( ),
<span style="margin-left:8px;"></span>521                           .cfg_blsr_region_0_ren_o    ( ),
<span style="margin-left:8px;"></span>522                           .cfg_wlsr_region_0_wen_o    ( ),
<span style="margin-left:8px;"></span>523                           .cfg_wlsr_region_0_ren_o    ( ),
<span style="margin-left:8px;"></span>524                           .cfg_blsr_region_0_i        ( ),
<span style="margin-left:8px;"></span>525                           .cfg_wlsr_region_0_i        ( ),   
<span style="margin-left:8px;"></span>526                           // JTAG intf
<span style="margin-left:8px;"></span>527                           .jtag_control (),
<span style="margin-left:8px;"></span>528                           .acpu_jtag_tck (0),
<span style="margin-left:8px;"></span>529                           .acpu_jtag_tdi (0),
<span style="margin-left:8px;"></span>530                           .acpu_jtag_tdo (),
<span style="margin-left:8px;"></span>531                           .acpu_jtag_tms (),
<span style="margin-left:8px;"></span>532                           .bcpu_jtag_tck (0),
<span style="margin-left:8px;"></span>533                           .bcpu_jtag_tdi (0),
<span style="margin-left:8px;"></span>534                           .bcpu_jtag_tdo (),
<span style="margin-left:8px;"></span>535                           .bcpu_jtag_tms (),
<span style="margin-left:8px;"></span>536                         // ATB interface
<span style="margin-left:8px;"></span>537                         .atclk                      ( '0 ),
<span style="margin-left:8px;"></span>538                         .atclken                    ( '0 ),
<span style="margin-left:8px;"></span>539                         .atresetn                   ( '0 ),
<span style="margin-left:8px;"></span>540                         .atbytes                    ( ),
<span style="margin-left:8px;"></span>541                         .atdata                     ( ),
<span style="margin-left:8px;"></span>542                         .atid                       ( ),
<span style="margin-left:8px;"></span>543                         .atready                    ( '0 ),
<span style="margin-left:8px;"></span>544                         .atvalid                    ( ),
<span style="margin-left:8px;"></span>545                         .afvalid                    ( '0 ),
<span style="margin-left:8px;"></span>546                         .afready                    ( ),
<span style="margin-left:8px;"></span>547                         // DDR interface
<span style="margin-left:8px;"></span>548                         .mem_a                      (ddr_model.mem_A      ),
<span style="margin-left:8px;"></span>549                         .mem_act_n                  (ddr_model.mem_ACT_N  ),
<span style="margin-left:8px;"></span>550                         .mem_ba                     (ddr_model.mem_BA     ),
<span style="margin-left:8px;"></span>551                         .mem_bg                     (ddr_model.mem_BG     ),
<span style="margin-left:8px;"></span>552                         .mem_cke                    (ddr_model.mem_CKE    ),
<span style="margin-left:8px;"></span>553                         .mem_clk                    (ddr_model.mem_CLK    ),
<span style="margin-left:8px;"></span>554                         .mem_clk_n                  (ddr_model.mem_CLK_N  ),
<span style="margin-left:8px;"></span>555                         .mem_cs                     (ddr_model.mem_CS     ),
<span style="margin-left:8px;"></span>556                         .mem_odt                    (ddr_model.mem_ODT    ),
<span style="margin-left:8px;"></span>557                         .mem_reset_n                (ddr_model.mem_RESET_N ),
<span style="margin-left:8px;"></span>558                         .dm                   (  ddr_model.mem_DM     )     ,
<span style="margin-left:8px;"></span>559                         .dq                   (  ddr_model.mem_DQ     )     ,
<span style="margin-left:8px;"></span>560                         .dqs                  (  ddr_model.mem_DQS    )     ,
<span style="margin-left:8px;"></span>561                         .dqs_n                (  ddr_model.mem_DQS_N  )     ,
<span style="margin-left:8px;"></span>562                         // FPGA signals
<span style="margin-left:8px;"></span>563                         //interrupts
<span style="margin-left:8px;"></span>564                         .fpga_irq_src               ( '0 ),
<span style="margin-left:8px;"></span>565                         .fpga_irq_set               ( ),
<span style="margin-left:8px;"></span>566                         // DMA request/acknowledge pairs for FPGA hardware handshake
<span style="margin-left:8px;"></span>567                         .dma_req_fpga               ( '0 ),
<span style="margin-left:8px;"></span>568                         .dma_ack_fpga               ( ),
<span style="margin-left:8px;"></span>569                         // FPGA AHB Slave
<span style="margin-left:8px;"></span>570                         .fpga_ahb_s0_haddr          ( ),
<span style="margin-left:8px;"></span>571                         .fpga_ahb_s0_hburst         ( ),
<span style="margin-left:8px;"></span>572                         .fpga_ahb_s0_hmastlock      ( ),
<span style="margin-left:8px;"></span>573                         .fpga_ahb_s0_hprot          ( ),
<span style="margin-left:8px;"></span>574                         .fpga_ahb_s0_hrdata         ( '0 ),
<span style="margin-left:8px;"></span>575                         .fpga_ahb_s0_hready         ( '0 ),
<span style="margin-left:8px;"></span>576                         .fpga_ahb_s0_hresp          ( '0 ),
<span style="margin-left:8px;"></span>577                         .fpga_ahb_s0_hsel           ( ),
<span style="margin-left:8px;"></span>578                         .fpga_ahb_s0_hsize          ( ),
<span style="margin-left:8px;"></span>579                         .fpga_ahb_s0_htrans         ( ),
<span style="margin-left:8px;"></span>580                         .fpga_ahb_s0_hwbe           ( ),
<span style="margin-left:8px;"></span>581                         .fpga_ahb_s0_hwdata         ( ),
<span style="margin-left:8px;"></span>582                         .fpga_ahb_s0_hwrite         ( ),
<span style="margin-left:8px;"></span>583                     `ifdef FPGA_BFMs_INCLUDE
<span style="margin-left:8px;"></span>584                         // FPGA AXI Master 0
<span style="margin-left:8px;"></span>585                         .fpga_axi_m0_ar_addr        ( fpga_axi0_if.araddr ),
<span style="margin-left:8px;"></span>586                         .fpga_axi_m0_ar_burst       ( fpga_axi0_if.arburst ),
<span style="margin-left:8px;"></span>587                         .fpga_axi_m0_ar_cache       ( fpga_axi0_if.arcache ),
<span style="margin-left:8px;"></span>588                         .fpga_axi_m0_ar_id          ( fpga_axi0_if.arid   ),
<span style="margin-left:8px;"></span>589                         .fpga_axi_m0_ar_len         ( fpga_axi0_if.arlen  ),
<span style="margin-left:8px;"></span>590                         .fpga_axi_m0_ar_lock        ( fpga_axi0_if.arlock ),
<span style="margin-left:8px;"></span>591                         .fpga_axi_m0_ar_prot        ( fpga_axi0_if.arprot ),
<span style="margin-left:8px;"></span>592                         .fpga_axi_m0_ar_ready       (fpga_axi0_if.arready ),
<span style="margin-left:8px;"></span>593                         .fpga_axi_m0_ar_size        ( fpga_axi0_if.arsize ),
<span style="margin-left:8px;"></span>594                         .fpga_axi_m0_ar_valid       ( fpga_axi0_if.arvalid ),
<span style="margin-left:8px;"></span>595                         .fpga_axi_m0_aw_addr        ( fpga_axi0_if.awaddr  ),
<span style="margin-left:8px;"></span>596                         .fpga_axi_m0_aw_burst       ( fpga_axi0_if.awburst ),
<span style="margin-left:8px;"></span>597                         .fpga_axi_m0_aw_cache       ( fpga_axi0_if.awcache ),
<span style="margin-left:8px;"></span>598                         .fpga_axi_m0_aw_id          ( fpga_axi0_if.awid    ),
<span style="margin-left:8px;"></span>599                         .fpga_axi_m0_aw_len         ( fpga_axi0_if.awlen   ),
<span style="margin-left:8px;"></span>600                         .fpga_axi_m0_aw_lock        ( fpga_axi0_if.awlock  ),
<span style="margin-left:8px;"></span>601                         .fpga_axi_m0_aw_prot        ( fpga_axi0_if.awprot  ),
<span style="margin-left:8px;"></span>602                         .fpga_axi_m0_aw_ready       ( fpga_axi0_if.awready ),
<span style="margin-left:8px;"></span>603                         .fpga_axi_m0_aw_size        ( fpga_axi0_if.awsize  ),
<span style="margin-left:8px;"></span>604                         .fpga_axi_m0_aw_valid       ( fpga_axi0_if.awvalid ),
<span style="margin-left:8px;"></span>605                         .fpga_axi_m0_b_id           ( fpga_axi0_if.bid     ),
<span style="margin-left:8px;"></span>606                         .fpga_axi_m0_b_ready        ( fpga_axi0_if.bready  ),
<span style="margin-left:8px;"></span>607                         .fpga_axi_m0_b_resp         ( fpga_axi0_if.bresp   ),
<span style="margin-left:8px;"></span>608                         .fpga_axi_m0_b_valid        ( fpga_axi0_if.bvalid  ),
<span style="margin-left:8px;"></span>609                         .fpga_axi_m0_r_data         ( fpga_axi0_if.rdata   ),
<span style="margin-left:8px;"></span>610                         .fpga_axi_m0_r_id           ( fpga_axi0_if.rid     ),
<span style="margin-left:8px;"></span>611                         .fpga_axi_m0_r_last         ( fpga_axi0_if.rlast   ),
<span style="margin-left:8px;"></span>612                         .fpga_axi_m0_r_ready        ( fpga_axi0_if.rready  ),
<span style="margin-left:8px;"></span>613                         .fpga_axi_m0_r_resp         ( fpga_axi0_if.rresp   ),
<span style="margin-left:8px;"></span>614                         .fpga_axi_m0_r_valid        ( fpga_axi0_if.rvalid  ),
<span style="margin-left:8px;"></span>615                         .fpga_axi_m0_w_data         ( fpga_axi0_if.wdata   ),
<span style="margin-left:8px;"></span>616                         .fpga_axi_m0_w_last         ( fpga_axi0_if.wlast   ),
<span style="margin-left:8px;"></span>617                         .fpga_axi_m0_w_ready        ( fpga_axi0_if.wready  ),
<span style="margin-left:8px;"></span>618                         .fpga_axi_m0_w_strb         ( fpga_axi0_if.wstrb   ),
<span style="margin-left:8px;"></span>619                         .fpga_axi_m0_w_valid        ( fpga_axi0_if.wvalid  ),
<span style="margin-left:8px;"></span>620                         // FPGA AXI Master 0
<span style="margin-left:8px;"></span>621                         .fpga_axi_m1_ar_addr        (  fpga_axi1_if.araddr  ),
<span style="margin-left:8px;"></span>622                         .fpga_axi_m1_ar_burst       (  fpga_axi1_if.arburst ),
<span style="margin-left:8px;"></span>623                         .fpga_axi_m1_ar_cache       (  fpga_axi1_if.arcache ),
<span style="margin-left:8px;"></span>624                         .fpga_axi_m1_ar_id          (  fpga_axi1_if.arid    ),
<span style="margin-left:8px;"></span>625                         .fpga_axi_m1_ar_len         (  fpga_axi1_if.arlen   ),
<span style="margin-left:8px;"></span>626                         .fpga_axi_m1_ar_lock        (  fpga_axi1_if.arlock  ),
<span style="margin-left:8px;"></span>627                         .fpga_axi_m1_ar_prot        (  fpga_axi1_if.arprot  ),
<span style="margin-left:8px;"></span>628                         .fpga_axi_m1_ar_ready       (  fpga_axi1_if.arready  ),
<span style="margin-left:8px;"></span>629                         .fpga_axi_m1_ar_size        (  fpga_axi1_if.arsize  ),
<span style="margin-left:8px;"></span>630                         .fpga_axi_m1_ar_valid       (  fpga_axi1_if.arvalid ),
<span style="margin-left:8px;"></span>631                         .fpga_axi_m1_aw_addr        (  fpga_axi1_if.awaddr  ),
<span style="margin-left:8px;"></span>632                         .fpga_axi_m1_aw_burst       (  fpga_axi1_if.awburst ),
<span style="margin-left:8px;"></span>633                         .fpga_axi_m1_aw_cache       (  fpga_axi1_if.awcache ),
<span style="margin-left:8px;"></span>634                         .fpga_axi_m1_aw_id          (  fpga_axi1_if.awid    ),
<span style="margin-left:8px;"></span>635                         .fpga_axi_m1_aw_len         (  fpga_axi1_if.awlen   ),
<span style="margin-left:8px;"></span>636                         .fpga_axi_m1_aw_lock        (  fpga_axi1_if.awlock  ),
<span style="margin-left:8px;"></span>637                         .fpga_axi_m1_aw_prot        (  fpga_axi1_if.awprot  ),
<span style="margin-left:8px;"></span>638                         .fpga_axi_m1_aw_ready       (  fpga_axi1_if.awready ),
<span style="margin-left:8px;"></span>639                         .fpga_axi_m1_aw_size        (  fpga_axi1_if.awsize  ),
<span style="margin-left:8px;"></span>640                         .fpga_axi_m1_aw_valid       (  fpga_axi1_if.awvalid ),
<span style="margin-left:8px;"></span>641                         .fpga_axi_m1_b_id           (  fpga_axi1_if.bid     ),
<span style="margin-left:8px;"></span>642                         .fpga_axi_m1_b_ready        (  fpga_axi1_if.bready  ),
<span style="margin-left:8px;"></span>643                         .fpga_axi_m1_b_resp         (  fpga_axi1_if.bresp   ),
<span style="margin-left:8px;"></span>644                         .fpga_axi_m1_b_valid        (  fpga_axi1_if.bvalid  ),
<span style="margin-left:8px;"></span>645                         .fpga_axi_m1_r_data         (  fpga_axi1_if.rdata   ),
<span style="margin-left:8px;"></span>646                         .fpga_axi_m1_r_id           (  fpga_axi1_if.rid     ),
<span style="margin-left:8px;"></span>647                         .fpga_axi_m1_r_last         (  fpga_axi1_if.rlast   ),
<span style="margin-left:8px;"></span>648                         .fpga_axi_m1_r_ready        (  fpga_axi1_if.rready  ),
<span style="margin-left:8px;"></span>649                         .fpga_axi_m1_r_resp         (  fpga_axi1_if.rresp   ),
<span style="margin-left:8px;"></span>650                         .fpga_axi_m1_r_valid        (  fpga_axi1_if.rvalid  ),
<span style="margin-left:8px;"></span>651                         .fpga_axi_m1_w_data         (  fpga_axi1_if.wdata   ),
<span style="margin-left:8px;"></span>652                         .fpga_axi_m1_w_last         (  fpga_axi1_if.wlast   ),
<span style="margin-left:8px;"></span>653                         .fpga_axi_m1_w_ready        (  fpga_axi1_if.wready  ),
<span style="margin-left:8px;"></span>654                         .fpga_axi_m1_w_strb         (  fpga_axi1_if.wstrb   ),
<span style="margin-left:8px;"></span>655                         .fpga_axi_m1_w_valid        (  fpga_axi1_if.wvalid  ),
<span style="margin-left:8px;"></span>656                     `else        
<span style="margin-left:8px;"></span>657                         // FPGA AXI Master 0
<span style="margin-left:8px;"></span>658                         .fpga_axi_m0_ar_addr        ( '0 ),
<span style="margin-left:8px;"></span>659                         .fpga_axi_m0_ar_burst       ( '0 ),
<span style="margin-left:8px;"></span>660                         .fpga_axi_m0_ar_cache       ( '0 ),
<span style="margin-left:8px;"></span>661                         .fpga_axi_m0_ar_id          ( '0 ),
<span style="margin-left:8px;"></span>662                         .fpga_axi_m0_ar_len         ( '0 ),
<span style="margin-left:8px;"></span>663                         .fpga_axi_m0_ar_lock        ( '0 ),
<span style="margin-left:8px;"></span>664                         .fpga_axi_m0_ar_prot        ( '0 ),
<span style="margin-left:8px;"></span>665                         .fpga_axi_m0_ar_ready       ( ),
<span style="margin-left:8px;"></span>666                         .fpga_axi_m0_ar_size        ( '0 ),
<span style="margin-left:8px;"></span>667                         .fpga_axi_m0_ar_valid       ( '0 ),
<span style="margin-left:8px;"></span>668                         .fpga_axi_m0_aw_addr        ( '0 ),
<span style="margin-left:8px;"></span>669                         .fpga_axi_m0_aw_burst       ( '0 ),
<span style="margin-left:8px;"></span>670                         .fpga_axi_m0_aw_cache       ( '0 ),
<span style="margin-left:8px;"></span>671                         .fpga_axi_m0_aw_id          ( '0 ),
<span style="margin-left:8px;"></span>672                         .fpga_axi_m0_aw_len         ( '0 ),
<span style="margin-left:8px;"></span>673                         .fpga_axi_m0_aw_lock        ( '0 ),
<span style="margin-left:8px;"></span>674                         .fpga_axi_m0_aw_prot        ( '0 ),
<span style="margin-left:8px;"></span>675                         .fpga_axi_m0_aw_ready       ( ),
<span style="margin-left:8px;"></span>676                         .fpga_axi_m0_aw_size        ( '0 ),
<span style="margin-left:8px;"></span>677                         .fpga_axi_m0_aw_valid       ( '0 ),
<span style="margin-left:8px;"></span>678                         .fpga_axi_m0_b_id           ( ),
<span style="margin-left:8px;"></span>679                         .fpga_axi_m0_b_ready        ( '0 ),
<span style="margin-left:8px;"></span>680                         .fpga_axi_m0_b_resp         ( ),
<span style="margin-left:8px;"></span>681                         .fpga_axi_m0_b_valid        ( ),
<span style="margin-left:8px;"></span>682                         .fpga_axi_m0_r_data         ( ),
<span style="margin-left:8px;"></span>683                         .fpga_axi_m0_r_id           ( ),
<span style="margin-left:8px;"></span>684                         .fpga_axi_m0_r_last         ( ),
<span style="margin-left:8px;"></span>685                         .fpga_axi_m0_r_ready        ( '0 ),
<span style="margin-left:8px;"></span>686                         .fpga_axi_m0_r_resp         ( ),
<span style="margin-left:8px;"></span>687                         .fpga_axi_m0_r_valid        ( ),
<span style="margin-left:8px;"></span>688                         .fpga_axi_m0_w_data         ( '0 ),
<span style="margin-left:8px;"></span>689                         .fpga_axi_m0_w_last         ( '0 ),
<span style="margin-left:8px;"></span>690                         .fpga_axi_m0_w_ready        ( ),
<span style="margin-left:8px;"></span>691                         .fpga_axi_m0_w_strb         ( '0 ),
<span style="margin-left:8px;"></span>692                         .fpga_axi_m0_w_valid        ( '0 ),
<span style="margin-left:8px;"></span>693                         // FPGA AXI Master 0
<span style="margin-left:8px;"></span>694                         .fpga_axi_m1_ar_addr        ( '0 ),
<span style="margin-left:8px;"></span>695                         .fpga_axi_m1_ar_burst       ( '0 ),
<span style="margin-left:8px;"></span>696                         .fpga_axi_m1_ar_cache       ( '0 ),
<span style="margin-left:8px;"></span>697                         .fpga_axi_m1_ar_id          ( '0 ),
<span style="margin-left:8px;"></span>698                         .fpga_axi_m1_ar_len         ( '0 ),
<span style="margin-left:8px;"></span>699                         .fpga_axi_m1_ar_lock        ( '0 ),
<span style="margin-left:8px;"></span>700                         .fpga_axi_m1_ar_prot        ( '0 ),
<span style="margin-left:8px;"></span>701                         .fpga_axi_m1_ar_ready       ( ),
<span style="margin-left:8px;"></span>702                         .fpga_axi_m1_ar_size        ( '0 ),
<span style="margin-left:8px;"></span>703                         .fpga_axi_m1_ar_valid       ( '0 ),
<span style="margin-left:8px;"></span>704                         .fpga_axi_m1_aw_addr        ( '0 ),
<span style="margin-left:8px;"></span>705                         .fpga_axi_m1_aw_burst       ( '0 ),
<span style="margin-left:8px;"></span>706                         .fpga_axi_m1_aw_cache       ( '0 ),
<span style="margin-left:8px;"></span>707                         .fpga_axi_m1_aw_id          ( '0 ),
<span style="margin-left:8px;"></span>708                         .fpga_axi_m1_aw_len         ( '0 ),
<span style="margin-left:8px;"></span>709                         .fpga_axi_m1_aw_lock        ( '0 ),
<span style="margin-left:8px;"></span>710                         .fpga_axi_m1_aw_prot        ( '0 ),
<span style="margin-left:8px;"></span>711                         .fpga_axi_m1_aw_ready       ( ),
<span style="margin-left:8px;"></span>712                         .fpga_axi_m1_aw_size        ( '0 ),
<span style="margin-left:8px;"></span>713                         .fpga_axi_m1_aw_valid       ( '0 ),
<span style="margin-left:8px;"></span>714                         .fpga_axi_m1_b_id           ( ),
<span style="margin-left:8px;"></span>715                         .fpga_axi_m1_b_ready        ( '0 ),
<span style="margin-left:8px;"></span>716                         .fpga_axi_m1_b_resp         ( ),
<span style="margin-left:8px;"></span>717                         .fpga_axi_m1_b_valid        ( ),
<span style="margin-left:8px;"></span>718                         .fpga_axi_m1_r_data         ( ),
<span style="margin-left:8px;"></span>719                         .fpga_axi_m1_r_id           ( ),
<span style="margin-left:8px;"></span>720                         .fpga_axi_m1_r_last         ( ),
<span style="margin-left:8px;"></span>721                         .fpga_axi_m1_r_ready        ( '0 ),
<span style="margin-left:8px;"></span>722                         .fpga_axi_m1_r_resp         ( ),
<span style="margin-left:8px;"></span>723                         .fpga_axi_m1_r_valid        ( ),
<span style="margin-left:8px;"></span>724                         .fpga_axi_m1_w_data         ( '0 ),
<span style="margin-left:8px;"></span>725                         .fpga_axi_m1_w_last         ( '0 ),
<span style="margin-left:8px;"></span>726                         .fpga_axi_m1_w_ready        ( ),
<span style="margin-left:8px;"></span>727                         .fpga_axi_m1_w_strb         ( '0 ),
<span style="margin-left:8px;"></span>728                         .fpga_axi_m1_w_valid        ( '0 ),
<span style="margin-left:8px;"></span>729                     `endif    
<span style="margin-left:8px;"></span>730                         .pad_c                      ( '0 ),
<span style="margin-left:8px;"></span>731                         .pad_pu                     (    ),
<span style="margin-left:8px;"></span>732                         .pad_pd                     (    ),
<span style="margin-left:8px;"></span>733                         .pad_i                      (    ),
<span style="margin-left:8px;"></span>734                         .pad_oen                    (    ),
<span style="margin-left:8px;"></span>735                         .pad_ds0                    (    ),
<span style="margin-left:8px;"></span>736                         .pad_ds1                    (    ),
<span style="margin-left:8px;"></span>737                         //FPGA configuration interface
<span style="margin-left:8px;"></span>738                         .clb_sel                    ( ),
<span style="margin-left:8px;"></span>739                         .pwdata                     ( ),
<span style="margin-left:8px;"></span>740                         .pready ( 0 )
<span style="margin-left:8px;"></span>741                       );
<span style="margin-left:8px;"></span>742                     
<span style="margin-left:8px;"></span>743                     /*
<span style="margin-left:8px;"></span>744                     initial
<span style="margin-left:8px;"></span>745                     begin
<span style="margin-left:8px;"></span>746                     $dumpfile(&quot;gemini.vcd&quot;);
<span style="margin-left:8px;"></span>747                     $dumpvars();
<span style="margin-left:8px;"></span>748                     end
<span style="margin-left:8px;"></span>749                      
<span style="margin-left:8px;"></span>750                     
<span style="margin-left:8px;"></span>751                     initial begin
<span style="margin-left:8px;"></span>752                       $fsdbDumpfile(&quot;waves.fsdb&quot;);
<span style="margin-left:8px;"></span>753                       $fsdbDumpvars(0,&quot;+struct&quot;,&quot;+mda&quot;,&quot;+all&quot;);
<span style="margin-left:8px;"></span>754                     end
<span style="margin-left:8px;"></span>755                     */
<span style="margin-left:8px;"></span>756                     
<span style="margin-left:8px;"></span>757                     integer i;
<span style="margin-left:8px;"></span>758                     initial begin
<span style="margin-left:8px;"></span>759                       //force config_ss_tb.DUT.memory_ss.sramb0_awlen[7:4] = 4'h0;
<span style="margin-left:8px;"></span>760        1/1            for (i = 0; i &lt; 128 ; i++)
<span style="margin-left:8px;"></span>761        1/1              config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.w_data_fifo.mem[i] = 'b0;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod949.html" >config_ss_tb</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       232
 EXPRESSION ((scl_o == 1'b0) ? 1'b0 : 1'bz)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       234
 EXPRESSION ((sda_o == 1'b0) ? 1'b0 : 1'bz)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod949.html" >config_ss_tb</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">94</td>
<td class="rt">53</td>
<td class="rt">56.38 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">47</td>
<td class="rt">43</td>
<td class="rt">91.49 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">47</td>
<td class="rt">10</td>
<td class="rt">21.28 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Signals</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td>Signal Bits</td>
<td class="rt">94</td>
<td class="rt">53</td>
<td class="rt">56.38 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">47</td>
<td class="rt">43</td>
<td class="rt">91.49 </td>
</tr><tr class="s2">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">47</td>
<td class="rt">10</td>
<td class="rt">21.28 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>lb0_sout</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>lb0_rts</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>lb1_sout</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>lb1_rts</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>SystemClock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>reset</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>comp_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>clk_133</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>clk_1066</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>fpga_clk0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>fpga_clk1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>scl_o</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>sda_o</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>scl_i</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>sda_i</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>seed[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod949.html" >config_ss_tb</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">7</td>
<td class="rt">87.50 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">232</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">234</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">261</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">418</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
232        	assign i2c_if.scl    = (scl_o==0)? 1'b0 : 1'bz;
           	                                 <font color = "green">-1-</font>  
           	                                 <font color = "green">==></font>  
           	                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
234        	assign i2c_if.sda    = (sda_o==0)? 1'b0: 1'bz;
           	                                 <font color = "green">-1-</font>  
           	                                 <font color = "green">==></font>  
           	                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
261        		`uvm_info("DBG", $sformatf("SEED = %0d", seed), UVM_NONE)
           		<font color = "red">-1-</font>                                                         
           <font color = "green">		==></font>
           		MISSING_ELSE
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
418          if(config_ss_env_intf.rs_pll_intf.rst_por)
             <font color = "green">-1-</font>  
419         	 $assertkill;
           <font color = "green"> 	 ==></font>
            	 MISSING_ELSE
           <font color = "green"> 	 ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_254301">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_config_ss_tb">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
