
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.086693                       # Number of seconds simulated
sim_ticks                                 86692860027                       # Number of ticks simulated
final_tick                                86692860027                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 596043                       # Simulator instruction rate (inst/s)
host_op_rate                                  1239216                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1915464547                       # Simulator tick rate (ticks/s)
host_mem_usage                                2175880                       # Number of bytes of host memory used
host_seconds                                    45.26                       # Real time elapsed on the host
sim_insts                                    26976551                       # Number of instructions simulated
sim_ops                                      56086193                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           333                       # Clock period in ticks
system.mem_ctr1.pwrStateResidencyTicks::UNDEFINED  86692860027                       # Cumulative time (in ticks) in various power states
system.mem_ctr1.bytes_read::cpu.inst            49856                       # Number of bytes read from this memory
system.mem_ctr1.bytes_read::cpu.data         39876352                       # Number of bytes read from this memory
system.mem_ctr1.bytes_read::total            39926208                       # Number of bytes read from this memory
system.mem_ctr1.bytes_inst_read::cpu.inst        49856                       # Number of instructions bytes read from this memory
system.mem_ctr1.bytes_inst_read::total          49856                       # Number of instructions bytes read from this memory
system.mem_ctr1.bytes_written::writebacks     38771584                       # Number of bytes written to this memory
system.mem_ctr1.bytes_written::total         38771584                       # Number of bytes written to this memory
system.mem_ctr1.num_reads::cpu.inst               779                       # Number of read requests responded to by this memory
system.mem_ctr1.num_reads::cpu.data            623068                       # Number of read requests responded to by this memory
system.mem_ctr1.num_reads::total               623847                       # Number of read requests responded to by this memory
system.mem_ctr1.num_writes::writebacks         605806                       # Number of write requests responded to by this memory
system.mem_ctr1.num_writes::total              605806                       # Number of write requests responded to by this memory
system.mem_ctr1.bw_read::cpu.inst              575088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctr1.bw_read::cpu.data           459972736                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctr1.bw_read::total              460547824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctr1.bw_inst_read::cpu.inst         575088                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctr1.bw_inst_read::total            575088                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctr1.bw_write::writebacks        447229264                       # Write bandwidth from this memory (bytes/s)
system.mem_ctr1.bw_write::total             447229264                       # Write bandwidth from this memory (bytes/s)
system.mem_ctr1.bw_total::writebacks        447229264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctr1.bw_total::cpu.inst             575088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctr1.bw_total::cpu.data          459972736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctr1.bw_total::total             907777088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctr1.readReqs                       623847                       # Number of read requests accepted
system.mem_ctr1.writeReqs                      605806                       # Number of write requests accepted
system.mem_ctr1.readBursts                     623847                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctr1.writeBursts                    605806                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctr1.bytesReadDRAM                39919616                       # Total number of bytes read from DRAM
system.mem_ctr1.bytesReadWrQ                     6592                       # Total number of bytes read from write queue
system.mem_ctr1.bytesWritten                 38769600                       # Total number of bytes written to DRAM
system.mem_ctr1.bytesReadSys                 39926208                       # Total read bytes from the system interface side
system.mem_ctr1.bytesWrittenSys              38771584                       # Total written bytes from the system interface side
system.mem_ctr1.servicedByWrQ                     103                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctr1.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctr1.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctr1.perBankRdBursts::0              35781                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::1              38600                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::2              41447                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::3              41625                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::4              44030                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::5              40991                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::6              41050                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::7              40671                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::8              40367                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::9              39908                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::10             38945                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::11             36347                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::12             36044                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::13             36030                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::14             36068                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::15             35840                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::0              34837                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::1              37583                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::2              40340                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::3              40366                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::4              42668                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::5              39775                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::6              39842                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::7              39433                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::8              39127                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::9              38713                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::10             37817                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::11             35336                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::12             35040                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::13             34979                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::14             35036                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::15             34883                       # Per bank write bursts
system.mem_ctr1.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctr1.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctr1.totGap                    86692773447                       # Total gap between requests
system.mem_ctr1.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctr1.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctr1.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctr1.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctr1.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctr1.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctr1.readPktSize::6                 623847                       # Read request sizes (log2)
system.mem_ctr1.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctr1.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctr1.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctr1.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctr1.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctr1.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctr1.writePktSize::6                605806                       # Write request sizes (log2)
system.mem_ctr1.rdQLenPdf::0                   623744                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::15                    4536                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::16                    4734                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::17                   36639                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::18                   37263                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::19                   37278                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::20                   37290                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::21                   37285                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::22                   37294                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::23                   37310                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::24                   37306                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::25                   37368                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::26                   37336                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::27                   37429                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::28                   37397                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::29                   37432                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::30                   37347                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::31                   37275                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::32                   37272                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctr1.bytesPerActivate::samples       197391                       # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::mean     398.641235                       # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::gmean    231.820634                       # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::stdev    379.043821                       # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::0-127         57973     29.37%     29.37% # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::128-255        47272     23.95%     53.32% # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::256-383        16004      8.11%     61.43% # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::384-511        10216      5.18%     66.60% # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::512-639         9278      4.70%     71.30% # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::640-767         5963      3.02%     74.32% # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::768-895         5616      2.85%     77.17% # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::896-1023         5245      2.66%     79.82% # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::1024-1151        39824     20.18%    100.00% # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::total        197391                       # Bytes accessed per row activation
system.mem_ctr1.rdPerTurnAround::samples        37272                       # Reads before turning the bus around for writes
system.mem_ctr1.rdPerTurnAround::mean       16.504776                       # Reads before turning the bus around for writes
system.mem_ctr1.rdPerTurnAround::gmean      16.182058                       # Reads before turning the bus around for writes
system.mem_ctr1.rdPerTurnAround::stdev      32.418589                       # Reads before turning the bus around for writes
system.mem_ctr1.rdPerTurnAround::0-255          37266     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctr1.rdPerTurnAround::512-767            5      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctr1.rdPerTurnAround::5888-6143            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctr1.rdPerTurnAround::total          37272                       # Reads before turning the bus around for writes
system.mem_ctr1.wrPerTurnAround::samples        37272                       # Writes before turning the bus around for reads
system.mem_ctr1.wrPerTurnAround::mean       16.252817                       # Writes before turning the bus around for reads
system.mem_ctr1.wrPerTurnAround::gmean      16.239848                       # Writes before turning the bus around for reads
system.mem_ctr1.wrPerTurnAround::stdev       0.669514                       # Writes before turning the bus around for reads
system.mem_ctr1.wrPerTurnAround::16             32529     87.27%     87.27% # Writes before turning the bus around for reads
system.mem_ctr1.wrPerTurnAround::17               193      0.52%     87.79% # Writes before turning the bus around for reads
system.mem_ctr1.wrPerTurnAround::18              4440     11.91%     99.70% # Writes before turning the bus around for reads
system.mem_ctr1.wrPerTurnAround::19                93      0.25%     99.95% # Writes before turning the bus around for reads
system.mem_ctr1.wrPerTurnAround::20                14      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctr1.wrPerTurnAround::21                 3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctr1.wrPerTurnAround::total          37272                       # Writes before turning the bus around for reads
system.mem_ctr1.totQLat                   10555248659                       # Total ticks spent queuing
system.mem_ctr1.totMemAccLat              22250448659                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctr1.totBusLat                  3118720000                       # Total ticks spent in databus transfers
system.mem_ctr1.avgQLat                      16922.41                       # Average queueing delay per DRAM burst
system.mem_ctr1.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctr1.avgMemAccLat                 35672.41                       # Average memory access latency per DRAM burst
system.mem_ctr1.avgRdBW                        460.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctr1.avgWrBW                        447.21                       # Average achieved write bandwidth in MiByte/s
system.mem_ctr1.avgRdBWSys                     460.55                       # Average system read bandwidth in MiByte/s
system.mem_ctr1.avgWrBWSys                     447.23                       # Average system write bandwidth in MiByte/s
system.mem_ctr1.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctr1.busUtil                          7.09                       # Data bus utilization in percentage
system.mem_ctr1.busUtilRead                      3.60                       # Data bus utilization in percentage for reads
system.mem_ctr1.busUtilWrite                     3.49                       # Data bus utilization in percentage for writes
system.mem_ctr1.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctr1.avgWrQLen                       25.79                       # Average write queue length when enqueuing
system.mem_ctr1.readRowHits                    563139                       # Number of row buffer hits during reads
system.mem_ctr1.writeRowHits                   468983                       # Number of row buffer hits during writes
system.mem_ctr1.readRowHitRate                  90.28                       # Row buffer hit rate for reads
system.mem_ctr1.writeRowHitRate                 77.41                       # Row buffer hit rate for writes
system.mem_ctr1.avgGap                       70501.82                       # Average gap between requests
system.mem_ctr1.pageHitRate                     83.94                       # Row buffer hit rate, read and write combined
system.mem_ctr1_0.actEnergy                 733085220                       # Energy for activate commands per rank (pJ)
system.mem_ctr1_0.preEnergy                 389640240                       # Energy for precharge commands per rank (pJ)
system.mem_ctr1_0.readEnergy               2314752300                       # Energy for read commands per rank (pJ)
system.mem_ctr1_0.writeEnergy              1643485680                       # Energy for write commands per rank (pJ)
system.mem_ctr1_0.refreshEnergy            5672512560                       # Energy for refresh commands per rank (pJ)
system.mem_ctr1_0.actBackEnergy           11734141410                       # Energy for active background per rank (pJ)
system.mem_ctr1_0.preBackEnergy             310359360                       # Energy for precharge background per rank (pJ)
system.mem_ctr1_0.actPowerDownEnergy      14682287430                       # Energy for active power-down per rank (pJ)
system.mem_ctr1_0.prePowerDownEnergy       3215518080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctr1_0.selfRefreshEnergy        5060394660                       # Energy for self refresh per rank (pJ)
system.mem_ctr1_0.totalEnergy             45758989440                       # Total energy per rank (pJ)
system.mem_ctr1_0.averagePower             527.828813                       # Core power per rank (mW)
system.mem_ctr1_0.totalIdleTime           60144706860                       # Total Idle time Per DRAM Rank
system.mem_ctr1_0.memoryStateTime::IDLE     352651739                       # Time in different power states
system.mem_ctr1_0.memoryStateTime::REF     2404064000                       # Time in different power states
system.mem_ctr1_0.memoryStateTime::SREF   19573812489                       # Time in different power states
system.mem_ctr1_0.memoryStateTime::PRE_PDN   8373644901                       # Time in different power states
system.mem_ctr1_0.memoryStateTime::ACT    23791003304                       # Time in different power states
system.mem_ctr1_0.memoryStateTime::ACT_PDN  32197683594                       # Time in different power states
system.mem_ctr1_1.actEnergy                 676329360                       # Energy for activate commands per rank (pJ)
system.mem_ctr1_1.preEnergy                 359458605                       # Energy for precharge commands per rank (pJ)
system.mem_ctr1_1.readEnergy               2138779860                       # Energy for read commands per rank (pJ)
system.mem_ctr1_1.writeEnergy              1518659820                       # Energy for write commands per rank (pJ)
system.mem_ctr1_1.refreshEnergy            5537906400                       # Energy for refresh commands per rank (pJ)
system.mem_ctr1_1.actBackEnergy           11680759770                       # Energy for active background per rank (pJ)
system.mem_ctr1_1.preBackEnergy             303731040                       # Energy for precharge background per rank (pJ)
system.mem_ctr1_1.actPowerDownEnergy      13600046670                       # Energy for active power-down per rank (pJ)
system.mem_ctr1_1.prePowerDownEnergy       3385276320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctr1_1.selfRefreshEnergy        5583746460                       # Energy for self refresh per rank (pJ)
system.mem_ctr1_1.totalEnergy             44787406275                       # Total energy per rank (pJ)
system.mem_ctr1_1.averagePower             516.621626                       # Core power per rank (mW)
system.mem_ctr1_1.totalIdleTime           60280225084                       # Total Idle time Per DRAM Rank
system.mem_ctr1_1.memoryStateTime::IDLE     351999365                       # Time in different power states
system.mem_ctr1_1.memoryStateTime::REF     2347520000                       # Time in different power states
system.mem_ctr1_1.memoryStateTime::SREF   21639601431                       # Time in different power states
system.mem_ctr1_1.memoryStateTime::PRE_PDN   8815514270                       # Time in different power states
system.mem_ctr1_1.memoryStateTime::ACT    23713075157                       # Time in different power states
system.mem_ctr1_1.memoryStateTime::ACT_PDN  29825149804                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  86692860027                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  86692860027                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    13001706                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5665995                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           334                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         28713                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 5328                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  86692860027                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  86692860027                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    41849984                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            84                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    29                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     86692860027                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        260338919                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    26976551                       # Number of instructions committed
system.cpu.committedOps                      56086193                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              55759562                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                        2695                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      4630293                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     55759562                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           122077655                       # number of times the integer registers were read
system.cpu.num_int_register_writes           46846408                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             27661470                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            22180161                       # number of times the CC registers were written
system.cpu.num_mem_refs                      18667698                       # number of memory refs
system.cpu.num_load_insts                    13001704                       # Number of load instructions
system.cpu.num_store_insts                    5665994                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  260338919                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           4635070                       # Number of branches fetched
system.cpu.op_class::No_OpClass                326389      0.58%      0.58% # Class of executed instruction
system.cpu.op_class::IntAlu                  36561207     65.19%     65.77% # Class of executed instruction
system.cpu.op_class::IntMult                      207      0.00%     65.77% # Class of executed instruction
system.cpu.op_class::IntDiv                    530692      0.95%     66.72% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::MemRead                 13001704     23.18%     89.90% # Class of executed instruction
system.cpu.op_class::MemWrite                 5665994     10.10%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   56086193                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  86692860027                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements            659095                       # number of replacements
system.cpu.dcache.tags.tagsinuse          4082.597628                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            18004510                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            663191                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             27.148303                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            154512                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  4082.597628                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.996728                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996728                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          600                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1219                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         2252                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          37998593                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         37998593                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  86692860027                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     12984297                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        12984297                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      5020213                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5020213                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      18004510                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         18004510                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     18004510                       # number of overall hits
system.cpu.dcache.overall_hits::total        18004510                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        17409                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         17409                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       645782                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       645782                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       663191                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         663191                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       663191                       # number of overall misses
system.cpu.dcache.overall_misses::total        663191                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   1469347182                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1469347182                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  45306113535                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  45306113535                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  46775460717                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  46775460717                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  46775460717                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  46775460717                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     13001706                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     13001706                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      5665995                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5665995                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     18667701                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     18667701                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     18667701                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     18667701                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001339                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001339                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.113975                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.113975                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.035526                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.035526                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.035526                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.035526                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 84401.584353                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 84401.584353                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 70156.977951                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70156.977951                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 70530.903943                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70530.903943                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 70530.903943                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70530.903943                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       645926                       # number of writebacks
system.cpu.dcache.writebacks::total            645926                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        17409                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        17409                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       645782                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       645782                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       663191                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       663191                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       663191                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       663191                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   1457752788                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1457752788                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  44876022723                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  44876022723                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  46333775511                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  46333775511                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  46333775511                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  46333775511                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001339                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001339                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.113975                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.113975                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.035526                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.035526                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.035526                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.035526                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 83735.584353                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 83735.584353                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 69490.977951                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69490.977951                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 69864.903943                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69864.903943                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 69864.903943                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69864.903943                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  86692860027                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               145                       # number of replacements
system.cpu.icache.tags.tagsinuse           509.757662                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            41849199                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               785                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          53311.081529                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             76590                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   509.757662                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.497810                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.497810                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          640                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           86                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          430                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.625000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          83700753                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         83700753                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  86692860027                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     41849199                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        41849199                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      41849199                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         41849199                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     41849199                       # number of overall hits
system.cpu.icache.overall_hits::total        41849199                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          785                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           785                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          785                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            785                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          785                       # number of overall misses
system.cpu.icache.overall_misses::total           785                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     54831114                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54831114                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     54831114                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54831114                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     54831114                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54831114                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     41849984                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     41849984                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     41849984                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     41849984                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     41849984                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     41849984                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000019                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000019                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000019                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000019                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 69848.552866                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 69848.552866                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 69848.552866                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 69848.552866                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 69848.552866                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 69848.552866                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          785                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          785                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          785                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          785                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          785                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          785                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     54308304                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     54308304                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     54308304                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     54308304                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     54308304                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     54308304                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000019                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000019                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000019                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000019                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 69182.552866                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69182.552866                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 69182.552866                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69182.552866                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 69182.552866                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69182.552866                       # average overall mshr miss latency
system.l2bus.snoop_filter.tot_requests        1323216                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests       659241                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops           621948                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops       621947                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED  86692860027                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               18194                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty       1251732                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict            635594                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq             645782                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp            645782                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          18194                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1715                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1985477                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                 1987192                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        50240                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side     83783488                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                 83833728                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                           1228086                       # Total snoops (count)
system.l2bus.snoopTraffic                    38771584                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples            1892062                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.328716                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.469748                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                  1270112     67.13%     67.13% # Request fanout histogram
system.l2bus.snoop_fanout::1                   621949     32.87%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        1      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total              1892062                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy            870817644                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              784215                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy           662527809                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.8                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  86692860027                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements              1228086                       # number of replacements
system.l2cache.tags.tagsinuse             4085.277268                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  78836                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs              1232182                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 0.063981                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                69597                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::writebacks  1851.712017                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.inst     2.543122                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data  2231.022129                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::writebacks     0.452078                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.inst     0.000621                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.544683                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.997382                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          113                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          635                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1389                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         1959                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses             11817902                       # Number of tag accesses
system.l2cache.tags.data_accesses            11817902                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  86692860027                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks       645926                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total       645926                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::cpu.data         40120                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total            40120                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst            6                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data            3                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total            9                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst                6                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data            40123                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               40129                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst               6                       # number of overall hits
system.l2cache.overall_hits::cpu.data           40123                       # number of overall hits
system.l2cache.overall_hits::total              40129                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data       605662                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total         605662                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          779                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data        17406                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        18185                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            779                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data         623068                       # number of demand (read+write) misses
system.l2cache.demand_misses::total            623847                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           779                       # number of overall misses
system.l2cache.overall_misses::cpu.data        623068                       # number of overall misses
system.l2cache.overall_misses::total           623847                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data  43950327345                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total  43950327345                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     53481465                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data   1440340218                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total   1493821683                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     53481465                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data  45390667563                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total  45444149028                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     53481465                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data  45390667563                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total  45444149028                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks       645926                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total       645926                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data       645782                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total       645782                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst          785                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data        17409                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        18194                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst          785                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data       663191                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          663976                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst          785                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data       663191                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         663976                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.937874                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.937874                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.992357                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.999828                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.999505                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.992357                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.939500                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.939563                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.992357                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.939500                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.939563                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 72565.766624                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 72565.766624                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 68653.998716                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 82749.639090                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 82145.817047                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 68653.998716                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 72850.262833                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 72845.022943                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 68653.998716                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 72850.262833                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 72845.022943                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::writebacks          605806                       # number of writebacks
system.l2cache.writebacks::total               605806                       # number of writebacks
system.l2cache.CleanEvict_mshr_misses::writebacks        12197                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total        12197                       # number of CleanEvict MSHR misses
system.l2cache.ReadExReq_mshr_misses::cpu.data       605662                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total       605662                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          779                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data        17406                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        18185                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          779                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data       623068                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total       623847                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          779                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data       623068                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total       623847                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data  39916618425                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total  39916618425                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     48293325                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data   1324416258                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total   1372709583                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     48293325                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data  41241034683                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total  41289328008                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     48293325                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data  41241034683                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total  41289328008                       # number of overall MSHR miss cycles
system.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.937874                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.937874                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.992357                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.999828                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.999505                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.992357                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.939500                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.939563                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.992357                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.939500                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.939563                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 65905.766624                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 65905.766624                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 61993.998716                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 76089.639090                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 75485.817047                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 61993.998716                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 66190.262833                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 66185.022943                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 61993.998716                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 66190.262833                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 66185.022943                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests       1242182                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       618336                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  86692860027                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              18185                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       605806                       # Transaction distribution
system.membus.trans_dist::CleanEvict            12529                       # Transaction distribution
system.membus.trans_dist::ReadExReq            605662                       # Transaction distribution
system.membus.trans_dist::ReadExResp           605662                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18185                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctr1.port      1866029                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total      1866029                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1866029                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctr1.port     78697792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total     78697792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                78697792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            623847                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  623847    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              623847                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1220580198                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer0.occupancy         1161701024                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
