

================================================================
== Vivado HLS Report for 'calc'
================================================================
* Date:           Tue Jun  4 11:19:43 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        mandelbrotHLS
* Solution:       AXI
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     6.500|        1.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+------------+---------+------------+---------+
    |        Latency       |       Interval       | Pipeline|
    |   min   |     max    |   min   |     max    |   Type  |
    +---------+------------+---------+------------+---------+
    |  2067498|  9003261642|  2067498|  9003261642|   none  |
    +---------+------------+---------+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+------------+----------------+-----------+-----------+------------+----------+
        |              |        Latency       |    Iteration   |  Initiation Interval  |    Trip    |          |
        |   Loop Name  |   min   |     max    |     Latency    |  achieved |   target  |    Count   | Pipelined|
        +--------------+---------+------------+----------------+-----------+-----------+------------+----------+
        |- y_for       |  2067456|  9003261600| 2692 ~ 6252265 |          -|          -| 768 ~ 1440 |    no    |
        | + x_for      |     2688|     6248160|   21 ~ 26034   |          -|          -|  128 ~ 240 |    no    |
        | + burst_out  |        0|        4101|               8|          1|          1|  0 ~ 4095  |    yes   |
        +--------------+---------+------------+----------------+-----------+-----------+------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 60
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 52 53 54 55 56 57 58 59 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 52 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 44 
52 --> 60 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 52 
60 --> 43 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.79>
ST_1 : Operation 61 [1/1] (1.00ns)   --->   "%maxIter_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %maxIter)"   --->   Operation 61 'read' 'maxIter_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 62 [1/1] (1.00ns)   --->   "%width_V_read = call i12 @_ssdm_op_Read.s_axilite.i12(i12 %width_V)"   --->   Operation 62 'read' 'width_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 63 [1/1] (1.00ns)   --->   "%X1_V_read = call i36 @_ssdm_op_Read.s_axilite.i36(i36 %X1_V)"   --->   Operation 63 'read' 'X1_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 64 [1/1] (1.00ns)   --->   "%Y0_V_read = call i36 @_ssdm_op_Read.s_axilite.i36(i36 %Y0_V)"   --->   Operation 64 'read' 'Y0_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 65 [1/1] (1.00ns)   --->   "%X0_V_read = call i36 @_ssdm_op_Read.s_axilite.i36(i36 %X0_V)"   --->   Operation 65 'read' 'X0_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%mem_0 = alloca [240 x i16], align 2" [mandelbrotHLS/mandel.cpp:63]   --->   Operation 66 'alloca' 'mem_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%mem_1 = alloca [240 x i16], align 2" [mandelbrotHLS/mandel.cpp:63]   --->   Operation 67 'alloca' 'mem_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%mem_2 = alloca [240 x i16], align 2" [mandelbrotHLS/mandel.cpp:63]   --->   Operation 68 'alloca' 'mem_2' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%mem_3 = alloca [240 x i16], align 2" [mandelbrotHLS/mandel.cpp:63]   --->   Operation 69 'alloca' 'mem_3' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%mem_4 = alloca [240 x i16], align 2" [mandelbrotHLS/mandel.cpp:63]   --->   Operation 70 'alloca' 'mem_4' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%mem_5 = alloca [240 x i16], align 2" [mandelbrotHLS/mandel.cpp:63]   --->   Operation 71 'alloca' 'mem_5' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%mem_6 = alloca [240 x i16], align 2" [mandelbrotHLS/mandel.cpp:63]   --->   Operation 72 'alloca' 'mem_6' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%mem_7 = alloca [240 x i16], align 2" [mandelbrotHLS/mandel.cpp:63]   --->   Operation 73 'alloca' 'mem_7' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%lhs_V = sext i36 %X1_V_read to i37" [mandelbrotHLS/mandel.cpp:68]   --->   Operation 74 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%rhs_V = sext i36 %X0_V_read to i37" [mandelbrotHLS/mandel.cpp:68]   --->   Operation 75 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (2.79ns)   --->   "%ret_V = sub nsw i37 %lhs_V, %rhs_V" [mandelbrotHLS/mandel.cpp:68]   --->   Operation 76 'sub' 'ret_V' <Predicate = true> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.29>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln1148 = zext i12 %width_V_read to i37" [mandelbrotHLS/mandel.cpp:68]   --->   Operation 77 'zext' 'zext_ln1148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [41/41] (4.29ns)   --->   "%r_V = sdiv i37 %ret_V, %zext_ln1148" [mandelbrotHLS/mandel.cpp:68]   --->   Operation 78 'sdiv' 'r_V' <Predicate = true> <Delay = 4.29> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 40> <II = 37> <Delay = 4.29> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.29>
ST_3 : Operation 79 [40/41] (4.29ns)   --->   "%r_V = sdiv i37 %ret_V, %zext_ln1148" [mandelbrotHLS/mandel.cpp:68]   --->   Operation 79 'sdiv' 'r_V' <Predicate = true> <Delay = 4.29> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 40> <II = 37> <Delay = 4.29> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.29>
ST_4 : Operation 80 [39/41] (4.29ns)   --->   "%r_V = sdiv i37 %ret_V, %zext_ln1148" [mandelbrotHLS/mandel.cpp:68]   --->   Operation 80 'sdiv' 'r_V' <Predicate = true> <Delay = 4.29> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 40> <II = 37> <Delay = 4.29> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.29>
ST_5 : Operation 81 [38/41] (4.29ns)   --->   "%r_V = sdiv i37 %ret_V, %zext_ln1148" [mandelbrotHLS/mandel.cpp:68]   --->   Operation 81 'sdiv' 'r_V' <Predicate = true> <Delay = 4.29> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 40> <II = 37> <Delay = 4.29> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.29>
ST_6 : Operation 82 [37/41] (4.29ns)   --->   "%r_V = sdiv i37 %ret_V, %zext_ln1148" [mandelbrotHLS/mandel.cpp:68]   --->   Operation 82 'sdiv' 'r_V' <Predicate = true> <Delay = 4.29> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 40> <II = 37> <Delay = 4.29> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.29>
ST_7 : Operation 83 [36/41] (4.29ns)   --->   "%r_V = sdiv i37 %ret_V, %zext_ln1148" [mandelbrotHLS/mandel.cpp:68]   --->   Operation 83 'sdiv' 'r_V' <Predicate = true> <Delay = 4.29> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 40> <II = 37> <Delay = 4.29> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.29>
ST_8 : Operation 84 [35/41] (4.29ns)   --->   "%r_V = sdiv i37 %ret_V, %zext_ln1148" [mandelbrotHLS/mandel.cpp:68]   --->   Operation 84 'sdiv' 'r_V' <Predicate = true> <Delay = 4.29> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 40> <II = 37> <Delay = 4.29> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.29>
ST_9 : Operation 85 [34/41] (4.29ns)   --->   "%r_V = sdiv i37 %ret_V, %zext_ln1148" [mandelbrotHLS/mandel.cpp:68]   --->   Operation 85 'sdiv' 'r_V' <Predicate = true> <Delay = 4.29> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 40> <II = 37> <Delay = 4.29> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.29>
ST_10 : Operation 86 [33/41] (4.29ns)   --->   "%r_V = sdiv i37 %ret_V, %zext_ln1148" [mandelbrotHLS/mandel.cpp:68]   --->   Operation 86 'sdiv' 'r_V' <Predicate = true> <Delay = 4.29> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 40> <II = 37> <Delay = 4.29> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.29>
ST_11 : Operation 87 [32/41] (4.29ns)   --->   "%r_V = sdiv i37 %ret_V, %zext_ln1148" [mandelbrotHLS/mandel.cpp:68]   --->   Operation 87 'sdiv' 'r_V' <Predicate = true> <Delay = 4.29> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 40> <II = 37> <Delay = 4.29> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.29>
ST_12 : Operation 88 [31/41] (4.29ns)   --->   "%r_V = sdiv i37 %ret_V, %zext_ln1148" [mandelbrotHLS/mandel.cpp:68]   --->   Operation 88 'sdiv' 'r_V' <Predicate = true> <Delay = 4.29> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 40> <II = 37> <Delay = 4.29> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.29>
ST_13 : Operation 89 [30/41] (4.29ns)   --->   "%r_V = sdiv i37 %ret_V, %zext_ln1148" [mandelbrotHLS/mandel.cpp:68]   --->   Operation 89 'sdiv' 'r_V' <Predicate = true> <Delay = 4.29> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 40> <II = 37> <Delay = 4.29> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.29>
ST_14 : Operation 90 [29/41] (4.29ns)   --->   "%r_V = sdiv i37 %ret_V, %zext_ln1148" [mandelbrotHLS/mandel.cpp:68]   --->   Operation 90 'sdiv' 'r_V' <Predicate = true> <Delay = 4.29> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 40> <II = 37> <Delay = 4.29> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.29>
ST_15 : Operation 91 [28/41] (4.29ns)   --->   "%r_V = sdiv i37 %ret_V, %zext_ln1148" [mandelbrotHLS/mandel.cpp:68]   --->   Operation 91 'sdiv' 'r_V' <Predicate = true> <Delay = 4.29> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 40> <II = 37> <Delay = 4.29> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.29>
ST_16 : Operation 92 [27/41] (4.29ns)   --->   "%r_V = sdiv i37 %ret_V, %zext_ln1148" [mandelbrotHLS/mandel.cpp:68]   --->   Operation 92 'sdiv' 'r_V' <Predicate = true> <Delay = 4.29> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 40> <II = 37> <Delay = 4.29> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.29>
ST_17 : Operation 93 [26/41] (4.29ns)   --->   "%r_V = sdiv i37 %ret_V, %zext_ln1148" [mandelbrotHLS/mandel.cpp:68]   --->   Operation 93 'sdiv' 'r_V' <Predicate = true> <Delay = 4.29> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 40> <II = 37> <Delay = 4.29> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.29>
ST_18 : Operation 94 [25/41] (4.29ns)   --->   "%r_V = sdiv i37 %ret_V, %zext_ln1148" [mandelbrotHLS/mandel.cpp:68]   --->   Operation 94 'sdiv' 'r_V' <Predicate = true> <Delay = 4.29> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 40> <II = 37> <Delay = 4.29> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.29>
ST_19 : Operation 95 [24/41] (4.29ns)   --->   "%r_V = sdiv i37 %ret_V, %zext_ln1148" [mandelbrotHLS/mandel.cpp:68]   --->   Operation 95 'sdiv' 'r_V' <Predicate = true> <Delay = 4.29> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 40> <II = 37> <Delay = 4.29> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.29>
ST_20 : Operation 96 [23/41] (4.29ns)   --->   "%r_V = sdiv i37 %ret_V, %zext_ln1148" [mandelbrotHLS/mandel.cpp:68]   --->   Operation 96 'sdiv' 'r_V' <Predicate = true> <Delay = 4.29> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 40> <II = 37> <Delay = 4.29> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.29>
ST_21 : Operation 97 [22/41] (4.29ns)   --->   "%r_V = sdiv i37 %ret_V, %zext_ln1148" [mandelbrotHLS/mandel.cpp:68]   --->   Operation 97 'sdiv' 'r_V' <Predicate = true> <Delay = 4.29> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 40> <II = 37> <Delay = 4.29> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.29>
ST_22 : Operation 98 [21/41] (4.29ns)   --->   "%r_V = sdiv i37 %ret_V, %zext_ln1148" [mandelbrotHLS/mandel.cpp:68]   --->   Operation 98 'sdiv' 'r_V' <Predicate = true> <Delay = 4.29> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 40> <II = 37> <Delay = 4.29> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.29>
ST_23 : Operation 99 [20/41] (4.29ns)   --->   "%r_V = sdiv i37 %ret_V, %zext_ln1148" [mandelbrotHLS/mandel.cpp:68]   --->   Operation 99 'sdiv' 'r_V' <Predicate = true> <Delay = 4.29> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 40> <II = 37> <Delay = 4.29> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.29>
ST_24 : Operation 100 [19/41] (4.29ns)   --->   "%r_V = sdiv i37 %ret_V, %zext_ln1148" [mandelbrotHLS/mandel.cpp:68]   --->   Operation 100 'sdiv' 'r_V' <Predicate = true> <Delay = 4.29> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 40> <II = 37> <Delay = 4.29> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.29>
ST_25 : Operation 101 [18/41] (4.29ns)   --->   "%r_V = sdiv i37 %ret_V, %zext_ln1148" [mandelbrotHLS/mandel.cpp:68]   --->   Operation 101 'sdiv' 'r_V' <Predicate = true> <Delay = 4.29> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 40> <II = 37> <Delay = 4.29> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.29>
ST_26 : Operation 102 [17/41] (4.29ns)   --->   "%r_V = sdiv i37 %ret_V, %zext_ln1148" [mandelbrotHLS/mandel.cpp:68]   --->   Operation 102 'sdiv' 'r_V' <Predicate = true> <Delay = 4.29> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 40> <II = 37> <Delay = 4.29> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.29>
ST_27 : Operation 103 [16/41] (4.29ns)   --->   "%r_V = sdiv i37 %ret_V, %zext_ln1148" [mandelbrotHLS/mandel.cpp:68]   --->   Operation 103 'sdiv' 'r_V' <Predicate = true> <Delay = 4.29> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 40> <II = 37> <Delay = 4.29> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.29>
ST_28 : Operation 104 [15/41] (4.29ns)   --->   "%r_V = sdiv i37 %ret_V, %zext_ln1148" [mandelbrotHLS/mandel.cpp:68]   --->   Operation 104 'sdiv' 'r_V' <Predicate = true> <Delay = 4.29> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 40> <II = 37> <Delay = 4.29> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.29>
ST_29 : Operation 105 [14/41] (4.29ns)   --->   "%r_V = sdiv i37 %ret_V, %zext_ln1148" [mandelbrotHLS/mandel.cpp:68]   --->   Operation 105 'sdiv' 'r_V' <Predicate = true> <Delay = 4.29> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 40> <II = 37> <Delay = 4.29> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.29>
ST_30 : Operation 106 [13/41] (4.29ns)   --->   "%r_V = sdiv i37 %ret_V, %zext_ln1148" [mandelbrotHLS/mandel.cpp:68]   --->   Operation 106 'sdiv' 'r_V' <Predicate = true> <Delay = 4.29> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 40> <II = 37> <Delay = 4.29> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.29>
ST_31 : Operation 107 [12/41] (4.29ns)   --->   "%r_V = sdiv i37 %ret_V, %zext_ln1148" [mandelbrotHLS/mandel.cpp:68]   --->   Operation 107 'sdiv' 'r_V' <Predicate = true> <Delay = 4.29> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 40> <II = 37> <Delay = 4.29> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.29>
ST_32 : Operation 108 [11/41] (4.29ns)   --->   "%r_V = sdiv i37 %ret_V, %zext_ln1148" [mandelbrotHLS/mandel.cpp:68]   --->   Operation 108 'sdiv' 'r_V' <Predicate = true> <Delay = 4.29> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 40> <II = 37> <Delay = 4.29> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.29>
ST_33 : Operation 109 [10/41] (4.29ns)   --->   "%r_V = sdiv i37 %ret_V, %zext_ln1148" [mandelbrotHLS/mandel.cpp:68]   --->   Operation 109 'sdiv' 'r_V' <Predicate = true> <Delay = 4.29> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 40> <II = 37> <Delay = 4.29> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.29>
ST_34 : Operation 110 [9/41] (4.29ns)   --->   "%r_V = sdiv i37 %ret_V, %zext_ln1148" [mandelbrotHLS/mandel.cpp:68]   --->   Operation 110 'sdiv' 'r_V' <Predicate = true> <Delay = 4.29> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 40> <II = 37> <Delay = 4.29> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.29>
ST_35 : Operation 111 [8/41] (4.29ns)   --->   "%r_V = sdiv i37 %ret_V, %zext_ln1148" [mandelbrotHLS/mandel.cpp:68]   --->   Operation 111 'sdiv' 'r_V' <Predicate = true> <Delay = 4.29> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 40> <II = 37> <Delay = 4.29> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.29>
ST_36 : Operation 112 [7/41] (4.29ns)   --->   "%r_V = sdiv i37 %ret_V, %zext_ln1148" [mandelbrotHLS/mandel.cpp:68]   --->   Operation 112 'sdiv' 'r_V' <Predicate = true> <Delay = 4.29> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 40> <II = 37> <Delay = 4.29> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.29>
ST_37 : Operation 113 [6/41] (4.29ns)   --->   "%r_V = sdiv i37 %ret_V, %zext_ln1148" [mandelbrotHLS/mandel.cpp:68]   --->   Operation 113 'sdiv' 'r_V' <Predicate = true> <Delay = 4.29> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 40> <II = 37> <Delay = 4.29> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.29>
ST_38 : Operation 114 [5/41] (4.29ns)   --->   "%r_V = sdiv i37 %ret_V, %zext_ln1148" [mandelbrotHLS/mandel.cpp:68]   --->   Operation 114 'sdiv' 'r_V' <Predicate = true> <Delay = 4.29> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 40> <II = 37> <Delay = 4.29> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 4.29>
ST_39 : Operation 115 [4/41] (4.29ns)   --->   "%r_V = sdiv i37 %ret_V, %zext_ln1148" [mandelbrotHLS/mandel.cpp:68]   --->   Operation 115 'sdiv' 'r_V' <Predicate = true> <Delay = 4.29> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 40> <II = 37> <Delay = 4.29> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 4.29>
ST_40 : Operation 116 [3/41] (4.29ns)   --->   "%r_V = sdiv i37 %ret_V, %zext_ln1148" [mandelbrotHLS/mandel.cpp:68]   --->   Operation 116 'sdiv' 'r_V' <Predicate = true> <Delay = 4.29> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 40> <II = 37> <Delay = 4.29> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 4.29>
ST_41 : Operation 117 [2/41] (4.29ns)   --->   "%r_V = sdiv i37 %ret_V, %zext_ln1148" [mandelbrotHLS/mandel.cpp:68]   --->   Operation 117 'sdiv' 'r_V' <Predicate = true> <Delay = 4.29> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 40> <II = 37> <Delay = 4.29> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.25>
ST_42 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i36 %X0_V), !map !188"   --->   Operation 118 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i36 %Y0_V), !map !194"   --->   Operation 119 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i36 %X1_V), !map !198"   --->   Operation 120 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12 %width_V), !map !202"   --->   Operation 121 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %maxIter), !map !206"   --->   Operation 122 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %buf_r), !map !210"   --->   Operation 123 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @calc_str) nounwind"   --->   Operation 124 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %buf_r, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 8112, [1 x i8]* @p_str2, [4 x i8]* @p_str4, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [mandelbrotHLS/mandel.cpp:58]   --->   Operation 125 'specinterface' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i36 %X0_V, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str6, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [mandelbrotHLS/mandel.cpp:58]   --->   Operation 126 'specinterface' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i36 %X1_V, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str6, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [mandelbrotHLS/mandel.cpp:58]   --->   Operation 127 'specinterface' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i36 %Y0_V, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str6, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [mandelbrotHLS/mandel.cpp:58]   --->   Operation 128 'specinterface' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16 %maxIter, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str6, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [mandelbrotHLS/mandel.cpp:58]   --->   Operation 129 'specinterface' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str6, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [mandelbrotHLS/mandel.cpp:58]   --->   Operation 130 'specinterface' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12 %width_V, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str6, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [mandelbrotHLS/mandel.cpp:58]   --->   Operation 131 'specinterface' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 132 [1/41] (4.29ns)   --->   "%r_V = sdiv i37 %ret_V, %zext_ln1148" [mandelbrotHLS/mandel.cpp:68]   --->   Operation 132 'sdiv' 'r_V' <Predicate = true> <Delay = 4.29> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 40> <II = 37> <Delay = 4.29> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 133 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i37.i32(i37 %r_V, i32 36)" [mandelbrotHLS/mandel.cpp:68]   --->   Operation 133 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 134 [1/1] (0.00ns)   --->   "%p_Val2_29 = trunc i37 %r_V to i36" [mandelbrotHLS/mandel.cpp:68]   --->   Operation 134 'trunc' 'p_Val2_29' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 135 [1/1] (0.00ns)   --->   "%p_Result_21 = call i1 @_ssdm_op_BitSelect.i1.i37.i32(i37 %r_V, i32 35)" [mandelbrotHLS/mandel.cpp:68]   --->   Operation 135 'bitselect' 'p_Result_21' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%xor_ln786 = xor i1 %p_Result_21, true" [mandelbrotHLS/mandel.cpp:68]   --->   Operation 136 'xor' 'xor_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%underflow = and i1 %p_Result_s, %xor_ln786" [mandelbrotHLS/mandel.cpp:68]   --->   Operation 137 'and' 'underflow' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node delta_V)   --->   "%xor_ln340_2 = xor i1 %p_Result_s, %p_Result_21" [mandelbrotHLS/mandel.cpp:68]   --->   Operation 138 'xor' 'xor_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node delta_V)   --->   "%xor_ln340 = xor i1 %p_Result_s, true" [mandelbrotHLS/mandel.cpp:68]   --->   Operation 139 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node delta_V)   --->   "%or_ln340 = or i1 %p_Result_21, %xor_ln340" [mandelbrotHLS/mandel.cpp:68]   --->   Operation 140 'or' 'or_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node delta_V)   --->   "%select_ln340 = select i1 %xor_ln340_2, i36 34359738367, i36 %p_Val2_29" [mandelbrotHLS/mandel.cpp:68]   --->   Operation 141 'select' 'select_ln340' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 142 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388 = select i1 %underflow, i36 -34359738368, i36 %p_Val2_29" [mandelbrotHLS/mandel.cpp:68]   --->   Operation 142 'select' 'select_ln388' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 143 [1/1] (0.97ns) (out node of the LUT)   --->   "%delta_V = select i1 %or_ln340, i36 %select_ln340, i36 %select_ln388" [mandelbrotHLS/mandel.cpp:68]   --->   Operation 143 'select' 'delta_V' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i12 %width_V_read to i14" [mandelbrotHLS/mandel.cpp:79]   --->   Operation 144 'zext' 'zext_ln79' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 145 [1/1] (0.00ns)   --->   "%shl_ln = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %width_V_read, i2 0)" [mandelbrotHLS/mandel.cpp:79]   --->   Operation 145 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 146 [1/1] (2.13ns)   --->   "%sub_ln79 = sub i14 %shl_ln, %zext_ln79" [mandelbrotHLS/mandel.cpp:79]   --->   Operation 146 'sub' 'sub_ln79' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_17 = call i12 @_ssdm_op_PartSelect.i12.i14.i32.i32(i14 %sub_ln79, i32 2, i32 13)" [mandelbrotHLS/mandel.cpp:79]   --->   Operation 147 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i12 %width_V_read to i24" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 148 'zext' 'zext_ln1118' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i36 %delta_V to i48" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 149 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i36 %X0_V_read to i48" [mandelbrotHLS/mandel.cpp:105]   --->   Operation 150 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 151 [1/1] (0.00ns)   --->   "%rhs_V_4 = sext i36 %delta_V to i37" [mandelbrotHLS/mandel.cpp:105]   --->   Operation 151 'sext' 'rhs_V_4' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 152 [1/1] (1.66ns)   --->   "br label %0" [mandelbrotHLS/mandel.cpp:79]   --->   Operation 152 'br' <Predicate = true> <Delay = 1.66>

State 43 <SV = 42> <Delay = 2.90>
ST_43 : Operation 153 [1/1] (0.00ns)   --->   "%indvars_iv = phi i24 [ %add_ln79, %y_for_end ], [ %zext_ln1118, %_ZN13ap_fixed_baseILi37ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi4ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv ]" [mandelbrotHLS/mandel.cpp:79]   --->   Operation 153 'phi' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 154 [1/1] (0.00ns)   --->   "%p_Val2_30 = phi i36 [ %select_ln340_25, %y_for_end ], [ %Y0_V_read, %_ZN13ap_fixed_baseILi37ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi4ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv ]" [mandelbrotHLS/mandel.cpp:105]   --->   Operation 154 'phi' 'p_Val2_30' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 155 [1/1] (0.00ns)   --->   "%t_V_1 = phi i12 [ %line_V, %y_for_end ], [ 0, %_ZN13ap_fixed_baseILi37ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi4ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv ]"   --->   Operation 155 'phi' 't_V_1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 156 [1/1] (0.00ns)   --->   "%index_0 = phi i24 [ %index, %y_for_end ], [ 0, %_ZN13ap_fixed_baseILi37ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi4ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv ]"   --->   Operation 156 'phi' 'index_0' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 157 [1/1] (1.92ns)   --->   "%icmp_ln79 = icmp eq i12 %t_V_1, %tmp_17" [mandelbrotHLS/mandel.cpp:79]   --->   Operation 157 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 158 [1/1] (2.13ns)   --->   "%line_V = add i12 %t_V_1, 1" [mandelbrotHLS/mandel.cpp:79]   --->   Operation 158 'add' 'line_V' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 159 [1/1] (0.00ns)   --->   "br i1 %icmp_ln79, label %2, label %y_for_begin" [mandelbrotHLS/mandel.cpp:79]   --->   Operation 159 'br' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 160 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str8) nounwind" [mandelbrotHLS/mandel.cpp:79]   --->   Operation 160 'specloopname' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_43 : Operation 161 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str8)" [mandelbrotHLS/mandel.cpp:79]   --->   Operation 161 'specregionbegin' 'tmp' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_43 : Operation 162 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 768, i32 1440, i32 768, [1 x i8]* @p_str2) nounwind" [mandelbrotHLS/mandel.cpp:80]   --->   Operation 162 'speclooptripcount' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_43 : Operation 163 [1/1] (1.66ns)   --->   "br label %1" [mandelbrotHLS/mandel.cpp:85]   --->   Operation 163 'br' <Predicate = (!icmp_ln79)> <Delay = 1.66>
ST_43 : Operation 164 [1/1] (0.00ns)   --->   "ret void" [mandelbrotHLS/mandel.cpp:112]   --->   Operation 164 'ret' <Predicate = (icmp_ln79)> <Delay = 0.00>

State 44 <SV = 43> <Delay = 5.69>
ST_44 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_V_1_0 = phi i12 [ 0, %y_for_begin ], [ %add_ln700, %_ZmlILi36ELi4ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv ]" [mandelbrotHLS/mandel.cpp:85]   --->   Operation 165 'phi' 'tmp_V_1_0' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 166 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 240, i64 128)"   --->   Operation 166 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 167 [1/1] (1.92ns)   --->   "%icmp_ln85 = icmp eq i12 %tmp_V_1_0, %width_V_read" [mandelbrotHLS/mandel.cpp:85]   --->   Operation 167 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 168 [1/1] (0.00ns)   --->   "br i1 %icmp_ln85, label %.preheader.preheader, label %_ZmlILi36ELi4ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv" [mandelbrotHLS/mandel.cpp:85]   --->   Operation 168 'br' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i12 %tmp_V_1_0 to i48" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 169 'zext' 'zext_ln1116' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_44 : Operation 170 [3/3] (5.69ns)   --->   "%mul_ln1118 = mul nsw i48 %zext_ln1116, %sext_ln1118" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 170 'mul' 'mul_ln1118' <Predicate = (!icmp_ln85)> <Delay = 5.69> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 171 [1/1] (0.00ns)   --->   "%lshr_ln = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %tmp_V_1_0, i32 3, i32 11)" [mandelbrotHLS/mandel.cpp:91]   --->   Operation 171 'partselect' 'lshr_ln' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_44 : Operation 172 [1/1] (0.00ns)   --->   "%or_ln700 = or i12 %tmp_V_1_0, 1" [mandelbrotHLS/mandel.cpp:85]   --->   Operation 172 'or' 'or_ln700' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_44 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln1116_1 = zext i12 %or_ln700 to i48" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 173 'zext' 'zext_ln1116_1' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_44 : Operation 174 [3/3] (5.69ns)   --->   "%mul_ln1118_1 = mul nsw i48 %zext_ln1116_1, %sext_ln1118" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 174 'mul' 'mul_ln1118_1' <Predicate = (!icmp_ln85)> <Delay = 5.69> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 175 [1/1] (0.00ns)   --->   "%or_ln700_1 = or i12 %tmp_V_1_0, 2" [mandelbrotHLS/mandel.cpp:85]   --->   Operation 175 'or' 'or_ln700_1' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_44 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln1116_2 = zext i12 %or_ln700_1 to i48" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 176 'zext' 'zext_ln1116_2' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_44 : Operation 177 [3/3] (5.69ns)   --->   "%mul_ln1118_2 = mul nsw i48 %zext_ln1116_2, %sext_ln1118" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 177 'mul' 'mul_ln1118_2' <Predicate = (!icmp_ln85)> <Delay = 5.69> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 178 [1/1] (0.00ns)   --->   "%or_ln700_2 = or i12 %tmp_V_1_0, 3" [mandelbrotHLS/mandel.cpp:85]   --->   Operation 178 'or' 'or_ln700_2' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_44 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln1116_3 = zext i12 %or_ln700_2 to i48" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 179 'zext' 'zext_ln1116_3' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_44 : Operation 180 [3/3] (5.69ns)   --->   "%mul_ln1118_3 = mul nsw i48 %zext_ln1116_3, %sext_ln1118" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 180 'mul' 'mul_ln1118_3' <Predicate = (!icmp_ln85)> <Delay = 5.69> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 181 [1/1] (0.00ns)   --->   "%or_ln700_3 = or i12 %tmp_V_1_0, 4" [mandelbrotHLS/mandel.cpp:85]   --->   Operation 181 'or' 'or_ln700_3' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_44 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln1116_4 = zext i12 %or_ln700_3 to i48" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 182 'zext' 'zext_ln1116_4' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_44 : Operation 183 [3/3] (5.69ns)   --->   "%mul_ln1118_4 = mul nsw i48 %zext_ln1116_4, %sext_ln1118" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 183 'mul' 'mul_ln1118_4' <Predicate = (!icmp_ln85)> <Delay = 5.69> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 184 [1/1] (0.00ns)   --->   "%or_ln700_4 = or i12 %tmp_V_1_0, 5" [mandelbrotHLS/mandel.cpp:85]   --->   Operation 184 'or' 'or_ln700_4' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_44 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln1116_5 = zext i12 %or_ln700_4 to i48" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 185 'zext' 'zext_ln1116_5' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_44 : Operation 186 [3/3] (5.69ns)   --->   "%mul_ln1118_5 = mul nsw i48 %zext_ln1116_5, %sext_ln1118" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 186 'mul' 'mul_ln1118_5' <Predicate = (!icmp_ln85)> <Delay = 5.69> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 187 [1/1] (0.00ns)   --->   "%or_ln700_5 = or i12 %tmp_V_1_0, 6" [mandelbrotHLS/mandel.cpp:85]   --->   Operation 187 'or' 'or_ln700_5' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_44 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln1116_6 = zext i12 %or_ln700_5 to i48" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 188 'zext' 'zext_ln1116_6' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_44 : Operation 189 [3/3] (5.69ns)   --->   "%mul_ln1118_6 = mul nsw i48 %zext_ln1116_6, %sext_ln1118" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 189 'mul' 'mul_ln1118_6' <Predicate = (!icmp_ln85)> <Delay = 5.69> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 190 [1/1] (0.00ns)   --->   "%or_ln700_6 = or i12 %tmp_V_1_0, 7" [mandelbrotHLS/mandel.cpp:85]   --->   Operation 190 'or' 'or_ln700_6' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_44 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln1116_7 = zext i12 %or_ln700_6 to i48" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 191 'zext' 'zext_ln1116_7' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_44 : Operation 192 [3/3] (5.69ns)   --->   "%mul_ln1118_7 = mul nsw i48 %zext_ln1116_7, %sext_ln1118" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 192 'mul' 'mul_ln1118_7' <Predicate = (!icmp_ln85)> <Delay = 5.69> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 193 [1/1] (2.13ns)   --->   "%add_ln700 = add i12 8, %tmp_V_1_0" [mandelbrotHLS/mandel.cpp:85]   --->   Operation 193 'add' 'add_ln700' <Predicate = (!icmp_ln85)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 194 [1/1] (2.42ns)   --->   "%index = add i24 %zext_ln1118, %index_0" [mandelbrotHLS/mandel.cpp:99]   --->   Operation 194 'add' 'index' <Predicate = (icmp_ln85)> <Delay = 2.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 195 [1/1] (1.66ns)   --->   "br label %.preheader" [mandelbrotHLS/mandel.cpp:96]   --->   Operation 195 'br' <Predicate = (icmp_ln85)> <Delay = 1.66>

State 45 <SV = 44> <Delay = 5.69>
ST_45 : Operation 196 [2/3] (5.69ns)   --->   "%mul_ln1118 = mul nsw i48 %zext_ln1116, %sext_ln1118" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 196 'mul' 'mul_ln1118' <Predicate = true> <Delay = 5.69> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 197 [2/3] (5.69ns)   --->   "%mul_ln1118_1 = mul nsw i48 %zext_ln1116_1, %sext_ln1118" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 197 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 5.69> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 198 [2/3] (5.69ns)   --->   "%mul_ln1118_2 = mul nsw i48 %zext_ln1116_2, %sext_ln1118" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 198 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 5.69> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 199 [2/3] (5.69ns)   --->   "%mul_ln1118_3 = mul nsw i48 %zext_ln1116_3, %sext_ln1118" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 199 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 5.69> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 200 [2/3] (5.69ns)   --->   "%mul_ln1118_4 = mul nsw i48 %zext_ln1116_4, %sext_ln1118" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 200 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 5.69> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 201 [2/3] (5.69ns)   --->   "%mul_ln1118_5 = mul nsw i48 %zext_ln1116_5, %sext_ln1118" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 201 'mul' 'mul_ln1118_5' <Predicate = true> <Delay = 5.69> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 202 [2/3] (5.69ns)   --->   "%mul_ln1118_6 = mul nsw i48 %zext_ln1116_6, %sext_ln1118" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 202 'mul' 'mul_ln1118_6' <Predicate = true> <Delay = 5.69> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 203 [2/3] (5.69ns)   --->   "%mul_ln1118_7 = mul nsw i48 %zext_ln1116_7, %sext_ln1118" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 203 'mul' 'mul_ln1118_7' <Predicate = true> <Delay = 5.69> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.69>
ST_46 : Operation 204 [1/3] (5.69ns)   --->   "%mul_ln1118 = mul nsw i48 %zext_ln1116, %sext_ln1118" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 204 'mul' 'mul_ln1118' <Predicate = true> <Delay = 5.69> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 205 [1/1] (0.00ns)   --->   "%trunc_ln1192 = trunc i48 %mul_ln1118 to i36" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 205 'trunc' 'trunc_ln1192' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 206 [1/3] (5.69ns)   --->   "%mul_ln1118_1 = mul nsw i48 %zext_ln1116_1, %sext_ln1118" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 206 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 5.69> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 207 [1/1] (0.00ns)   --->   "%trunc_ln1192_1 = trunc i48 %mul_ln1118_1 to i36" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 207 'trunc' 'trunc_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 208 [1/3] (5.69ns)   --->   "%mul_ln1118_2 = mul nsw i48 %zext_ln1116_2, %sext_ln1118" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 208 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 5.69> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 209 [1/1] (0.00ns)   --->   "%trunc_ln1192_2 = trunc i48 %mul_ln1118_2 to i36" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 209 'trunc' 'trunc_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 210 [1/3] (5.69ns)   --->   "%mul_ln1118_3 = mul nsw i48 %zext_ln1116_3, %sext_ln1118" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 210 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 5.69> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 211 [1/1] (0.00ns)   --->   "%trunc_ln1192_3 = trunc i48 %mul_ln1118_3 to i36" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 211 'trunc' 'trunc_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 212 [1/3] (5.69ns)   --->   "%mul_ln1118_4 = mul nsw i48 %zext_ln1116_4, %sext_ln1118" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 212 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 5.69> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln1192_4 = trunc i48 %mul_ln1118_4 to i36" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 213 'trunc' 'trunc_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 214 [1/3] (5.69ns)   --->   "%mul_ln1118_5 = mul nsw i48 %zext_ln1116_5, %sext_ln1118" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 214 'mul' 'mul_ln1118_5' <Predicate = true> <Delay = 5.69> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 215 [1/1] (0.00ns)   --->   "%trunc_ln1192_5 = trunc i48 %mul_ln1118_5 to i36" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 215 'trunc' 'trunc_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 216 [1/3] (5.69ns)   --->   "%mul_ln1118_6 = mul nsw i48 %zext_ln1116_6, %sext_ln1118" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 216 'mul' 'mul_ln1118_6' <Predicate = true> <Delay = 5.69> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 217 [1/1] (0.00ns)   --->   "%trunc_ln1192_6 = trunc i48 %mul_ln1118_6 to i36" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 217 'trunc' 'trunc_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 218 [1/3] (5.69ns)   --->   "%mul_ln1118_7 = mul nsw i48 %zext_ln1116_7, %sext_ln1118" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 218 'mul' 'mul_ln1118_7' <Predicate = true> <Delay = 5.69> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln1192_7 = trunc i48 %mul_ln1118_7 to i36" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 219 'trunc' 'trunc_ln1192_7' <Predicate = true> <Delay = 0.00>

State 47 <SV = 46> <Delay = 6.03>
ST_47 : Operation 220 [1/1] (3.13ns)   --->   "%add_ln1192 = add i48 %sext_ln703, %mul_ln1118" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 220 'add' 'add_ln1192' <Predicate = true> <Delay = 3.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %add_ln1192, i32 47)" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 221 'bitselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 222 [1/1] (2.79ns)   --->   "%add_ln703 = add i36 %X0_V_read, %trunc_ln1192" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 222 'add' 'add_ln703' <Predicate = true> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_47 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %add_ln703, i32 35)" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 223 'bitselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_9 = call i12 @_ssdm_op_PartSelect.i12.i48.i32.i32(i48 %add_ln1192, i32 36, i32 47)" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 224 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 225 [1/1] (1.92ns)   --->   "%icmp_ln785 = icmp ne i12 %tmp_9, 0" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 225 'icmp' 'icmp_ln785' <Predicate = true> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node and_ln785)   --->   "%or_ln785 = or i1 %tmp_47, %icmp_ln785" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 226 'or' 'or_ln785' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node and_ln785)   --->   "%xor_ln785 = xor i1 %tmp_46, true" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 227 'xor' 'xor_ln785' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 228 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln785 = and i1 %or_ln785, %xor_ln785" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 228 'and' 'and_ln785' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%xor_ln786_7 = xor i1 %tmp_47, true" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 229 'xor' 'xor_ln786_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 230 [1/1] (1.92ns)   --->   "%icmp_ln786 = icmp ne i12 %tmp_9, -1" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 230 'icmp' 'icmp_ln786' <Predicate = true> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%or_ln786 = or i1 %icmp_ln786, %xor_ln786_7" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 231 'or' 'or_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 232 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786 = and i1 %or_ln786, %tmp_46" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 232 'and' 'and_ln786' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 233 [1/1] (3.13ns)   --->   "%add_ln1192_1 = add i48 %sext_ln703, %mul_ln1118_1" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 233 'add' 'add_ln1192_1' <Predicate = true> <Delay = 3.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_48 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %add_ln1192_1, i32 47)" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 234 'bitselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 235 [1/1] (2.79ns)   --->   "%add_ln703_1 = add i36 %X0_V_read, %trunc_ln1192_1" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 235 'add' 'add_ln703_1' <Predicate = true> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %add_ln703_1, i32 35)" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 236 'bitselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_s = call i12 @_ssdm_op_PartSelect.i12.i48.i32.i32(i48 %add_ln1192_1, i32 36, i32 47)" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 237 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 238 [1/1] (1.92ns)   --->   "%icmp_ln785_1 = icmp ne i12 %tmp_s, 0" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 238 'icmp' 'icmp_ln785_1' <Predicate = true> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_1)   --->   "%or_ln785_6 = or i1 %tmp_49, %icmp_ln785_1" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 239 'or' 'or_ln785_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_1)   --->   "%xor_ln785_11 = xor i1 %tmp_48, true" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 240 'xor' 'xor_ln785_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 241 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln785_1 = and i1 %or_ln785_6, %xor_ln785_11" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 241 'and' 'and_ln785_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_13)   --->   "%xor_ln786_9 = xor i1 %tmp_49, true" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 242 'xor' 'xor_ln786_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 243 [1/1] (1.92ns)   --->   "%icmp_ln786_1 = icmp ne i12 %tmp_s, -1" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 243 'icmp' 'icmp_ln786_1' <Predicate = true> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_13)   --->   "%or_ln786_1 = or i1 %icmp_ln786_1, %xor_ln786_9" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 244 'or' 'or_ln786_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 245 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_13 = and i1 %or_ln786_1, %tmp_48" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 245 'and' 'and_ln786_13' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 246 [1/1] (3.13ns)   --->   "%add_ln1192_2 = add i48 %sext_ln703, %mul_ln1118_2" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 246 'add' 'add_ln1192_2' <Predicate = true> <Delay = 3.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_50 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %add_ln1192_2, i32 47)" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 247 'bitselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 248 [1/1] (2.79ns)   --->   "%add_ln703_2 = add i36 %X0_V_read, %trunc_ln1192_2" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 248 'add' 'add_ln703_2' <Predicate = true> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_51 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %add_ln703_2, i32 35)" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 249 'bitselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_10 = call i12 @_ssdm_op_PartSelect.i12.i48.i32.i32(i48 %add_ln1192_2, i32 36, i32 47)" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 250 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 251 [1/1] (1.92ns)   --->   "%icmp_ln785_2 = icmp ne i12 %tmp_10, 0" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 251 'icmp' 'icmp_ln785_2' <Predicate = true> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_2)   --->   "%or_ln785_7 = or i1 %tmp_51, %icmp_ln785_2" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 252 'or' 'or_ln785_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_2)   --->   "%xor_ln785_12 = xor i1 %tmp_50, true" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 253 'xor' 'xor_ln785_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 254 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln785_2 = and i1 %or_ln785_7, %xor_ln785_12" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 254 'and' 'and_ln785_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_14)   --->   "%xor_ln786_10 = xor i1 %tmp_51, true" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 255 'xor' 'xor_ln786_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 256 [1/1] (1.92ns)   --->   "%icmp_ln786_2 = icmp ne i12 %tmp_10, -1" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 256 'icmp' 'icmp_ln786_2' <Predicate = true> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_14)   --->   "%or_ln786_2 = or i1 %icmp_ln786_2, %xor_ln786_10" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 257 'or' 'or_ln786_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 258 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_14 = and i1 %or_ln786_2, %tmp_50" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 258 'and' 'and_ln786_14' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 259 [1/1] (3.13ns)   --->   "%add_ln1192_3 = add i48 %sext_ln703, %mul_ln1118_3" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 259 'add' 'add_ln1192_3' <Predicate = true> <Delay = 3.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_52 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %add_ln1192_3, i32 47)" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 260 'bitselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 261 [1/1] (2.79ns)   --->   "%add_ln703_3 = add i36 %X0_V_read, %trunc_ln1192_3" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 261 'add' 'add_ln703_3' <Predicate = true> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %add_ln703_3, i32 35)" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 262 'bitselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_11 = call i12 @_ssdm_op_PartSelect.i12.i48.i32.i32(i48 %add_ln1192_3, i32 36, i32 47)" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 263 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 264 [1/1] (1.92ns)   --->   "%icmp_ln785_3 = icmp ne i12 %tmp_11, 0" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 264 'icmp' 'icmp_ln785_3' <Predicate = true> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_3)   --->   "%or_ln785_8 = or i1 %tmp_53, %icmp_ln785_3" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 265 'or' 'or_ln785_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_3)   --->   "%xor_ln785_13 = xor i1 %tmp_52, true" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 266 'xor' 'xor_ln785_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 267 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln785_3 = and i1 %or_ln785_8, %xor_ln785_13" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 267 'and' 'and_ln785_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_15)   --->   "%xor_ln786_11 = xor i1 %tmp_53, true" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 268 'xor' 'xor_ln786_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 269 [1/1] (1.92ns)   --->   "%icmp_ln786_3 = icmp ne i12 %tmp_11, -1" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 269 'icmp' 'icmp_ln786_3' <Predicate = true> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_15)   --->   "%or_ln786_3 = or i1 %icmp_ln786_3, %xor_ln786_11" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 270 'or' 'or_ln786_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 271 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_15 = and i1 %or_ln786_3, %tmp_52" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 271 'and' 'and_ln786_15' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 272 [1/1] (3.13ns)   --->   "%add_ln1192_4 = add i48 %sext_ln703, %mul_ln1118_4" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 272 'add' 'add_ln1192_4' <Predicate = true> <Delay = 3.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_54 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %add_ln1192_4, i32 47)" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 273 'bitselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 274 [1/1] (2.79ns)   --->   "%add_ln703_4 = add i36 %X0_V_read, %trunc_ln1192_4" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 274 'add' 'add_ln703_4' <Predicate = true> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_55 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %add_ln703_4, i32 35)" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 275 'bitselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_12 = call i12 @_ssdm_op_PartSelect.i12.i48.i32.i32(i48 %add_ln1192_4, i32 36, i32 47)" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 276 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 277 [1/1] (1.92ns)   --->   "%icmp_ln785_4 = icmp ne i12 %tmp_12, 0" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 277 'icmp' 'icmp_ln785_4' <Predicate = true> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_4)   --->   "%or_ln785_9 = or i1 %tmp_55, %icmp_ln785_4" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 278 'or' 'or_ln785_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_4)   --->   "%xor_ln785_14 = xor i1 %tmp_54, true" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 279 'xor' 'xor_ln785_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 280 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln785_4 = and i1 %or_ln785_9, %xor_ln785_14" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 280 'and' 'and_ln785_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_16)   --->   "%xor_ln786_12 = xor i1 %tmp_55, true" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 281 'xor' 'xor_ln786_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 282 [1/1] (1.92ns)   --->   "%icmp_ln786_4 = icmp ne i12 %tmp_12, -1" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 282 'icmp' 'icmp_ln786_4' <Predicate = true> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_16)   --->   "%or_ln786_4 = or i1 %icmp_ln786_4, %xor_ln786_12" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 283 'or' 'or_ln786_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 284 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_16 = and i1 %or_ln786_4, %tmp_54" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 284 'and' 'and_ln786_16' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 285 [1/1] (3.13ns)   --->   "%add_ln1192_5 = add i48 %sext_ln703, %mul_ln1118_5" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 285 'add' 'add_ln1192_5' <Predicate = true> <Delay = 3.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %add_ln1192_5, i32 47)" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 286 'bitselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 287 [1/1] (2.79ns)   --->   "%add_ln703_5 = add i36 %X0_V_read, %trunc_ln1192_5" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 287 'add' 'add_ln703_5' <Predicate = true> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %add_ln703_5, i32 35)" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 288 'bitselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_13 = call i12 @_ssdm_op_PartSelect.i12.i48.i32.i32(i48 %add_ln1192_5, i32 36, i32 47)" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 289 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 290 [1/1] (1.92ns)   --->   "%icmp_ln785_5 = icmp ne i12 %tmp_13, 0" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 290 'icmp' 'icmp_ln785_5' <Predicate = true> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_5)   --->   "%or_ln785_10 = or i1 %tmp_57, %icmp_ln785_5" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 291 'or' 'or_ln785_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_5)   --->   "%xor_ln785_15 = xor i1 %tmp_56, true" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 292 'xor' 'xor_ln785_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 293 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln785_5 = and i1 %or_ln785_10, %xor_ln785_15" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 293 'and' 'and_ln785_5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_17)   --->   "%xor_ln786_13 = xor i1 %tmp_57, true" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 294 'xor' 'xor_ln786_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 295 [1/1] (1.92ns)   --->   "%icmp_ln786_5 = icmp ne i12 %tmp_13, -1" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 295 'icmp' 'icmp_ln786_5' <Predicate = true> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_17)   --->   "%or_ln786_5 = or i1 %icmp_ln786_5, %xor_ln786_13" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 296 'or' 'or_ln786_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 297 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_17 = and i1 %or_ln786_5, %tmp_56" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 297 'and' 'and_ln786_17' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 298 [1/1] (3.13ns)   --->   "%add_ln1192_6 = add i48 %sext_ln703, %mul_ln1118_6" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 298 'add' 'add_ln1192_6' <Predicate = true> <Delay = 3.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_58 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %add_ln1192_6, i32 47)" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 299 'bitselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 300 [1/1] (2.79ns)   --->   "%add_ln703_6 = add i36 %X0_V_read, %trunc_ln1192_6" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 300 'add' 'add_ln703_6' <Predicate = true> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 301 [1/1] (0.00ns)   --->   "%tmp_59 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %add_ln703_6, i32 35)" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 301 'bitselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_14 = call i12 @_ssdm_op_PartSelect.i12.i48.i32.i32(i48 %add_ln1192_6, i32 36, i32 47)" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 302 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 303 [1/1] (1.92ns)   --->   "%icmp_ln785_6 = icmp ne i12 %tmp_14, 0" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 303 'icmp' 'icmp_ln785_6' <Predicate = true> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_6)   --->   "%or_ln785_11 = or i1 %tmp_59, %icmp_ln785_6" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 304 'or' 'or_ln785_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_6)   --->   "%xor_ln785_16 = xor i1 %tmp_58, true" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 305 'xor' 'xor_ln785_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 306 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln785_6 = and i1 %or_ln785_11, %xor_ln785_16" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 306 'and' 'and_ln785_6' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_18)   --->   "%xor_ln786_14 = xor i1 %tmp_59, true" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 307 'xor' 'xor_ln786_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 308 [1/1] (1.92ns)   --->   "%icmp_ln786_6 = icmp ne i12 %tmp_14, -1" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 308 'icmp' 'icmp_ln786_6' <Predicate = true> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_18)   --->   "%or_ln786_6 = or i1 %icmp_ln786_6, %xor_ln786_14" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 309 'or' 'or_ln786_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 310 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_18 = and i1 %or_ln786_6, %tmp_58" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 310 'and' 'and_ln786_18' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 311 [1/1] (3.13ns)   --->   "%add_ln1192_7 = add i48 %sext_ln703, %mul_ln1118_7" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 311 'add' 'add_ln1192_7' <Predicate = true> <Delay = 3.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_60 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %add_ln1192_7, i32 47)" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 312 'bitselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 313 [1/1] (2.79ns)   --->   "%add_ln703_7 = add i36 %X0_V_read, %trunc_ln1192_7" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 313 'add' 'add_ln703_7' <Predicate = true> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_61 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %add_ln703_7, i32 35)" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 314 'bitselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_15 = call i12 @_ssdm_op_PartSelect.i12.i48.i32.i32(i48 %add_ln1192_7, i32 36, i32 47)" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 315 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 316 [1/1] (1.92ns)   --->   "%icmp_ln785_7 = icmp ne i12 %tmp_15, 0" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 316 'icmp' 'icmp_ln785_7' <Predicate = true> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_7)   --->   "%or_ln785_12 = or i1 %tmp_61, %icmp_ln785_7" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 317 'or' 'or_ln785_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_7)   --->   "%xor_ln785_17 = xor i1 %tmp_60, true" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 318 'xor' 'xor_ln785_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 319 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln785_7 = and i1 %or_ln785_12, %xor_ln785_17" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 319 'and' 'and_ln785_7' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_19)   --->   "%xor_ln786_15 = xor i1 %tmp_61, true" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 320 'xor' 'xor_ln786_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 321 [1/1] (1.92ns)   --->   "%icmp_ln786_7 = icmp ne i12 %tmp_15, -1" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 321 'icmp' 'icmp_ln786_7' <Predicate = true> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_19)   --->   "%or_ln786_7 = or i1 %icmp_ln786_7, %xor_ln786_15" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 322 'or' 'or_ln786_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 323 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_19 = and i1 %or_ln786_7, %tmp_60" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 323 'and' 'and_ln786_19' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 1.95>
ST_48 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_7)   --->   "%or_ln340_19 = or i1 %and_ln786, %and_ln785" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 324 'or' 'or_ln340_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_17)   --->   "%xor_ln340_3 = xor i1 %and_ln786, true" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 325 'xor' 'xor_ln340_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_17)   --->   "%or_ln340_20 = or i1 %and_ln785, %xor_ln340_3" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 326 'or' 'or_ln340_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 327 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_7 = select i1 %or_ln340_19, i36 34359738367, i36 %add_ln703" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 327 'select' 'select_ln340_7' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_17)   --->   "%select_ln388_7 = select i1 %and_ln786, i36 -34359738368, i36 %add_ln703" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 328 'select' 'select_ln388_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 329 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_17 = select i1 %or_ln340_20, i36 %select_ln340_7, i36 %select_ln388_7" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 329 'select' 'select_ln340_17' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_9)   --->   "%or_ln340_21 = or i1 %and_ln786_13, %and_ln785_1" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 330 'or' 'or_ln340_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_18)   --->   "%xor_ln340_4 = xor i1 %and_ln786_13, true" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 331 'xor' 'xor_ln340_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_18)   --->   "%or_ln340_22 = or i1 %and_ln785_1, %xor_ln340_4" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 332 'or' 'or_ln340_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 333 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_9 = select i1 %or_ln340_21, i36 34359738367, i36 %add_ln703_1" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 333 'select' 'select_ln340_9' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_18)   --->   "%select_ln388_9 = select i1 %and_ln786_13, i36 -34359738368, i36 %add_ln703_1" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 334 'select' 'select_ln388_9' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 335 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_18 = select i1 %or_ln340_22, i36 %select_ln340_9, i36 %select_ln388_9" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 335 'select' 'select_ln340_18' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_10)   --->   "%or_ln340_23 = or i1 %and_ln786_14, %and_ln785_2" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 336 'or' 'or_ln340_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_19)   --->   "%xor_ln340_5 = xor i1 %and_ln786_14, true" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 337 'xor' 'xor_ln340_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_19)   --->   "%or_ln340_24 = or i1 %and_ln785_2, %xor_ln340_5" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 338 'or' 'or_ln340_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 339 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_10 = select i1 %or_ln340_23, i36 34359738367, i36 %add_ln703_2" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 339 'select' 'select_ln340_10' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_19)   --->   "%select_ln388_10 = select i1 %and_ln786_14, i36 -34359738368, i36 %add_ln703_2" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 340 'select' 'select_ln388_10' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 341 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_19 = select i1 %or_ln340_24, i36 %select_ln340_10, i36 %select_ln388_10" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 341 'select' 'select_ln340_19' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_11)   --->   "%or_ln340_25 = or i1 %and_ln786_15, %and_ln785_3" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 342 'or' 'or_ln340_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_20)   --->   "%xor_ln340_6 = xor i1 %and_ln786_15, true" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 343 'xor' 'xor_ln340_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_20)   --->   "%or_ln340_26 = or i1 %and_ln785_3, %xor_ln340_6" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 344 'or' 'or_ln340_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 345 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_11 = select i1 %or_ln340_25, i36 34359738367, i36 %add_ln703_3" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 345 'select' 'select_ln340_11' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_20)   --->   "%select_ln388_11 = select i1 %and_ln786_15, i36 -34359738368, i36 %add_ln703_3" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 346 'select' 'select_ln388_11' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 347 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_20 = select i1 %or_ln340_26, i36 %select_ln340_11, i36 %select_ln388_11" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 347 'select' 'select_ln340_20' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_12)   --->   "%or_ln340_28 = or i1 %and_ln786_16, %and_ln785_4" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 348 'or' 'or_ln340_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_21)   --->   "%xor_ln340_7 = xor i1 %and_ln786_16, true" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 349 'xor' 'xor_ln340_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_21)   --->   "%or_ln340_29 = or i1 %and_ln785_4, %xor_ln340_7" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 350 'or' 'or_ln340_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 351 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_12 = select i1 %or_ln340_28, i36 34359738367, i36 %add_ln703_4" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 351 'select' 'select_ln340_12' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_21)   --->   "%select_ln388_12 = select i1 %and_ln786_16, i36 -34359738368, i36 %add_ln703_4" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 352 'select' 'select_ln388_12' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 353 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_21 = select i1 %or_ln340_29, i36 %select_ln340_12, i36 %select_ln388_12" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 353 'select' 'select_ln340_21' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_13)   --->   "%or_ln340_30 = or i1 %and_ln786_17, %and_ln785_5" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 354 'or' 'or_ln340_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_22)   --->   "%xor_ln340_9 = xor i1 %and_ln786_17, true" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 355 'xor' 'xor_ln340_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_22)   --->   "%or_ln340_31 = or i1 %and_ln785_5, %xor_ln340_9" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 356 'or' 'or_ln340_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 357 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_13 = select i1 %or_ln340_30, i36 34359738367, i36 %add_ln703_5" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 357 'select' 'select_ln340_13' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_22)   --->   "%select_ln388_13 = select i1 %and_ln786_17, i36 -34359738368, i36 %add_ln703_5" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 358 'select' 'select_ln388_13' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 359 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_22 = select i1 %or_ln340_31, i36 %select_ln340_13, i36 %select_ln388_13" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 359 'select' 'select_ln340_22' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_14)   --->   "%or_ln340_32 = or i1 %and_ln786_18, %and_ln785_6" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 360 'or' 'or_ln340_32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_23)   --->   "%xor_ln340_10 = xor i1 %and_ln786_18, true" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 361 'xor' 'xor_ln340_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_23)   --->   "%or_ln340_33 = or i1 %and_ln785_6, %xor_ln340_10" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 362 'or' 'or_ln340_33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 363 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_14 = select i1 %or_ln340_32, i36 34359738367, i36 %add_ln703_6" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 363 'select' 'select_ln340_14' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_23)   --->   "%select_ln388_14 = select i1 %and_ln786_18, i36 -34359738368, i36 %add_ln703_6" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 364 'select' 'select_ln388_14' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 365 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_23 = select i1 %or_ln340_33, i36 %select_ln340_14, i36 %select_ln388_14" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 365 'select' 'select_ln340_23' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_15)   --->   "%or_ln340_34 = or i1 %and_ln786_19, %and_ln785_7" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 366 'or' 'or_ln340_34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_24)   --->   "%xor_ln340_11 = xor i1 %and_ln786_19, true" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 367 'xor' 'xor_ln340_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_24)   --->   "%or_ln340_35 = or i1 %and_ln785_7, %xor_ln340_11" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 368 'or' 'or_ln340_35' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 369 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_15 = select i1 %or_ln340_34, i36 34359738367, i36 %add_ln703_7" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 369 'select' 'select_ln340_15' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_24)   --->   "%select_ln388_15 = select i1 %and_ln786_19, i36 -34359738368, i36 %add_ln703_7" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 370 'select' 'select_ln388_15' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 371 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_24 = select i1 %or_ln340_35, i36 %select_ln340_15, i36 %select_ln388_15" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 371 'select' 'select_ln340_24' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 49 <SV = 48> <Delay = 6.50>
ST_49 : Operation 372 [2/2] (6.50ns)   --->   "%tmp1 = call fastcc i16 @mandel_calc(i36 %select_ln340_17, i36 %p_Val2_30, i16 %maxIter_read)" [mandelbrotHLS/mandel.cpp:91]   --->   Operation 372 'call' 'tmp1' <Predicate = true> <Delay = 6.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 373 [2/2] (6.50ns)   --->   "%tmp_1 = call fastcc i16 @mandel_calc(i36 %select_ln340_18, i36 %p_Val2_30, i16 %maxIter_read)" [mandelbrotHLS/mandel.cpp:91]   --->   Operation 373 'call' 'tmp_1' <Predicate = true> <Delay = 6.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 374 [2/2] (6.50ns)   --->   "%tmp_2 = call fastcc i16 @mandel_calc(i36 %select_ln340_19, i36 %p_Val2_30, i16 %maxIter_read)" [mandelbrotHLS/mandel.cpp:91]   --->   Operation 374 'call' 'tmp_2' <Predicate = true> <Delay = 6.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 375 [2/2] (6.50ns)   --->   "%tmp_3 = call fastcc i16 @mandel_calc(i36 %select_ln340_20, i36 %p_Val2_30, i16 %maxIter_read)" [mandelbrotHLS/mandel.cpp:91]   --->   Operation 375 'call' 'tmp_3' <Predicate = true> <Delay = 6.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 376 [2/2] (6.50ns)   --->   "%tmp_4 = call fastcc i16 @mandel_calc(i36 %select_ln340_21, i36 %p_Val2_30, i16 %maxIter_read)" [mandelbrotHLS/mandel.cpp:91]   --->   Operation 376 'call' 'tmp_4' <Predicate = true> <Delay = 6.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 377 [2/2] (6.50ns)   --->   "%tmp_5 = call fastcc i16 @mandel_calc(i36 %select_ln340_22, i36 %p_Val2_30, i16 %maxIter_read)" [mandelbrotHLS/mandel.cpp:91]   --->   Operation 377 'call' 'tmp_5' <Predicate = true> <Delay = 6.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 378 [2/2] (6.50ns)   --->   "%tmp_6 = call fastcc i16 @mandel_calc(i36 %select_ln340_23, i36 %p_Val2_30, i16 %maxIter_read)" [mandelbrotHLS/mandel.cpp:91]   --->   Operation 378 'call' 'tmp_6' <Predicate = true> <Delay = 6.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 379 [2/2] (6.50ns)   --->   "%tmp_7 = call fastcc i16 @mandel_calc(i36 %select_ln340_24, i36 %p_Val2_30, i16 %maxIter_read)" [mandelbrotHLS/mandel.cpp:91]   --->   Operation 379 'call' 'tmp_7' <Predicate = true> <Delay = 6.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 49> <Delay = 4.30>
ST_50 : Operation 380 [1/2] (4.30ns)   --->   "%tmp1 = call fastcc i16 @mandel_calc(i36 %select_ln340_17, i36 %p_Val2_30, i16 %maxIter_read)" [mandelbrotHLS/mandel.cpp:91]   --->   Operation 380 'call' 'tmp1' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_50 : Operation 381 [1/2] (4.30ns)   --->   "%tmp_1 = call fastcc i16 @mandel_calc(i36 %select_ln340_18, i36 %p_Val2_30, i16 %maxIter_read)" [mandelbrotHLS/mandel.cpp:91]   --->   Operation 381 'call' 'tmp_1' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_50 : Operation 382 [1/2] (4.30ns)   --->   "%tmp_2 = call fastcc i16 @mandel_calc(i36 %select_ln340_19, i36 %p_Val2_30, i16 %maxIter_read)" [mandelbrotHLS/mandel.cpp:91]   --->   Operation 382 'call' 'tmp_2' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_50 : Operation 383 [1/2] (4.30ns)   --->   "%tmp_3 = call fastcc i16 @mandel_calc(i36 %select_ln340_20, i36 %p_Val2_30, i16 %maxIter_read)" [mandelbrotHLS/mandel.cpp:91]   --->   Operation 383 'call' 'tmp_3' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_50 : Operation 384 [1/2] (4.30ns)   --->   "%tmp_4 = call fastcc i16 @mandel_calc(i36 %select_ln340_21, i36 %p_Val2_30, i16 %maxIter_read)" [mandelbrotHLS/mandel.cpp:91]   --->   Operation 384 'call' 'tmp_4' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_50 : Operation 385 [1/2] (4.30ns)   --->   "%tmp_5 = call fastcc i16 @mandel_calc(i36 %select_ln340_22, i36 %p_Val2_30, i16 %maxIter_read)" [mandelbrotHLS/mandel.cpp:91]   --->   Operation 385 'call' 'tmp_5' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_50 : Operation 386 [1/2] (4.30ns)   --->   "%tmp_6 = call fastcc i16 @mandel_calc(i36 %select_ln340_23, i36 %p_Val2_30, i16 %maxIter_read)" [mandelbrotHLS/mandel.cpp:91]   --->   Operation 386 'call' 'tmp_6' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_50 : Operation 387 [1/2] (4.30ns)   --->   "%tmp_7 = call fastcc i16 @mandel_calc(i36 %select_ln340_24, i36 %p_Val2_30, i16 %maxIter_read)" [mandelbrotHLS/mandel.cpp:91]   --->   Operation 387 'call' 'tmp_7' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 50> <Delay = 3.25>
ST_51 : Operation 388 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str9) nounwind" [mandelbrotHLS/mandel.cpp:85]   --->   Operation 388 'specloopname' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i9 %lshr_ln to i64" [mandelbrotHLS/mandel.cpp:91]   --->   Operation 389 'zext' 'zext_ln91' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 390 [1/1] (0.00ns)   --->   "%mem_0_addr = getelementptr [240 x i16]* %mem_0, i64 0, i64 %zext_ln91" [mandelbrotHLS/mandel.cpp:91]   --->   Operation 390 'getelementptr' 'mem_0_addr' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 391 [1/1] (3.25ns)   --->   "store i16 %tmp1, i16* %mem_0_addr, align 16" [mandelbrotHLS/mandel.cpp:91]   --->   Operation 391 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_51 : Operation 392 [1/1] (0.00ns)   --->   "%mem_1_addr = getelementptr [240 x i16]* %mem_1, i64 0, i64 %zext_ln91" [mandelbrotHLS/mandel.cpp:91]   --->   Operation 392 'getelementptr' 'mem_1_addr' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 393 [1/1] (3.25ns)   --->   "store i16 %tmp_1, i16* %mem_1_addr, align 2" [mandelbrotHLS/mandel.cpp:91]   --->   Operation 393 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_51 : Operation 394 [1/1] (0.00ns)   --->   "%mem_2_addr = getelementptr [240 x i16]* %mem_2, i64 0, i64 %zext_ln91" [mandelbrotHLS/mandel.cpp:91]   --->   Operation 394 'getelementptr' 'mem_2_addr' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 395 [1/1] (3.25ns)   --->   "store i16 %tmp_2, i16* %mem_2_addr, align 4" [mandelbrotHLS/mandel.cpp:91]   --->   Operation 395 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_51 : Operation 396 [1/1] (0.00ns)   --->   "%mem_3_addr = getelementptr [240 x i16]* %mem_3, i64 0, i64 %zext_ln91" [mandelbrotHLS/mandel.cpp:91]   --->   Operation 396 'getelementptr' 'mem_3_addr' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 397 [1/1] (3.25ns)   --->   "store i16 %tmp_3, i16* %mem_3_addr, align 2" [mandelbrotHLS/mandel.cpp:91]   --->   Operation 397 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_51 : Operation 398 [1/1] (0.00ns)   --->   "%mem_4_addr = getelementptr [240 x i16]* %mem_4, i64 0, i64 %zext_ln91" [mandelbrotHLS/mandel.cpp:91]   --->   Operation 398 'getelementptr' 'mem_4_addr' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 399 [1/1] (3.25ns)   --->   "store i16 %tmp_4, i16* %mem_4_addr, align 8" [mandelbrotHLS/mandel.cpp:91]   --->   Operation 399 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_51 : Operation 400 [1/1] (0.00ns)   --->   "%mem_5_addr = getelementptr [240 x i16]* %mem_5, i64 0, i64 %zext_ln91" [mandelbrotHLS/mandel.cpp:91]   --->   Operation 400 'getelementptr' 'mem_5_addr' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 401 [1/1] (3.25ns)   --->   "store i16 %tmp_5, i16* %mem_5_addr, align 2" [mandelbrotHLS/mandel.cpp:91]   --->   Operation 401 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_51 : Operation 402 [1/1] (0.00ns)   --->   "%mem_6_addr = getelementptr [240 x i16]* %mem_6, i64 0, i64 %zext_ln91" [mandelbrotHLS/mandel.cpp:91]   --->   Operation 402 'getelementptr' 'mem_6_addr' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 403 [1/1] (3.25ns)   --->   "store i16 %tmp_6, i16* %mem_6_addr, align 4" [mandelbrotHLS/mandel.cpp:91]   --->   Operation 403 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_51 : Operation 404 [1/1] (0.00ns)   --->   "%mem_7_addr = getelementptr [240 x i16]* %mem_7, i64 0, i64 %zext_ln91" [mandelbrotHLS/mandel.cpp:91]   --->   Operation 404 'getelementptr' 'mem_7_addr' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 405 [1/1] (3.25ns)   --->   "store i16 %tmp_7, i16* %mem_7_addr, align 2" [mandelbrotHLS/mandel.cpp:91]   --->   Operation 405 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_51 : Operation 406 [1/1] (0.00ns)   --->   "br label %1" [mandelbrotHLS/mandel.cpp:85]   --->   Operation 406 'br' <Predicate = true> <Delay = 0.00>

State 52 <SV = 44> <Delay = 3.38>
ST_52 : Operation 407 [1/1] (0.00ns)   --->   "%index_1 = phi i24 [ %add_ln99, %burst_out ], [ %index_0, %.preheader.preheader ]" [mandelbrotHLS/mandel.cpp:99]   --->   Operation 407 'phi' 'index_1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 408 [1/1] (0.00ns)   --->   "%i_op_assign = phi i12 [ %i, %burst_out ], [ 0, %.preheader.preheader ]"   --->   Operation 408 'phi' 'i_op_assign' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 409 [1/1] (2.40ns)   --->   "%icmp_ln96 = icmp eq i24 %index_1, %indvars_iv" [mandelbrotHLS/mandel.cpp:96]   --->   Operation 409 'icmp' 'icmp_ln96' <Predicate = true> <Delay = 2.40> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 410 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 4095, i64 0)"   --->   Operation 410 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 411 [1/1] (2.13ns)   --->   "%i = add i12 %i_op_assign, 1" [mandelbrotHLS/mandel.cpp:96]   --->   Operation 411 'add' 'i' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 412 [1/1] (0.00ns)   --->   "br i1 %icmp_ln96, label %y_for_end, label %burst_out" [mandelbrotHLS/mandel.cpp:96]   --->   Operation 412 'br' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 413 [1/1] (0.00ns)   --->   "%trunc_ln99 = trunc i12 %i_op_assign to i3" [mandelbrotHLS/mandel.cpp:99]   --->   Operation 413 'trunc' 'trunc_ln99' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_52 : Operation 414 [1/1] (0.00ns)   --->   "%lshr_ln1 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %i_op_assign, i32 3, i32 11)" [mandelbrotHLS/mandel.cpp:99]   --->   Operation 414 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_52 : Operation 415 [1/1] (0.00ns)   --->   "%zext_ln99_1 = zext i9 %lshr_ln1 to i64" [mandelbrotHLS/mandel.cpp:99]   --->   Operation 415 'zext' 'zext_ln99_1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_52 : Operation 416 [1/1] (0.00ns)   --->   "%mem_0_addr_1 = getelementptr [240 x i16]* %mem_0, i64 0, i64 %zext_ln99_1" [mandelbrotHLS/mandel.cpp:99]   --->   Operation 416 'getelementptr' 'mem_0_addr_1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_52 : Operation 417 [2/2] (3.25ns)   --->   "%mem_0_load = load i16* %mem_0_addr_1, align 2" [mandelbrotHLS/mandel.cpp:99]   --->   Operation 417 'load' 'mem_0_load' <Predicate = (!icmp_ln96)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_52 : Operation 418 [1/1] (0.00ns)   --->   "%mem_1_addr_1 = getelementptr [240 x i16]* %mem_1, i64 0, i64 %zext_ln99_1" [mandelbrotHLS/mandel.cpp:99]   --->   Operation 418 'getelementptr' 'mem_1_addr_1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_52 : Operation 419 [2/2] (3.25ns)   --->   "%mem_1_load = load i16* %mem_1_addr_1, align 2" [mandelbrotHLS/mandel.cpp:99]   --->   Operation 419 'load' 'mem_1_load' <Predicate = (!icmp_ln96)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_52 : Operation 420 [1/1] (0.00ns)   --->   "%mem_2_addr_1 = getelementptr [240 x i16]* %mem_2, i64 0, i64 %zext_ln99_1" [mandelbrotHLS/mandel.cpp:99]   --->   Operation 420 'getelementptr' 'mem_2_addr_1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_52 : Operation 421 [2/2] (3.25ns)   --->   "%mem_2_load = load i16* %mem_2_addr_1, align 2" [mandelbrotHLS/mandel.cpp:99]   --->   Operation 421 'load' 'mem_2_load' <Predicate = (!icmp_ln96)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_52 : Operation 422 [1/1] (0.00ns)   --->   "%mem_3_addr_1 = getelementptr [240 x i16]* %mem_3, i64 0, i64 %zext_ln99_1" [mandelbrotHLS/mandel.cpp:99]   --->   Operation 422 'getelementptr' 'mem_3_addr_1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_52 : Operation 423 [2/2] (3.25ns)   --->   "%mem_3_load = load i16* %mem_3_addr_1, align 2" [mandelbrotHLS/mandel.cpp:99]   --->   Operation 423 'load' 'mem_3_load' <Predicate = (!icmp_ln96)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_52 : Operation 424 [1/1] (0.00ns)   --->   "%mem_4_addr_1 = getelementptr [240 x i16]* %mem_4, i64 0, i64 %zext_ln99_1" [mandelbrotHLS/mandel.cpp:99]   --->   Operation 424 'getelementptr' 'mem_4_addr_1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_52 : Operation 425 [2/2] (3.25ns)   --->   "%mem_4_load = load i16* %mem_4_addr_1, align 2" [mandelbrotHLS/mandel.cpp:99]   --->   Operation 425 'load' 'mem_4_load' <Predicate = (!icmp_ln96)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_52 : Operation 426 [1/1] (0.00ns)   --->   "%mem_5_addr_1 = getelementptr [240 x i16]* %mem_5, i64 0, i64 %zext_ln99_1" [mandelbrotHLS/mandel.cpp:99]   --->   Operation 426 'getelementptr' 'mem_5_addr_1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_52 : Operation 427 [2/2] (3.25ns)   --->   "%mem_5_load = load i16* %mem_5_addr_1, align 2" [mandelbrotHLS/mandel.cpp:99]   --->   Operation 427 'load' 'mem_5_load' <Predicate = (!icmp_ln96)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_52 : Operation 428 [1/1] (0.00ns)   --->   "%mem_6_addr_1 = getelementptr [240 x i16]* %mem_6, i64 0, i64 %zext_ln99_1" [mandelbrotHLS/mandel.cpp:99]   --->   Operation 428 'getelementptr' 'mem_6_addr_1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_52 : Operation 429 [2/2] (3.25ns)   --->   "%mem_6_load = load i16* %mem_6_addr_1, align 2" [mandelbrotHLS/mandel.cpp:99]   --->   Operation 429 'load' 'mem_6_load' <Predicate = (!icmp_ln96)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_52 : Operation 430 [1/1] (0.00ns)   --->   "%mem_7_addr_1 = getelementptr [240 x i16]* %mem_7, i64 0, i64 %zext_ln99_1" [mandelbrotHLS/mandel.cpp:99]   --->   Operation 430 'getelementptr' 'mem_7_addr_1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_52 : Operation 431 [2/2] (3.25ns)   --->   "%mem_7_load = load i16* %mem_7_addr_1, align 2" [mandelbrotHLS/mandel.cpp:99]   --->   Operation 431 'load' 'mem_7_load' <Predicate = (!icmp_ln96)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_52 : Operation 432 [1/1] (2.42ns)   --->   "%add_ln99 = add i24 1, %index_1" [mandelbrotHLS/mandel.cpp:99]   --->   Operation 432 'add' 'add_ln99' <Predicate = (!icmp_ln96)> <Delay = 2.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 433 [1/1] (0.00ns)   --->   "%zext_ln99_2 = zext i24 %index_1 to i64" [mandelbrotHLS/mandel.cpp:99]   --->   Operation 433 'zext' 'zext_ln99_2' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_52 : Operation 434 [1/1] (0.00ns)   --->   "%buf_addr = getelementptr inbounds i16* %buf_r, i64 %zext_ln99_2" [mandelbrotHLS/mandel.cpp:99]   --->   Operation 434 'getelementptr' 'buf_addr' <Predicate = (!icmp_ln96)> <Delay = 0.00>

State 53 <SV = 45> <Delay = 6.50>
ST_53 : Operation 435 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i3 %trunc_ln99 to i32" [mandelbrotHLS/mandel.cpp:99]   --->   Operation 435 'zext' 'zext_ln99' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_53 : Operation 436 [1/2] (3.25ns)   --->   "%mem_0_load = load i16* %mem_0_addr_1, align 2" [mandelbrotHLS/mandel.cpp:99]   --->   Operation 436 'load' 'mem_0_load' <Predicate = (!icmp_ln96)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_53 : Operation 437 [1/2] (3.25ns)   --->   "%mem_1_load = load i16* %mem_1_addr_1, align 2" [mandelbrotHLS/mandel.cpp:99]   --->   Operation 437 'load' 'mem_1_load' <Predicate = (!icmp_ln96)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_53 : Operation 438 [1/2] (3.25ns)   --->   "%mem_2_load = load i16* %mem_2_addr_1, align 2" [mandelbrotHLS/mandel.cpp:99]   --->   Operation 438 'load' 'mem_2_load' <Predicate = (!icmp_ln96)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_53 : Operation 439 [1/2] (3.25ns)   --->   "%mem_3_load = load i16* %mem_3_addr_1, align 2" [mandelbrotHLS/mandel.cpp:99]   --->   Operation 439 'load' 'mem_3_load' <Predicate = (!icmp_ln96)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_53 : Operation 440 [1/2] (3.25ns)   --->   "%mem_4_load = load i16* %mem_4_addr_1, align 2" [mandelbrotHLS/mandel.cpp:99]   --->   Operation 440 'load' 'mem_4_load' <Predicate = (!icmp_ln96)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_53 : Operation 441 [1/2] (3.25ns)   --->   "%mem_5_load = load i16* %mem_5_addr_1, align 2" [mandelbrotHLS/mandel.cpp:99]   --->   Operation 441 'load' 'mem_5_load' <Predicate = (!icmp_ln96)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_53 : Operation 442 [1/2] (3.25ns)   --->   "%mem_6_load = load i16* %mem_6_addr_1, align 2" [mandelbrotHLS/mandel.cpp:99]   --->   Operation 442 'load' 'mem_6_load' <Predicate = (!icmp_ln96)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_53 : Operation 443 [1/2] (3.25ns)   --->   "%mem_7_load = load i16* %mem_7_addr_1, align 2" [mandelbrotHLS/mandel.cpp:99]   --->   Operation 443 'load' 'mem_7_load' <Predicate = (!icmp_ln96)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_53 : Operation 444 [1/1] (2.27ns)   --->   "%tmp_16 = call i16 @_ssdm_op_Mux.ap_auto.8i16.i32(i16 %mem_0_load, i16 %mem_1_load, i16 %mem_2_load, i16 %mem_3_load, i16 %mem_4_load, i16 %mem_5_load, i16 %mem_6_load, i16 %mem_7_load, i32 %zext_ln99)" [mandelbrotHLS/mandel.cpp:99]   --->   Operation 444 'mux' 'tmp_16' <Predicate = (!icmp_ln96)> <Delay = 2.27> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 445 [1/1] (6.50ns)   --->   "%buf_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %buf_addr, i32 1)" [mandelbrotHLS/mandel.cpp:99]   --->   Operation 445 'writereq' 'buf_addr_req' <Predicate = (!icmp_ln96)> <Delay = 6.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 46> <Delay = 6.50>
ST_54 : Operation 446 [1/1] (6.50ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %buf_addr, i16 %tmp_16, i2 -1)" [mandelbrotHLS/mandel.cpp:99]   --->   Operation 446 'write' <Predicate = (!icmp_ln96)> <Delay = 6.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 47> <Delay = 6.50>
ST_55 : Operation 447 [5/5] (6.50ns)   --->   "%buf_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %buf_addr)" [mandelbrotHLS/mandel.cpp:99]   --->   Operation 447 'writeresp' 'buf_addr_resp' <Predicate = (!icmp_ln96)> <Delay = 6.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 48> <Delay = 6.50>
ST_56 : Operation 448 [4/5] (6.50ns)   --->   "%buf_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %buf_addr)" [mandelbrotHLS/mandel.cpp:99]   --->   Operation 448 'writeresp' 'buf_addr_resp' <Predicate = (!icmp_ln96)> <Delay = 6.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 49> <Delay = 6.50>
ST_57 : Operation 449 [3/5] (6.50ns)   --->   "%buf_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %buf_addr)" [mandelbrotHLS/mandel.cpp:99]   --->   Operation 449 'writeresp' 'buf_addr_resp' <Predicate = (!icmp_ln96)> <Delay = 6.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 50> <Delay = 6.50>
ST_58 : Operation 450 [2/5] (6.50ns)   --->   "%buf_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %buf_addr)" [mandelbrotHLS/mandel.cpp:99]   --->   Operation 450 'writeresp' 'buf_addr_resp' <Predicate = (!icmp_ln96)> <Delay = 6.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 51> <Delay = 6.50>
ST_59 : Operation 451 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str10) nounwind" [mandelbrotHLS/mandel.cpp:97]   --->   Operation 451 'specloopname' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_59 : Operation 452 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str10)" [mandelbrotHLS/mandel.cpp:97]   --->   Operation 452 'specregionbegin' 'tmp_8' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_59 : Operation 453 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [mandelbrotHLS/mandel.cpp:98]   --->   Operation 453 'specpipeline' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_59 : Operation 454 [1/5] (6.50ns)   --->   "%buf_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %buf_addr)" [mandelbrotHLS/mandel.cpp:99]   --->   Operation 454 'writeresp' 'buf_addr_resp' <Predicate = (!icmp_ln96)> <Delay = 6.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 455 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str10, i32 %tmp_8)" [mandelbrotHLS/mandel.cpp:102]   --->   Operation 455 'specregionend' 'empty' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_59 : Operation 456 [1/1] (0.00ns)   --->   "br label %.preheader" [mandelbrotHLS/mandel.cpp:96]   --->   Operation 456 'br' <Predicate = (!icmp_ln96)> <Delay = 0.00>

State 60 <SV = 45> <Delay = 4.74>
ST_60 : Operation 457 [1/1] (0.00ns)   --->   "%lhs_V_3 = sext i36 %p_Val2_30 to i37" [mandelbrotHLS/mandel.cpp:105]   --->   Operation 457 'sext' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 458 [1/1] (2.79ns)   --->   "%ret_V_14 = sub nsw i37 %lhs_V_3, %rhs_V_4" [mandelbrotHLS/mandel.cpp:105]   --->   Operation 458 'sub' 'ret_V_14' <Predicate = true> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 459 [1/1] (0.00ns)   --->   "%p_Result_22 = call i1 @_ssdm_op_BitSelect.i1.i37.i32(i37 %ret_V_14, i32 36)" [mandelbrotHLS/mandel.cpp:105]   --->   Operation 459 'bitselect' 'p_Result_22' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 460 [1/1] (0.00ns)   --->   "%y_V = trunc i37 %ret_V_14 to i36" [mandelbrotHLS/mandel.cpp:105]   --->   Operation 460 'trunc' 'y_V' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 461 [1/1] (0.00ns)   --->   "%p_Result_23 = call i1 @_ssdm_op_BitSelect.i1.i37.i32(i37 %ret_V_14, i32 35)" [mandelbrotHLS/mandel.cpp:105]   --->   Operation 461 'bitselect' 'p_Result_23' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_8)   --->   "%xor_ln786_8 = xor i1 %p_Result_23, true" [mandelbrotHLS/mandel.cpp:105]   --->   Operation 462 'xor' 'xor_ln786_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_8)   --->   "%underflow_7 = and i1 %p_Result_22, %xor_ln786_8" [mandelbrotHLS/mandel.cpp:105]   --->   Operation 463 'and' 'underflow_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_25)   --->   "%xor_ln340_12 = xor i1 %p_Result_22, %p_Result_23" [mandelbrotHLS/mandel.cpp:105]   --->   Operation 464 'xor' 'xor_ln340_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_25)   --->   "%xor_ln340_8 = xor i1 %p_Result_22, true" [mandelbrotHLS/mandel.cpp:105]   --->   Operation 465 'xor' 'xor_ln340_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_25)   --->   "%or_ln340_27 = or i1 %p_Result_23, %xor_ln340_8" [mandelbrotHLS/mandel.cpp:105]   --->   Operation 466 'or' 'or_ln340_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_25)   --->   "%select_ln340_8 = select i1 %xor_ln340_12, i36 34359738367, i36 %y_V" [mandelbrotHLS/mandel.cpp:105]   --->   Operation 467 'select' 'select_ln340_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 468 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_8 = select i1 %underflow_7, i36 -34359738368, i36 %y_V" [mandelbrotHLS/mandel.cpp:105]   --->   Operation 468 'select' 'select_ln388_8' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 469 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_25 = select i1 %or_ln340_27, i36 %select_ln340_8, i36 %select_ln388_8" [mandelbrotHLS/mandel.cpp:105]   --->   Operation 469 'select' 'select_ln340_25' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 470 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str8, i32 %tmp)" [mandelbrotHLS/mandel.cpp:106]   --->   Operation 470 'specregionend' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 471 [1/1] (2.42ns)   --->   "%add_ln79 = add i24 %zext_ln1118, %indvars_iv" [mandelbrotHLS/mandel.cpp:79]   --->   Operation 471 'add' 'add_ln79' <Predicate = true> <Delay = 2.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 472 [1/1] (0.00ns)   --->   "br label %0" [mandelbrotHLS/mandel.cpp:79]   --->   Operation 472 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8ns, clock uncertainty: 1.5ns.

 <State 1>: 3.79ns
The critical path consists of the following:
	s_axi read on port 'X1_V' [16]  (1 ns)
	'sub' operation ('ret.V', mandelbrotHLS/mandel.cpp:68) [36]  (2.79 ns)

 <State 2>: 4.3ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:68) [38]  (4.3 ns)

 <State 3>: 4.3ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:68) [38]  (4.3 ns)

 <State 4>: 4.3ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:68) [38]  (4.3 ns)

 <State 5>: 4.3ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:68) [38]  (4.3 ns)

 <State 6>: 4.3ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:68) [38]  (4.3 ns)

 <State 7>: 4.3ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:68) [38]  (4.3 ns)

 <State 8>: 4.3ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:68) [38]  (4.3 ns)

 <State 9>: 4.3ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:68) [38]  (4.3 ns)

 <State 10>: 4.3ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:68) [38]  (4.3 ns)

 <State 11>: 4.3ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:68) [38]  (4.3 ns)

 <State 12>: 4.3ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:68) [38]  (4.3 ns)

 <State 13>: 4.3ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:68) [38]  (4.3 ns)

 <State 14>: 4.3ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:68) [38]  (4.3 ns)

 <State 15>: 4.3ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:68) [38]  (4.3 ns)

 <State 16>: 4.3ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:68) [38]  (4.3 ns)

 <State 17>: 4.3ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:68) [38]  (4.3 ns)

 <State 18>: 4.3ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:68) [38]  (4.3 ns)

 <State 19>: 4.3ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:68) [38]  (4.3 ns)

 <State 20>: 4.3ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:68) [38]  (4.3 ns)

 <State 21>: 4.3ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:68) [38]  (4.3 ns)

 <State 22>: 4.3ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:68) [38]  (4.3 ns)

 <State 23>: 4.3ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:68) [38]  (4.3 ns)

 <State 24>: 4.3ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:68) [38]  (4.3 ns)

 <State 25>: 4.3ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:68) [38]  (4.3 ns)

 <State 26>: 4.3ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:68) [38]  (4.3 ns)

 <State 27>: 4.3ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:68) [38]  (4.3 ns)

 <State 28>: 4.3ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:68) [38]  (4.3 ns)

 <State 29>: 4.3ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:68) [38]  (4.3 ns)

 <State 30>: 4.3ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:68) [38]  (4.3 ns)

 <State 31>: 4.3ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:68) [38]  (4.3 ns)

 <State 32>: 4.3ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:68) [38]  (4.3 ns)

 <State 33>: 4.3ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:68) [38]  (4.3 ns)

 <State 34>: 4.3ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:68) [38]  (4.3 ns)

 <State 35>: 4.3ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:68) [38]  (4.3 ns)

 <State 36>: 4.3ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:68) [38]  (4.3 ns)

 <State 37>: 4.3ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:68) [38]  (4.3 ns)

 <State 38>: 4.3ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:68) [38]  (4.3 ns)

 <State 39>: 4.3ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:68) [38]  (4.3 ns)

 <State 40>: 4.3ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:68) [38]  (4.3 ns)

 <State 41>: 4.3ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:68) [38]  (4.3 ns)

 <State 42>: 6.25ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:68) [38]  (4.3 ns)
	'and' operation ('underflow', mandelbrotHLS/mandel.cpp:68) [43]  (0 ns)
	'select' operation ('select_ln388', mandelbrotHLS/mandel.cpp:68) [48]  (0.978 ns)
	'select' operation ('delta.V', mandelbrotHLS/mandel.cpp:68) [49]  (0.978 ns)

 <State 43>: 2.91ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln79', mandelbrotHLS/mandel.cpp:79) [64]  (1.93 ns)
	blocking operation 0.978 ns on control path)

 <State 44>: 5.69ns
The critical path consists of the following:
	'phi' operation ('tmp_V_1_0', mandelbrotHLS/mandel.cpp:85) with incoming values : ('add_ln700', mandelbrotHLS/mandel.cpp:85) [73]  (0 ns)
	'mul' operation ('mul_ln1118', mandelbrotHLS/mandel.cpp:87) [80]  (5.69 ns)

 <State 45>: 5.69ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118', mandelbrotHLS/mandel.cpp:87) [80]  (5.69 ns)

 <State 46>: 5.69ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118', mandelbrotHLS/mandel.cpp:87) [80]  (5.69 ns)

 <State 47>: 6.04ns
The critical path consists of the following:
	'add' operation ('add_ln1192', mandelbrotHLS/mandel.cpp:87) [82]  (3.13 ns)
	'icmp' operation ('icmp_ln785', mandelbrotHLS/mandel.cpp:87) [87]  (1.93 ns)
	'or' operation ('or_ln785', mandelbrotHLS/mandel.cpp:87) [88]  (0 ns)
	'and' operation ('and_ln785', mandelbrotHLS/mandel.cpp:87) [90]  (0.978 ns)

 <State 48>: 1.96ns
The critical path consists of the following:
	'or' operation ('or_ln340_19', mandelbrotHLS/mandel.cpp:87) [95]  (0 ns)
	'select' operation ('select_ln340_7', mandelbrotHLS/mandel.cpp:87) [98]  (0.978 ns)
	'select' operation ('select_ln340_17', mandelbrotHLS/mandel.cpp:87) [100]  (0.978 ns)

 <State 49>: 6.5ns
The critical path consists of the following:
	'call' operation ('tmp1', mandelbrotHLS/mandel.cpp:91) to 'mandel_calc' [101]  (6.5 ns)

 <State 50>: 4.31ns
The critical path consists of the following:
	'call' operation ('tmp1', mandelbrotHLS/mandel.cpp:91) to 'mandel_calc' [101]  (4.31 ns)

 <State 51>: 3.26ns
The critical path consists of the following:
	'getelementptr' operation ('mem_0_addr', mandelbrotHLS/mandel.cpp:91) [104]  (0 ns)
	'store' operation ('store_ln91', mandelbrotHLS/mandel.cpp:91) of variable 'tmp1', mandelbrotHLS/mandel.cpp:91 on array 'mem[0]', mandelbrotHLS/mandel.cpp:63 [105]  (3.26 ns)

 <State 52>: 3.39ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln96', mandelbrotHLS/mandel.cpp:96) [296]  (2.41 ns)
	blocking operation 0.978 ns on control path)

 <State 53>: 6.5ns
The critical path consists of the following:
	bus request on port 'buf_r' (mandelbrotHLS/mandel.cpp:99) [328]  (6.5 ns)

 <State 54>: 6.5ns
The critical path consists of the following:
	bus write on port 'buf_r' (mandelbrotHLS/mandel.cpp:99) [329]  (6.5 ns)

 <State 55>: 6.5ns
The critical path consists of the following:
	bus access on port 'buf_r' (mandelbrotHLS/mandel.cpp:99) [330]  (6.5 ns)

 <State 56>: 6.5ns
The critical path consists of the following:
	bus access on port 'buf_r' (mandelbrotHLS/mandel.cpp:99) [330]  (6.5 ns)

 <State 57>: 6.5ns
The critical path consists of the following:
	bus access on port 'buf_r' (mandelbrotHLS/mandel.cpp:99) [330]  (6.5 ns)

 <State 58>: 6.5ns
The critical path consists of the following:
	bus access on port 'buf_r' (mandelbrotHLS/mandel.cpp:99) [330]  (6.5 ns)

 <State 59>: 6.5ns
The critical path consists of the following:
	bus access on port 'buf_r' (mandelbrotHLS/mandel.cpp:99) [330]  (6.5 ns)

 <State 60>: 4.75ns
The critical path consists of the following:
	'sub' operation ('ret.V', mandelbrotHLS/mandel.cpp:105) [335]  (2.79 ns)
	'and' operation ('underflow', mandelbrotHLS/mandel.cpp:105) [340]  (0 ns)
	'select' operation ('select_ln388_8', mandelbrotHLS/mandel.cpp:105) [345]  (0.978 ns)
	'select' operation ('select_ln340_25', mandelbrotHLS/mandel.cpp:105) [346]  (0.978 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
