Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\Extra_Projects\Dice_Game\Dice_Game\Test_Logic.vhd" into library work
Parsing entity <Test_Logic>.
Parsing architecture <Behavioral> of entity <test_logic>.
Parsing VHDL file "D:\Extra_Projects\Dice_Game\Dice_Game\point_register.vhd" into library work
Parsing entity <point_register>.
Parsing architecture <Behavioral> of entity <point_register>.
Parsing VHDL file "D:\Extra_Projects\Dice_Game\Dice_Game\onetosix_counter.vhd" into library work
Parsing entity <onetosix_counter>.
Parsing architecture <Behavioral> of entity <onetosix_counter>.
Parsing VHDL file "D:\Extra_Projects\Dice_Game\Dice_Game\edge_detector.vhd" into library work
Parsing entity <Edge_Detector>.
Parsing architecture <Behavioral> of entity <edge_detector>.
Parsing VHDL file "D:\Extra_Projects\Dice_Game\Dice_Game\Control.vhd" into library work
Parsing entity <Control>.
Parsing architecture <Behavioral> of entity <control>.
Parsing VHDL file "D:\Extra_Projects\Dice_Game\Dice_Game\comparator.vhd" into library work
Parsing entity <comparator>.
Parsing architecture <Behavioral> of entity <comparator>.
Parsing VHDL file "D:\Extra_Projects\Dice_Game\Dice_Game\clock_divider.vhd" into library work
Parsing entity <clock_divider>.
Parsing architecture <Behavioral> of entity <clock_divider>.
Parsing VHDL file "D:\Extra_Projects\Dice_Game\Dice_Game\bcdto7seg.vhd" into library work
Parsing entity <bcdto7seg>.
Parsing architecture <Behavioral> of entity <bcdto7seg>.
Parsing VHDL file "D:\Extra_Projects\Dice_Game\Dice_Game\Adder.vhd" into library work
Parsing entity <Adder>.
Parsing architecture <Behavioral> of entity <adder>.
Parsing VHDL file "D:\Extra_Projects\Dice_Game\Dice_Game\top.vhd" into library work
Parsing entity <top>.
Parsing architecture <Behavioral> of entity <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top> (architecture <Behavioral>) from library <work>.

Elaborating entity <Edge_Detector> (architecture <Behavioral>) from library <work>.

Elaborating entity <Control> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "D:\Extra_Projects\Dice_Game\Dice_Game\Control.vhd" Line 61: reset should be on the sensitivity list of the process

Elaborating entity <onetosix_counter> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "D:\Extra_Projects\Dice_Game\Dice_Game\onetosix_counter.vhd" Line 45: reset should be on the sensitivity list of the process

Elaborating entity <clock_divider> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Adder> (architecture <Behavioral>) from library <work>.

Elaborating entity <point_register> (architecture <Behavioral>) from library <work>.

Elaborating entity <comparator> (architecture <Behavioral>) from library <work>.

Elaborating entity <Test_Logic> (architecture <Behavioral>) from library <work>.

Elaborating entity <bcdto7seg> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "D:\Extra_Projects\Dice_Game\Dice_Game\bcdto7seg.vhd" Line 45. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "D:\Extra_Projects\Dice_Game\Dice_Game\bcdto7seg.vhd" Line 98. Case statement is complete. others clause is never selected

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "D:\Extra_Projects\Dice_Game\Dice_Game\top.vhd".
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <Edge_Detector>.
    Related source file is "D:\Extra_Projects\Dice_Game\Dice_Game\edge_detector.vhd".
    Found 1-bit register for signal <D0>.
    Found 1-bit register for signal <D1>.
    Found 1-bit register for signal <D2>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <Edge_Detector> synthesized.

Synthesizing Unit <Control>.
    Related source file is "D:\Extra_Projects\Dice_Game\Dice_Game\Control.vhd".
    Found 1-bit register for signal <Sp>.
    Found 1-bit register for signal <Win>.
    Found 1-bit register for signal <Lose>.
    Found 3-bit register for signal <state>.
    Found 1-bit register for signal <Roll>.
    Found 1-bit register for signal <state5_flag>.
    Found 1-bit register for signal <state52_flag>.
    Found 1-bit register for signal <state_flag>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 13                                             |
    | Inputs             | 7                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | Reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | s0                                             |
    | Power Up State     | s0                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   7 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <Control> synthesized.

Synthesizing Unit <onetosix_counter>.
    Related source file is "D:\Extra_Projects\Dice_Game\Dice_Game\onetosix_counter.vhd".
    Found 3-bit register for signal <counter_out>.
    Found 3-bit register for signal <counter_counting>.
    Found 3-bit adder for signal <counter_counting[2]_GND_9_o_add_1_OUT> created at line 50.
    Found 3-bit comparator greater for signal <counter_counting[2]_PWR_9_o_LessThan_1_o> created at line 49
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <onetosix_counter> synthesized.

Synthesizing Unit <clock_divider>.
    Related source file is "D:\Extra_Projects\Dice_Game\Dice_Game\clock_divider.vhd".
        FPGA_CLK_FREQUENCY = 100000000
        REQUIRED_FREQUENCY = 50000000
    Found 2-bit register for signal <counter>.
    Found 1-bit register for signal <slow_clk>.
    Found 2-bit adder for signal <counter[1]_GND_10_o_add_1_OUT> created at line 58.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   3 D-type flip-flop(s).
Unit <clock_divider> synthesized.

Synthesizing Unit <Adder>.
    Related source file is "D:\Extra_Projects\Dice_Game\Dice_Game\Adder.vhd".
    Found 4-bit adder for signal <SUM> created at line 38.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <Adder> synthesized.

Synthesizing Unit <point_register>.
    Related source file is "D:\Extra_Projects\Dice_Game\Dice_Game\point_register.vhd".
    Register <point_register_value> equivalent to <point_register> has been removed
    Found 4-bit register for signal <point_register>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <point_register> synthesized.

Synthesizing Unit <comparator>.
    Related source file is "D:\Extra_Projects\Dice_Game\Dice_Game\comparator.vhd".
    Found 1-bit register for signal <Eq>.
    Found 4-bit comparator equal for signal <point_register_value[3]_sum_in[3]_equal_1_o> created at line 47
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <comparator> synthesized.

Synthesizing Unit <Test_Logic>.
    Related source file is "D:\Extra_Projects\Dice_Game\Dice_Game\Test_Logic.vhd".
    Found 1-bit register for signal <D711>.
    Found 1-bit register for signal <D2312>.
    Found 1-bit register for signal <D7>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <Test_Logic> synthesized.

Synthesizing Unit <bcdto7seg>.
    Related source file is "D:\Extra_Projects\Dice_Game\Dice_Game\bcdto7seg.vhd".
    Found 1-bit register for signal <switch>.
    Found 7-bit register for signal <cathodes>.
    Found 17-bit register for signal <clock_counter>.
    Found 17-bit adder for signal <clock_counter[16]_GND_15_o_add_4_OUT> created at line 54.
    Found 17-bit comparator greater for signal <clock_counter[16]_PWR_15_o_LessThan_4_o> created at line 53
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <bcdto7seg> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 17-bit adder                                          : 1
 2-bit adder                                           : 1
 3-bit adder                                           : 2
 4-bit adder                                           : 1
# Registers                                            : 27
 1-bit register                                        : 19
 17-bit register                                       : 1
 2-bit register                                        : 1
 3-bit register                                        : 4
 4-bit register                                        : 1
 7-bit register                                        : 1
# Comparators                                          : 4
 17-bit comparator greater                             : 1
 3-bit comparator greater                              : 2
 4-bit comparator equal                                : 1
# Multiplexers                                         : 3
 3-bit 2-to-1 multiplexer                              : 2
 7-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <bcdto7seg>.
The following registers are absorbed into counter <clock_counter>: 1 register on signal <clock_counter>.
Unit <bcdto7seg> synthesized (advanced).

Synthesizing (advanced) Unit <clock_divider>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <clock_divider> synthesized (advanced).

Synthesizing (advanced) Unit <onetosix_counter>.
The following registers are absorbed into counter <counter_counting>: 1 register on signal <counter_counting>.
Unit <onetosix_counter> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 4-bit adder                                           : 1
# Counters                                             : 4
 17-bit up counter                                     : 1
 2-bit up counter                                      : 1
 3-bit up counter                                      : 2
# Registers                                            : 36
 Flip-Flops                                            : 36
# Comparators                                          : 4
 17-bit comparator greater                             : 1
 3-bit comparator greater                              : 2
 4-bit comparator equal                                : 1
# Multiplexers                                         : 1
 7-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <uut3/FSM_0> on signal <state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 s0    | 000
 s1    | 001
 s2    | 010
 s3    | 011
 s4    | 100
 s5    | 101
-------------------
INFO:Xst:2261 - The FF/Latch <cathodes_0> in Unit <bcdto7seg> is equivalent to the following FF/Latch, which will be removed : <cathodes_3> 

Optimizing unit <top> ...

Optimizing unit <Control> ...

Optimizing unit <bcdto7seg> ...
WARNING:Xst:1293 - FF/Latch <uut6/counter_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <uut6/counter_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <uut12/clock_counter_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 1.

Final Macro Processing ...

Processing Unit <top> :
	Found 2-bit shift register for signal <uut2/D1>.
	Found 2-bit shift register for signal <uut/D1>.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 57
 Flip-Flops                                            : 57
# Shift Registers                                      : 2
 2-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 121
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 16
#      LUT2                        : 23
#      LUT3                        : 10
#      LUT4                        : 3
#      LUT5                        : 11
#      LUT6                        : 20
#      MUXCY                       : 16
#      VCC                         : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 59
#      FD                          : 38
#      FDC                         : 6
#      FDCE                        : 6
#      FDE                         : 9
# Shift Registers                  : 2
#      SRLC16E                     : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 15
#      IBUF                        : 2
#      OBUF                        : 13

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              59  out of  18224     0%  
 Number of Slice LUTs:                   89  out of   9112     0%  
    Number used as Logic:                87  out of   9112     0%  
    Number used as Memory:                2  out of   2176     0%  
       Number used as SRL:                2

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     96
   Number with an unused Flip Flop:      37  out of     96    38%  
   Number with an unused LUT:             7  out of     96     7%  
   Number of fully used LUT-FF pairs:    52  out of     96    54%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                          16
 Number of bonded IOBs:                  16  out of    232     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------+-------+
Clock Signal                       | Clock buffer(FF name)   | Load  |
-----------------------------------+-------------------------+-------+
clock                              | BUFGP                   | 55    |
uut6/slow_clk                      | NONE(uut7/counter_out_2)| 6     |
-----------------------------------+-------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.910ns (Maximum Frequency: 255.732MHz)
   Minimum input arrival time before clock: 1.801ns
   Maximum output required time after clock: 4.659ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 3.910ns (frequency: 255.732MHz)
  Total number of paths / destination ports: 689 / 69
-------------------------------------------------------------------------
Delay:               3.910ns (Levels of Logic = 3)
  Source:            uut12/clock_counter_10 (FF)
  Destination:       uut12/clock_counter_16 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: uut12/clock_counter_10 to uut12/clock_counter_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.898  uut12/clock_counter_10 (uut12/clock_counter_10)
     LUT4:I0->O            2   0.203   0.845  uut12/clock_counter[16]_PWR_15_o_LessThan_4_o_inv3_SW1 (N23)
     LUT6:I3->O           16   0.205   1.005  uut12/clock_counter[16]_PWR_15_o_LessThan_4_o_inv4 (uut12/clock_counter[16]_PWR_15_o_LessThan_4_o_inv)
     LUT2:I1->O            1   0.205   0.000  uut12/clock_counter_16_rstpot (uut12/clock_counter_16_rstpot)
     FD:D                      0.102          uut12/clock_counter_16
    ----------------------------------------
    Total                      3.910ns (1.162ns logic, 2.748ns route)
                                       (29.7% logic, 70.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'uut6/slow_clk'
  Clock period: 1.666ns (frequency: 600.402MHz)
  Total number of paths / destination ports: 12 / 6
-------------------------------------------------------------------------
Delay:               1.666ns (Levels of Logic = 1)
  Source:            uut7/counter_counting_0 (FF)
  Destination:       uut7/counter_counting_0 (FF)
  Source Clock:      uut6/slow_clk rising
  Destination Clock: uut6/slow_clk rising

  Data Path: uut7/counter_counting_0 to uut7/counter_counting_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.447   0.912  uut7/counter_counting_0 (uut7/counter_counting_0)
     LUT3:I0->O            1   0.205   0.000  uut7/Mcount_counter_counting_xor<0>11 (uut7/Mcount_counter_counting)
     FDE:D                     0.102          uut7/counter_counting_0
    ----------------------------------------
    Total                      1.666ns (0.754ns logic, 0.912ns route)
                                       (45.3% logic, 54.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.801ns (Levels of Logic = 1)
  Source:            Reset (PAD)
  Destination:       uut2/Mshreg_D1 (FF)
  Destination Clock: clock rising

  Data Path: Reset to uut2/Mshreg_D1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  Reset_IBUF (Reset_IBUF)
     SRLC16E:D                -0.060          uut2/Mshreg_D1
    ----------------------------------------
    Total                      1.801ns (1.222ns logic, 0.579ns route)
                                       (67.9% logic, 32.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              4.659ns (Levels of Logic = 2)
  Source:            uut12/switch (FF)
  Destination:       anodes_out<1> (PAD)
  Source Clock:      clock rising

  Data Path: uut12/switch to anodes_out<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              10   0.447   0.856  uut12/switch (uut12/switch)
     INV:I->O              1   0.206   0.579  uut12/GND_15_o_switch_equal_9_o1_INV_0 (anodes_out_1_OBUF)
     OBUF:I->O                 2.571          anodes_out_1_OBUF (anodes_out<1>)
    ----------------------------------------
    Total                      4.659ns (3.224ns logic, 1.435ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    3.910|         |         |         |
uut6/slow_clk  |    3.156|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock uut6/slow_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    2.939|         |         |         |
uut6/slow_clk  |    1.666|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.60 secs
 
--> 

Total memory usage is 4503016 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    3 (   0 filtered)

