<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_151A6667-6871-45C1-982E-59A0BCE5F7E1"><title>NPU RFI Mitigation Considerations</title><body><section id="SECTION_62BC65EA-4A1E-4338-8D0F-4FF65AD15E49"><p>The following recommendations apply to the system that supports NPU maximum frequency of Wi-Fi frequency band:</p><table id="TABLE_62BC65EA-4A1E-4338-8D0F-4FF65AD15E49_1"><title>NPU RFI Mitigation Considerations</title><tgroup cols="2"><thead><row><entry>Design Recommendation</entry><entry>Details</entry></row></thead><tbody><row><entry><p>Proper thermal grounding</p></entry><entry><p>Refer to “EMC Mechanical Considerations” PDG chapter for example.</p></entry></row><row><entry><p>Reserve on-board shielding especially SOC area or core area</p></entry><entry><p>Ensure proper shielding ground contact for shielding effectiveness. Refer to “Shielding Ground Contact” PDG section under “On-Board Shielding” chapter for details. </p></entry></row><row><entry><p>Antenna Barricade Technology</p></entry><entry><p>Refer to “Antenna Barricade Technology” PDG section under EMC Mechanical Considerations chapter for more details. </p></entry></row><row><entry><p>Implement NPU power plane (VCCSA) RF decoupling capacitor placeholder</p></entry><entry><p>Refer to “RF Decoupling Capacitors on NPU Power Planes” PDG section for guidelines. </p></entry></row><row><entry><p>Minimize NPU power plane size (VCCSA) on top and bottom of the motherboard</p></entry><entry><p /></entry></row></tbody></tgroup></table></section></body></topic>