//ENV
#SIM ModelSIM

//FILES 
#L work
#C vcom
#P -explicit

#VAR src_path      ../../vhdl

${src_path}/mips_instruction_set.vhd
${src_path}/cpu_pack.vhd

--/
${src_path}/alu.vhd     
${src_path}/cpu_control 
${src_path}/cpu_datapath
--/

#T ${src_path}/cpu.vhd

#SIM ../vhdl/functions.vhd
#SIM ../vhdl/memory_full.vhd
#TB  ../vhdl/tb_cpu.vhd

#LINK ../sim/openJPEG/memory_in.mem    memory_in.mem
#LINK ../sim/openJPEG/memory_out.mem   memory_out.mem
#LINK ../scripts/memory.tcl            memory.tcl

//SIMULATOR
#S vsim
#P -t ps
#P -novopt

#T tb_cpu
#R -all

//SCRIPTS
#CONST FPGA      0
memory.tcl

//SIGNALS
#U /tb_cpu
#N 1
#Z 1 10
#R ns

clk
rst

#D CURRENT_DESIGN

#G CPU
#HEX instr_addr     #N instr_addr
#HEX instr_stall    #N instr_stall
#HEX instr_in       #N instr_in
#HEX data_addr      #N data_addr
#HEX data_stall     #N data_stall
#BIN wr_mask        #N wr_mask
#BIN rd_mask        #N rd_mask
#HEX data_to_cpu    #N data_to_cpu
#HEX data_from_cpu  #N data_from_cpu

#U /cpu_pack
#HEX cpu_rbank      #N reg_bank
#

//END