Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: Canasta.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Canasta.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Canasta"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : Canasta
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Mis Documentos\GitHub\Taller_Diseno_Digital\FallingCubes\canasta.v" into library work
Parsing module <Canasta>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Canasta>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Canasta>.
    Related source file is "D:\Mis Documentos\GitHub\Taller_Diseno_Digital\FallingCubes\canasta.v".
    Found 10-bit register for signal <pos_x_actual>.
    Found 2-bit register for signal <E_ACTUAL>.
    Found finite state machine <FSM_0> for signal <E_ACTUAL>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit subtractor for signal <pos_x_actual[9]_GND_1_o_sub_13_OUT> created at line 80.
    Found 11-bit adder for signal <_n0088> created at line 84.
    Found 11-bit adder for signal <n0061> created at line 88.
    Found 10-bit adder for signal <pos_x_actual[9]_GND_1_o_add_24_OUT> created at line 93.
    Found 11-bit comparator greater for signal <BUS_0001_GND_1_o_LessThan_9_o> created at line 75
    Found 11-bit comparator greater for signal <BUS_0002_GND_1_o_LessThan_11_o> created at line 75
    Found 11-bit comparator greater for signal <GND_1_o_BUS_0005_LessThan_23_o> created at line 88
    Found 10-bit comparator lessequal for signal <n0029> created at line 118
    Found 11-bit comparator lessequal for signal <n0031> created at line 119
    Found 10-bit comparator greater for signal <pixel_y[9]_GND_1_o_LessThan_46_o> created at line 120
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   1 Finite State Machine(s).
Unit <Canasta> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 10-bit addsub                                         : 1
 11-bit adder                                          : 2
# Registers                                            : 1
 10-bit register                                       : 1
# Comparators                                          : 6
 10-bit comparator greater                             : 1
 10-bit comparator lessequal                           : 1
 11-bit comparator greater                             : 3
 11-bit comparator lessequal                           : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Canasta>.
The following registers are absorbed into counter <pos_x_actual>: 1 register on signal <pos_x_actual>.
Unit <Canasta> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 11-bit adder                                          : 2
# Counters                                             : 1
 10-bit updown counter                                 : 1
# Comparators                                          : 6
 10-bit comparator greater                             : 1
 10-bit comparator lessequal                           : 1
 11-bit comparator greater                             : 3
 11-bit comparator lessequal                           : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <E_ACTUAL[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | 10
 01    | 01
-------------------

Optimizing unit <Canasta> ...
WARNING:Xst:1710 - FF/Latch <E_ACTUAL_FSM_FFd1> (without init value) has a constant value of 0 in block <Canasta>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Canasta, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 11
 Flip-Flops                                            : 11

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Canasta.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 85
#      INV                         : 10
#      LUT1                        : 1
#      LUT2                        : 2
#      LUT3                        : 5
#      LUT4                        : 18
#      LUT5                        : 5
#      LUT6                        : 16
#      MUXCY                       : 17
#      VCC                         : 1
#      XORCY                       : 10
# FlipFlops/Latches                : 11
#      FDR                         : 1
#      FDRE                        : 8
#      FDSE                        : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 32
#      IBUF                        : 21
#      OBUF                        : 11

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              11  out of  18224     0%  
 Number of Slice LUTs:                   57  out of   9112     0%  
    Number used as Logic:                57  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     57
   Number with an unused Flip Flop:      46  out of     57    80%  
   Number with an unused LUT:             0  out of     57     0%  
   Number of fully used LUT-FF pairs:    11  out of     57    19%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          34
 Number of bonded IOBs:                  33  out of    232    14%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 11    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.089ns (Maximum Frequency: 323.745MHz)
   Minimum input arrival time before clock: 5.059ns
   Maximum output required time after clock: 8.457ns
   Maximum combinational path delay: 7.994ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.089ns (frequency: 323.745MHz)
  Total number of paths / destination ports: 226 / 21
-------------------------------------------------------------------------
Delay:               3.089ns (Levels of Logic = 2)
  Source:            pos_x_actual_1 (FF)
  Destination:       pos_x_actual_7 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: pos_x_actual_1 to pos_x_actual_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             8   0.447   1.147  pos_x_actual_1 (pos_x_actual_1)
     LUT5:I0->O           11   0.203   0.987  GND_1_o_GND_1_o_equal_6_o<9>_SW0 (N0)
     LUT6:I4->O            1   0.203   0.000  pos_x_actual_7_dpot (pos_x_actual_7_dpot)
     FDRE:D                    0.102          pos_x_actual_7
    ----------------------------------------
    Total                      3.089ns (0.955ns logic, 2.134ns route)
                                       (30.9% logic, 69.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 211 / 21
-------------------------------------------------------------------------
Offset:              5.059ns (Levels of Logic = 4)
  Source:            pixel_y<9> (PAD)
  Destination:       pos_x_actual_2 (FF)
  Destination Clock: clk rising

  Data Path: pixel_y<9> to pos_x_actual_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.981  pixel_y_9_IBUF (pixel_y_9_IBUF)
     LUT6:I0->O            1   0.203   0.924  _n0113_inv1 (_n0113_inv1)
     LUT5:I0->O           10   0.203   1.221  _n0113_inv4 (_n0113_inv4)
     LUT6:I0->O            1   0.203   0.000  pos_x_actual_2_dpot (pos_x_actual_2_dpot)
     FDRE:D                    0.102          pos_x_actual_2
    ----------------------------------------
    Total                      5.059ns (1.933ns logic, 3.126ns route)
                                       (38.2% logic, 61.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 64 / 11
-------------------------------------------------------------------------
Offset:              8.457ns (Levels of Logic = 6)
  Source:            pos_x_actual_5 (FF)
  Destination:       pintar_canasta (PAD)
  Source Clock:      clk rising

  Data Path: pos_x_actual_5 to pintar_canasta
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            21   0.447   1.218  pos_x_actual_5 (pos_x_actual_5)
     LUT3:I1->O            2   0.203   0.864  _n0088<3>1 (_n0088<3>)
     LUT4:I0->O            0   0.203   0.000  Mcompar_GND_1_o_BUS_0011_LessThan_45_o_lutdi3 (Mcompar_GND_1_o_BUS_0011_LessThan_45_o_lutdi3)
     MUXCY:DI->O           1   0.339   0.684  Mcompar_GND_1_o_BUS_0011_LessThan_45_o_cy<3> (Mcompar_GND_1_o_BUS_0011_LessThan_45_o_cy<3>)
     LUT6:I4->O            1   0.203   0.944  Mcompar_GND_1_o_BUS_0011_LessThan_45_o_cy<4> (GND_1_o_BUS_0011_LessThan_45_o)
     LUT6:I0->O            1   0.203   0.579  pintar_canasta1 (pintar_canasta_OBUF)
     OBUF:I->O                 2.571          pintar_canasta_OBUF (pintar_canasta)
    ----------------------------------------
    Total                      8.457ns (4.169ns logic, 4.288ns route)
                                       (49.3% logic, 50.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 40 / 1
-------------------------------------------------------------------------
Delay:               7.994ns (Levels of Logic = 9)
  Source:            pixel_x<0> (PAD)
  Destination:       pintar_canasta (PAD)

  Data Path: pixel_x<0> to pintar_canasta
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.222   0.962  pixel_x_0_IBUF (pixel_x_0_IBUF)
     LUT4:I0->O            1   0.203   0.000  Mcompar_GND_1_o_BUS_0011_LessThan_45_o_lut<0> (Mcompar_GND_1_o_BUS_0011_LessThan_45_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_GND_1_o_BUS_0011_LessThan_45_o_cy<0> (Mcompar_GND_1_o_BUS_0011_LessThan_45_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GND_1_o_BUS_0011_LessThan_45_o_cy<1> (Mcompar_GND_1_o_BUS_0011_LessThan_45_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GND_1_o_BUS_0011_LessThan_45_o_cy<2> (Mcompar_GND_1_o_BUS_0011_LessThan_45_o_cy<2>)
     MUXCY:CI->O           1   0.213   0.684  Mcompar_GND_1_o_BUS_0011_LessThan_45_o_cy<3> (Mcompar_GND_1_o_BUS_0011_LessThan_45_o_cy<3>)
     LUT6:I4->O            1   0.203   0.944  Mcompar_GND_1_o_BUS_0011_LessThan_45_o_cy<4> (GND_1_o_BUS_0011_LessThan_45_o)
     LUT6:I0->O            1   0.203   0.579  pintar_canasta1 (pintar_canasta_OBUF)
     OBUF:I->O                 2.571          pintar_canasta_OBUF (pintar_canasta)
    ----------------------------------------
    Total                      7.994ns (4.825ns logic, 3.169ns route)
                                       (60.4% logic, 39.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.089|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.09 secs
 
--> 

Total memory usage is 221684 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

